// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/13/2018 13:47:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CS3421_RRK_Processor (
	clk,
	PC_Value,
	Instruction,
	Jump,
	PC_Scr,
	Result);
input 	clk;
output 	[31:0] PC_Value;
output 	[31:0] Instruction;
output 	Jump;
output 	PC_Scr;
output 	[31:0] Result;

// Design Ports Information
// PC_Value[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[4]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[6]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[8]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[9]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[10]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[11]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[13]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[14]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[15]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[16]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[17]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[18]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[19]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[20]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[21]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[22]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[23]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[24]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[25]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[26]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[27]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[28]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[29]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[30]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Value[31]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[0]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[6]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[7]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[8]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[9]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[10]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[11]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[12]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[13]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[14]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[15]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[16]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[17]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[18]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[19]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[20]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[21]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[22]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[23]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[24]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[25]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[26]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[27]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[28]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[29]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[30]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[31]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Jump	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Scr	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[4]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[9]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[11]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[12]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[13]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[15]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[16]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[17]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[18]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[19]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[20]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[21]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[22]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[23]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[24]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[25]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[26]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[27]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[28]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[29]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[30]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Result[31]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CS3421_RRK_Processor_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \PC_Value[0]~output_o ;
wire \PC_Value[1]~output_o ;
wire \PC_Value[2]~output_o ;
wire \PC_Value[3]~output_o ;
wire \PC_Value[4]~output_o ;
wire \PC_Value[5]~output_o ;
wire \PC_Value[6]~output_o ;
wire \PC_Value[7]~output_o ;
wire \PC_Value[8]~output_o ;
wire \PC_Value[9]~output_o ;
wire \PC_Value[10]~output_o ;
wire \PC_Value[11]~output_o ;
wire \PC_Value[12]~output_o ;
wire \PC_Value[13]~output_o ;
wire \PC_Value[14]~output_o ;
wire \PC_Value[15]~output_o ;
wire \PC_Value[16]~output_o ;
wire \PC_Value[17]~output_o ;
wire \PC_Value[18]~output_o ;
wire \PC_Value[19]~output_o ;
wire \PC_Value[20]~output_o ;
wire \PC_Value[21]~output_o ;
wire \PC_Value[22]~output_o ;
wire \PC_Value[23]~output_o ;
wire \PC_Value[24]~output_o ;
wire \PC_Value[25]~output_o ;
wire \PC_Value[26]~output_o ;
wire \PC_Value[27]~output_o ;
wire \PC_Value[28]~output_o ;
wire \PC_Value[29]~output_o ;
wire \PC_Value[30]~output_o ;
wire \PC_Value[31]~output_o ;
wire \Instruction[0]~output_o ;
wire \Instruction[1]~output_o ;
wire \Instruction[2]~output_o ;
wire \Instruction[3]~output_o ;
wire \Instruction[4]~output_o ;
wire \Instruction[5]~output_o ;
wire \Instruction[6]~output_o ;
wire \Instruction[7]~output_o ;
wire \Instruction[8]~output_o ;
wire \Instruction[9]~output_o ;
wire \Instruction[10]~output_o ;
wire \Instruction[11]~output_o ;
wire \Instruction[12]~output_o ;
wire \Instruction[13]~output_o ;
wire \Instruction[14]~output_o ;
wire \Instruction[15]~output_o ;
wire \Instruction[16]~output_o ;
wire \Instruction[17]~output_o ;
wire \Instruction[18]~output_o ;
wire \Instruction[19]~output_o ;
wire \Instruction[20]~output_o ;
wire \Instruction[21]~output_o ;
wire \Instruction[22]~output_o ;
wire \Instruction[23]~output_o ;
wire \Instruction[24]~output_o ;
wire \Instruction[25]~output_o ;
wire \Instruction[26]~output_o ;
wire \Instruction[27]~output_o ;
wire \Instruction[28]~output_o ;
wire \Instruction[29]~output_o ;
wire \Instruction[30]~output_o ;
wire \Instruction[31]~output_o ;
wire \Jump~output_o ;
wire \PC_Scr~output_o ;
wire \Result[0]~output_o ;
wire \Result[1]~output_o ;
wire \Result[2]~output_o ;
wire \Result[3]~output_o ;
wire \Result[4]~output_o ;
wire \Result[5]~output_o ;
wire \Result[6]~output_o ;
wire \Result[7]~output_o ;
wire \Result[8]~output_o ;
wire \Result[9]~output_o ;
wire \Result[10]~output_o ;
wire \Result[11]~output_o ;
wire \Result[12]~output_o ;
wire \Result[13]~output_o ;
wire \Result[14]~output_o ;
wire \Result[15]~output_o ;
wire \Result[16]~output_o ;
wire \Result[17]~output_o ;
wire \Result[18]~output_o ;
wire \Result[19]~output_o ;
wire \Result[20]~output_o ;
wire \Result[21]~output_o ;
wire \Result[22]~output_o ;
wire \Result[23]~output_o ;
wire \Result[24]~output_o ;
wire \Result[25]~output_o ;
wire \Result[26]~output_o ;
wire \Result[27]~output_o ;
wire \Result[28]~output_o ;
wire \Result[29]~output_o ;
wire \Result[30]~output_o ;
wire \Result[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \InstMem|insructionMemory~5_combout ;
wire \InstMem|insructionMemory~6_combout ;
wire \PCBranch|adder4_0|F~1_combout ;
wire \PC_Mux_2|y[2]~2_combout ;
wire \PCPlus4_Mux|adder4_0|F~1_combout ;
wire \PCPlus4_Mux|adder4_0|F~0_combout ;
wire \PCBranch|adder4_0|F~2_combout ;
wire \InstMem|insructionMemory~7_combout ;
wire \InstMem|insructionMemory~8_combout ;
wire \PCBranch|adder4_0|Cout~0_combout ;
wire \PC_Mux_2|y[4]~4_combout ;
wire \InstMem|insructionMemory~3_combout ;
wire \InstMem|insructionMemory~4_combout ;
wire \PCBranch|adder4_0|F[1]~0_combout ;
wire \PC_Mux_2|y[1]~1_combout ;
wire \PCPlus4_Mux|adder4_0|Cout~0_combout ;
wire \PCBranch|adder4_1|F~0_combout ;
wire \PCPlus4_Mux|adder4_1|F~0_combout ;
wire \PCBranch|adder4_1|F~1_combout ;
wire \PC_Mux_2|y[6]~6_combout ;
wire \PCPlus4_Mux|adder4_1|F~2_combout ;
wire \PCBranch|adder4_1|F~2_combout ;
wire \PCPlus4_Mux|adder4_1|F~1_combout ;
wire \PC_Mux_2|y[7]~7_combout ;
wire \InstMem|insructionMemory~11_combout ;
wire \InstMem|insructionMemory~12_combout ;
wire \PCBranch|adder4_1|Cout~0_combout ;
wire \PC_Mux_2|y[8]~8_combout ;
wire \PCPlus4_Mux|adder4_1|Cout~0_combout ;
wire \PCBranch|adder4_2|F~0_combout ;
wire \PC_Mux_2|y[9]~9_combout ;
wire \InstMem|insructionMemory~1_combout ;
wire \InstMem|insructionMemory~9_combout ;
wire \InstMem|insructionMemory~10_combout ;
wire \PC_Mux_2|y[5]~5_combout ;
wire \InstMem|insructionMemory~29_combout ;
wire \InstMem|insructionMemory~16_combout ;
wire \InstMem|insructionMemory~30_combout ;
wire \InstMem|insructionMemory~33_combout ;
wire \InstMem|insructionMemory~34_combout ;
wire \InstMem|insructionMemory~31_combout ;
wire \InstMem|insructionMemory~32_combout ;
wire \PC_Scr~0_combout ;
wire \InstMem|insructionMemory~28_combout ;
wire \CLU|Selector1~0_combout ;
wire \CLU|WideOr7~0_combout ;
wire \CLU|Decoder1~3_combout ;
wire \InstMem|insructionMemory~15_combout ;
wire \CLU|Selector2~0_combout ;
wire \CLU|Selector0~1_combout ;
wire \CLU|Selector0~2_combout ;
wire \CLU|Selector2~1_combout ;
wire \CLU|Selector2~2_combout ;
wire \CLU|Selector2~3_combout ;
wire \CLU|Selector1~1_combout ;
wire \CLU|Decoder1~0_combout ;
wire \CLU|Selector0~0_combout ;
wire \CLU|WideOr6~0_combout ;
wire \ArithLogUnit|mux2to1_1|y[0]~25_combout ;
wire \InstMem|insructionMemory~17_combout ;
wire \CLU|Decoder1~2_combout ;
wire \WriteReg_Mux|y[0]~0_combout ;
wire \InstMem|insructionMemory~18_combout ;
wire \WriteReg_Mux|y[1]~1_combout ;
wire \WriteReg_Mux|y[1]~2_combout ;
wire \InstMem|insructionMemory~13_combout ;
wire \InstMem|insructionMemory~20_combout ;
wire \WriteReg_Mux|y[2]~3_combout ;
wire \WriteReg_Mux|y[3]~4_combout ;
wire \InstMem|insructionMemory~22_combout ;
wire \InstMem|insructionMemory~23_combout ;
wire \InstMem|insructionMemory~24_combout ;
wire \InstMem|insructionMemory~25_combout ;
wire \InstMem|insructionMemory~26_combout ;
wire \InstMem|insructionMemory~27_combout ;
wire \~GND~combout ;
wire \CLU|Decoder1~1_combout ;
wire \CLU|Selector1~2_combout ;
wire \CLU|Selector1~3_combout ;
wire \CLU|Selector1~4_combout ;
wire \InstMem|insructionMemory~19_combout ;
wire \InstMem|insructionMemory~21_combout ;
wire \Result_Mux|y[26]~13_combout ;
wire \Result_Mux|y[26]~11_combout ;
wire \Result_Mux|y[26]~10_combout ;
wire \CLU|WideOr8~0_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a31 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a31 ;
wire \ArithLogUnit|mux2to1_1|y[31]~6_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a27 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a28 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a30 ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a31 ;
wire \ALU_SrcB_Mux|y[30]~30_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a29 ;
wire \ALU_SrcB_Mux|y[28]~29_combout ;
wire \ALU_SrcB_Mux|y[27]~27_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a26 ;
wire \ALU_SrcB_Mux|y[26]~26_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a25 ;
wire \ALU_SrcB_Mux|y[25]~25_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a24 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a23 ;
wire \ALU_SrcB_Mux|y[23]~20_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a22 ;
wire \ALU_SrcB_Mux|y[22]~21_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a21 ;
wire \ALU_SrcB_Mux|y[21]~22_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a20 ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a19 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a18 ;
wire \ALU_SrcB_Mux|y[18]~18_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a17 ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a16 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a15 ;
wire \ALU_SrcB_Mux|y[15]~15_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a14 ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a13 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a13 ;
wire \ALU_SrcB_Mux|y[13]~13_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a12 ;
wire \ALU_SrcB_Mux|y[12]~12_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a11 ;
wire \ALU_SrcB_Mux|y[11]~11_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a10 ;
wire \ALU_SrcB_Mux|y[10]~10_combout ;
wire \ALU_SrcB_Mux|y[9]~9_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a8 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a7 ;
wire \ALU_SrcB_Mux|y[7]~7_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a6 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a5 ;
wire \ALU_SrcB_Mux|y[5]~5_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a4 ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a3 ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a3 ;
wire \ALU_SrcB_Mux|y[3]~2_combout ;
wire \ArithLogUnit|adder32_1|adder4_0|Cout~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_1|F~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_1|F~1_combout ;
wire \ArithLogUnit|adder32_1|adder4_1|F~2_combout ;
wire \ArithLogUnit|adder32_1|adder4_1|Cout~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_2|F~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_2|F~1_combout ;
wire \ArithLogUnit|adder32_1|adder4_2|F~2_combout ;
wire \ArithLogUnit|adder32_1|adder4_2|Cout~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_3|F~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_3|F~1_combout ;
wire \ArithLogUnit|adder32_1|adder4_3|F~2_combout ;
wire \ArithLogUnit|adder32_1|adder4_3|Cout~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_4|F~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_4|F~1_combout ;
wire \ArithLogUnit|adder32_1|adder4_4|F~2_combout ;
wire \ArithLogUnit|adder32_1|adder4_4|Cout~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_5|F~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_5|F~1_combout ;
wire \ArithLogUnit|adder32_1|adder4_5|F~2_combout ;
wire \ArithLogUnit|adder32_1|adder4_5|Cout~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_6|F~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_6|F~1_combout ;
wire \ArithLogUnit|adder32_1|adder4_6|F~2_combout ;
wire \ArithLogUnit|adder32_1|adder4_6|Cout~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_7|F~2_combout ;
wire \ArithLogUnit|adder32_1|adder4_7|F~3_combout ;
wire \ArithLogUnit|adder32_1|adder4_7|F~4_combout ;
wire \Result_Mux|y[31]~34_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a30 ;
wire \ArithLogUnit|mux2to1_1|y[30]~24_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a30 ;
wire \Result_Mux|y[30]~33_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a29 ;
wire \ALU_SrcB_Mux|y[29]~28_combout ;
wire \ArithLogUnit|mux2to1_1|y[29]~5_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a29 ;
wire \Result_Mux|y[29]~32_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a28 ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a28 ;
wire \Result_Mux|y[28]~31_combout ;
wire \ArithLogUnit|mux2to1_1|y[28]~23_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a27 ;
wire \ArithLogUnit|mux2to1_1|y[27]~22_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \Result_Mux|y[27]~30_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a26 ;
wire \ArithLogUnit|mux2to1_1|y[26]~21_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a26 ;
wire \Result_Mux|y[26]~29_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a25 ;
wire \ArithLogUnit|mux2to1_1|y[25]~20_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a25 ;
wire \Result_Mux|y[25]~28_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a24 ;
wire \ALU_SrcB_Mux|y[24]~24_combout ;
wire \ArithLogUnit|mux2to1_1|y[24]~19_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a24 ;
wire \Result_Mux|y[24]~27_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a23 ;
wire \ArithLogUnit|mux2to1_1|y[23]~4_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a23 ;
wire \Result_Mux|y[23]~26_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a22 ;
wire \ArithLogUnit|mux2to1_1|y[22]~18_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a22 ;
wire \Result_Mux|y[22]~25_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a21 ;
wire \ArithLogUnit|mux2to1_1|y[21]~17_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a21 ;
wire \Result_Mux|y[21]~24_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a20 ;
wire \ALU_SrcB_Mux|y[20]~23_combout ;
wire \ArithLogUnit|mux2to1_1|y[20]~16_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a20 ;
wire \Result_Mux|y[20]~23_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a19 ;
wire \ALU_SrcB_Mux|y[19]~19_combout ;
wire \ArithLogUnit|mux2to1_1|y[19]~15_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a19 ;
wire \Result_Mux|y[19]~22_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a18 ;
wire \ArithLogUnit|mux2to1_1|y[18]~14_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \Result_Mux|y[18]~21_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a17 ;
wire \ALU_SrcB_Mux|y[17]~17_combout ;
wire \ArithLogUnit|mux2to1_1|y[17]~13_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a17 ;
wire \Result_Mux|y[17]~20_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a16 ;
wire \ALU_SrcB_Mux|y[16]~16_combout ;
wire \ArithLogUnit|mux2to1_1|y[16]~12_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a16 ;
wire \Result_Mux|y[16]~19_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a15 ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a15 ;
wire \Result_Mux|y[15]~18_combout ;
wire \ArithLogUnit|mux2to1_1|y[15]~26_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a14 ;
wire \ALU_SrcB_Mux|y[14]~14_combout ;
wire \ArithLogUnit|mux2to1_1|y[14]~11_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a14 ;
wire \Result_Mux|y[14]~17_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a9 ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a13 ;
wire \Result_Mux|y[13]~16_combout ;
wire \ArithLogUnit|mux2to1_1|y[13]~10_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a12 ;
wire \ArithLogUnit|mux2to1_1|y[12]~9_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a12 ;
wire \Result_Mux|y[12]~15_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a11 ;
wire \ArithLogUnit|mux2to1_1|y[11]~8_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a11 ;
wire \Result_Mux|y[11]~14_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a10 ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a10 ;
wire \Result_Mux|y[10]~12_combout ;
wire \ArithLogUnit|mux2to1_1|y[10]~7_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a9 ;
wire \ArithLogUnit|mux4to1_1|Mux22~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux22~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \Result_Mux|y[9]~9_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a8 ;
wire \ALU_SrcB_Mux|y[8]~8_combout ;
wire \ArithLogUnit|mux4to1_1|Mux23~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux23~1_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a1 ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a8 ;
wire \Result_Mux|y[8]~8_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a7 ;
wire \ArithLogUnit|mux4to1_1|Mux24~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux24~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a7 ;
wire \Result_Mux|y[7]~7_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a6 ;
wire \ALU_SrcB_Mux|y[6]~6_combout ;
wire \ArithLogUnit|mux4to1_1|Mux25~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux25~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a6 ;
wire \Result_Mux|y[6]~6_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a5 ;
wire \ArithLogUnit|mux4to1_1|Mux26~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux26~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a5 ;
wire \Result_Mux|y[5]~5_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a4 ;
wire \ALU_SrcB_Mux|y[4]~4_combout ;
wire \ArithLogUnit|mux4to1_1|Mux27~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux27~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a4 ;
wire \Result_Mux|y[4]~4_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a2 ;
wire \ALU_SrcB_Mux|y[2]~3_combout ;
wire \ALU_SrcB_Mux|y[1]~0_combout ;
wire \ALU_SrcB_Mux|y[0]~1_combout ;
wire \ArithLogUnit|adder32_1|adder4_0|F~0_combout ;
wire \ArithLogUnit|adder32_1|adder4_0|F~1_combout ;
wire \ArithLogUnit|adder32_1|adder4_0|F~2_combout ;
wire \ArithLogUnit|mux4to1_1|Mux28~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux28~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a3 ;
wire \Result_Mux|y[3]~3_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a2 ;
wire \ArithLogUnit|mux4to1_1|Mux29~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux29~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a2 ;
wire \Result_Mux|y[2]~2_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a1 ;
wire \ArithLogUnit|mux4to1_1|Mux30~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux30~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a1 ;
wire \Result_Mux|y[1]~1_combout ;
wire \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ArithLogUnit|mux4to1_1|Mux31~0_combout ;
wire \ArithLogUnit|mux4to1_1|Mux31~1_combout ;
wire \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \Result_Mux|y[0]~0_combout ;
wire \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ArithLogUnit|adder32_1|adder4_0|F[0]~3_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~0_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~3_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~1_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~2_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~4_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~8_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~6_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~5_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~7_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~9_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~10_combout ;
wire \ArithLogUnit|equalToZero_1|Equal0~11_combout ;
wire \PC_Scr~1_combout ;
wire \PC_Mux_2|y[3]~3_combout ;
wire \InstMem|insructionMemory~0_combout ;
wire \InstMem|insructionMemory~2_combout ;
wire \PC_Mux_2|y[0]~0_combout ;
wire \PCPlus4_Mux|adder4_2|F~0_combout ;
wire \PCPlus4_Mux|adder4_2|F~1_combout ;
wire \PCBranch|adder4_2|F~1_combout ;
wire \PC_Mux_2|y[10]~10_combout ;
wire \PCBranch|adder4_2|F~2_combout ;
wire \PC_Mux_2|y[11]~11_combout ;
wire \PCPlus4_Mux|adder4_2|F~2_combout ;
wire \PCBranch|adder4_2|Cout~0_combout ;
wire \PC_Mux_2|y[12]~12_combout ;
wire \PCPlus4_Mux|adder4_3|F~0_combout ;
wire \PCPlus4_Mux|adder4_2|Cout~0_combout ;
wire \PCBranch|adder4_3|F~0_combout ;
wire \InstMem|insructionMemory~14_combout ;
wire \PC_Mux_2|y[13]~13_combout ;
wire \PCBranch|adder4_3|F~1_combout ;
wire \PC_Mux_2|y[14]~14_combout ;
wire \PCPlus4_Mux|adder4_3|F~1_combout ;
wire \PCBranch|adder4_3|F~2_combout ;
wire \PC_Mux_2|y[15]~15_combout ;
wire \PCPlus4_Mux|adder4_3|F~2_combout ;
wire \PCBranch|adder4_3|Cout~0_combout ;
wire \PC_Mux_2|y[16]~16_combout ;
wire \PCBranch|adder4_4|F~0_combout ;
wire \PC_Mux_2|y[17]~17_combout ;
wire \PCPlus4_Mux|adder4_4|F~0_combout ;
wire \PCBranch|adder4_4|F~1_combout ;
wire \PC_Mux_2|y[18]~18_combout ;
wire \PCBranch|adder4_4|F~2_combout ;
wire \PC_Mux_2|y[19]~19_combout ;
wire \PCBranch|adder4_4|Cout~0_combout ;
wire \PC_Mux_2|y[20]~20_combout ;
wire \PCPlus4_Mux|adder4_5|F~0_combout ;
wire \PCBranch|adder4_5|F~0_combout ;
wire \PC_Mux_2|y[21]~21_combout ;
wire \PCBranch|adder4_5|F~1_combout ;
wire \PC_Mux_2|y[22]~22_combout ;
wire \PCBranch|adder4_5|F~2_combout ;
wire \PC_Mux_2|y[23]~23_combout ;
wire \PCBranch|adder4_5|Cout~0_combout ;
wire \PCPlus4_Mux|adder4_5|Cout~0_combout ;
wire \PC_Mux_2|y[24]~24_combout ;
wire \PCBranch|adder4_6|F~0_combout ;
wire \PC_Mux_2|y[25]~25_combout ;
wire \PCBranch|adder4_6|F~1_combout ;
wire \PC_Mux_2|y[26]~26_combout ;
wire \PCPlus4_Mux|adder4_6|F~0_combout ;
wire \PCBranch|adder4_6|F~2_combout ;
wire \PC_Mux_2|y[27]~27_combout ;
wire \PCBranch|adder4_6|Cout~0_combout ;
wire \PC_Mux_2|y[28]~28_combout ;
wire \PCBranch|adder4_7|F~0_combout ;
wire \PC_Mux_2|y[29]~29_combout ;
wire \PCPlus4_Mux|adder4_7|F~0_combout ;
wire \PCBranch|adder4_7|F~1_combout ;
wire \PC_Mux_2|y[30]~30_combout ;
wire \PCBranch|adder4_7|F~2_combout ;
wire \PC_Mux_2|y[31]~31_combout ;
wire [31:0] \PC|dataOut ;
wire [3:0] \PCPlus4_Mux|adder4_2|F ;
wire [3:0] \ArithLogUnit|adder32_1|adder4_4|F ;
wire [3:0] \ArithLogUnit|adder32_1|adder4_0|F ;
wire [3:0] \ArithLogUnit|adder32_1|adder4_5|F ;
wire [3:0] \ArithLogUnit|adder32_1|adder4_1|F ;
wire [3:0] \ArithLogUnit|adder32_1|adder4_6|F ;
wire [3:0] \ArithLogUnit|adder32_1|adder4_2|F ;
wire [3:0] \PCPlus4_Mux|adder4_1|F ;
wire [3:0] \ArithLogUnit|adder32_1|adder4_3|F ;
wire [3:0] \ArithLogUnit|adder32_1|adder4_7|F ;
wire [31:0] \Sign_Extend_1|Out ;
wire [31:0] \Result_Mux|y ;
wire [3:0] \PCPlus4_Mux|adder4_0|F ;
wire [3:0] \PCPlus4_Mux|adder4_3|F ;
wire [3:0] \PCPlus4_Mux|adder4_4|F ;
wire [3:0] \PCPlus4_Mux|adder4_5|F ;
wire [3:0] \PCPlus4_Mux|adder4_6|F ;
wire [3:0] \PCPlus4_Mux|adder4_7|F ;

wire [35:0] \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [8:0] \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;

assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a1  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a2  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a3  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a4  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a5  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a6  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a7  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a8  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a9  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a10  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a11  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a12  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a13  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a14  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a15  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a16  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a17  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a18  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a19  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a20  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a21  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a22  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a23  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a24  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a25  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a26  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a27  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a28  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a29  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a30  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \RegFile|gpReg_rtl_0|auto_generated|ram_block1a31  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a1  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a2  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a3  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a4  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a5  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a6  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a7  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a8  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a9  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a10  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a11  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a12  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a13  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a14  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a15  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a16  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a17  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a18  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a19  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a20  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a21  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a22  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a23  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a24  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a25  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a26  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a27  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a28  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a29  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a30  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \RegFile|gpReg_rtl_1|auto_generated|ram_block1a31  = \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0~portadataout  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a1  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a2  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a3  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a4  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a5  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a6  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a7  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a8  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9~portadataout  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a10  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a11  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a12  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a13  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a14  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a15  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a16  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a17  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18~portadataout  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a19  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a20  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a21  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a22  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a23  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a24  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a25  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a26  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];

assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27~portadataout  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a28  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a29  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [2];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a30  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [3];
assign \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a31  = \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [4];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \PC_Value[0]~output (
	.i(\PC|dataOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[0]~output .bus_hold = "false";
defparam \PC_Value[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \PC_Value[1]~output (
	.i(\PC|dataOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[1]~output .bus_hold = "false";
defparam \PC_Value[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \PC_Value[2]~output (
	.i(\PC|dataOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[2]~output .bus_hold = "false";
defparam \PC_Value[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \PC_Value[3]~output (
	.i(\PC|dataOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[3]~output .bus_hold = "false";
defparam \PC_Value[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \PC_Value[4]~output (
	.i(\PC|dataOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[4]~output .bus_hold = "false";
defparam \PC_Value[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \PC_Value[5]~output (
	.i(\PC|dataOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[5]~output .bus_hold = "false";
defparam \PC_Value[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \PC_Value[6]~output (
	.i(\PC|dataOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[6]~output .bus_hold = "false";
defparam \PC_Value[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \PC_Value[7]~output (
	.i(\PC|dataOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[7]~output .bus_hold = "false";
defparam \PC_Value[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \PC_Value[8]~output (
	.i(\PC|dataOut [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[8]~output .bus_hold = "false";
defparam \PC_Value[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \PC_Value[9]~output (
	.i(\PC|dataOut [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[9]~output .bus_hold = "false";
defparam \PC_Value[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \PC_Value[10]~output (
	.i(\PC|dataOut [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[10]~output .bus_hold = "false";
defparam \PC_Value[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \PC_Value[11]~output (
	.i(\PC|dataOut [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[11]~output .bus_hold = "false";
defparam \PC_Value[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \PC_Value[12]~output (
	.i(\PC|dataOut [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[12]~output .bus_hold = "false";
defparam \PC_Value[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \PC_Value[13]~output (
	.i(\PC|dataOut [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[13]~output .bus_hold = "false";
defparam \PC_Value[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \PC_Value[14]~output (
	.i(\PC|dataOut [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[14]~output .bus_hold = "false";
defparam \PC_Value[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \PC_Value[15]~output (
	.i(\PC|dataOut [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[15]~output .bus_hold = "false";
defparam \PC_Value[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \PC_Value[16]~output (
	.i(\PC|dataOut [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[16]~output .bus_hold = "false";
defparam \PC_Value[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \PC_Value[17]~output (
	.i(\PC|dataOut [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[17]~output .bus_hold = "false";
defparam \PC_Value[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \PC_Value[18]~output (
	.i(\PC|dataOut [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[18]~output .bus_hold = "false";
defparam \PC_Value[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \PC_Value[19]~output (
	.i(\PC|dataOut [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[19]~output .bus_hold = "false";
defparam \PC_Value[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \PC_Value[20]~output (
	.i(\PC|dataOut [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[20]~output .bus_hold = "false";
defparam \PC_Value[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \PC_Value[21]~output (
	.i(\PC|dataOut [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[21]~output .bus_hold = "false";
defparam \PC_Value[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \PC_Value[22]~output (
	.i(\PC|dataOut [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[22]~output .bus_hold = "false";
defparam \PC_Value[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \PC_Value[23]~output (
	.i(\PC|dataOut [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[23]~output .bus_hold = "false";
defparam \PC_Value[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \PC_Value[24]~output (
	.i(\PC|dataOut [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[24]~output .bus_hold = "false";
defparam \PC_Value[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \PC_Value[25]~output (
	.i(\PC|dataOut [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[25]~output .bus_hold = "false";
defparam \PC_Value[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \PC_Value[26]~output (
	.i(\PC|dataOut [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[26]~output .bus_hold = "false";
defparam \PC_Value[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \PC_Value[27]~output (
	.i(\PC|dataOut [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[27]~output .bus_hold = "false";
defparam \PC_Value[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \PC_Value[28]~output (
	.i(\PC|dataOut [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[28]~output .bus_hold = "false";
defparam \PC_Value[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \PC_Value[29]~output (
	.i(\PC|dataOut [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[29]~output .bus_hold = "false";
defparam \PC_Value[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \PC_Value[30]~output (
	.i(\PC|dataOut [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[30]~output .bus_hold = "false";
defparam \PC_Value[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \PC_Value[31]~output (
	.i(\PC|dataOut [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Value[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Value[31]~output .bus_hold = "false";
defparam \PC_Value[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Instruction[0]~output (
	.i(!\InstMem|insructionMemory~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[0]~output .bus_hold = "false";
defparam \Instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Instruction[1]~output (
	.i(\InstMem|insructionMemory~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[1]~output .bus_hold = "false";
defparam \Instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \Instruction[2]~output (
	.i(!\InstMem|insructionMemory~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[2]~output .bus_hold = "false";
defparam \Instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \Instruction[3]~output (
	.i(\InstMem|insructionMemory~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[3]~output .bus_hold = "false";
defparam \Instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \Instruction[4]~output (
	.i(\InstMem|insructionMemory~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[4]~output .bus_hold = "false";
defparam \Instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Instruction[5]~output (
	.i(\InstMem|insructionMemory~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[5]~output .bus_hold = "false";
defparam \Instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \Instruction[6]~output (
	.i(\InstMem|insructionMemory~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[6]~output .bus_hold = "false";
defparam \Instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \Instruction[7]~output (
	.i(\InstMem|insructionMemory~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[7]~output .bus_hold = "false";
defparam \Instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \Instruction[8]~output (
	.i(\InstMem|insructionMemory~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[8]~output .bus_hold = "false";
defparam \Instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \Instruction[9]~output (
	.i(\InstMem|insructionMemory~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[9]~output .bus_hold = "false";
defparam \Instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \Instruction[10]~output (
	.i(\InstMem|insructionMemory~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[10]~output .bus_hold = "false";
defparam \Instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Instruction[11]~output (
	.i(\InstMem|insructionMemory~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[11]~output .bus_hold = "false";
defparam \Instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Instruction[12]~output (
	.i(\InstMem|insructionMemory~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[12]~output .bus_hold = "false";
defparam \Instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \Instruction[13]~output (
	.i(\InstMem|insructionMemory~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[13]~output .bus_hold = "false";
defparam \Instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \Instruction[14]~output (
	.i(\InstMem|insructionMemory~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[14]~output .bus_hold = "false";
defparam \Instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \Instruction[15]~output (
	.i(\InstMem|insructionMemory~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[15]~output .bus_hold = "false";
defparam \Instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Instruction[16]~output (
	.i(\InstMem|insructionMemory~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[16]~output .bus_hold = "false";
defparam \Instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \Instruction[17]~output (
	.i(\InstMem|insructionMemory~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[17]~output .bus_hold = "false";
defparam \Instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \Instruction[18]~output (
	.i(\InstMem|insructionMemory~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[18]~output .bus_hold = "false";
defparam \Instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \Instruction[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[19]~output .bus_hold = "false";
defparam \Instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \Instruction[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[20]~output .bus_hold = "false";
defparam \Instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \Instruction[21]~output (
	.i(\InstMem|insructionMemory~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[21]~output .bus_hold = "false";
defparam \Instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \Instruction[22]~output (
	.i(\InstMem|insructionMemory~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[22]~output .bus_hold = "false";
defparam \Instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \Instruction[23]~output (
	.i(\InstMem|insructionMemory~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[23]~output .bus_hold = "false";
defparam \Instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \Instruction[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[24]~output .bus_hold = "false";
defparam \Instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \Instruction[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[25]~output .bus_hold = "false";
defparam \Instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Instruction[26]~output (
	.i(\CLU|Selector1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[26]~output .bus_hold = "false";
defparam \Instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Instruction[27]~output (
	.i(!\InstMem|insructionMemory~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[27]~output .bus_hold = "false";
defparam \Instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \Instruction[28]~output (
	.i(\InstMem|insructionMemory~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[28]~output .bus_hold = "false";
defparam \Instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Instruction[29]~output (
	.i(\InstMem|insructionMemory~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[29]~output .bus_hold = "false";
defparam \Instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \Instruction[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[30]~output .bus_hold = "false";
defparam \Instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \Instruction[31]~output (
	.i(!\InstMem|insructionMemory~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[31]~output .bus_hold = "false";
defparam \Instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \Jump~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Jump~output_o ),
	.obar());
// synopsys translate_off
defparam \Jump~output .bus_hold = "false";
defparam \Jump~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \PC_Scr~output (
	.i(\PC_Scr~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_Scr~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_Scr~output .bus_hold = "false";
defparam \PC_Scr~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \Result[0]~output (
	.i(\Result_Mux|y[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[0]~output .bus_hold = "false";
defparam \Result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \Result[1]~output (
	.i(\Result_Mux|y[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[1]~output .bus_hold = "false";
defparam \Result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \Result[2]~output (
	.i(\Result_Mux|y[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[2]~output .bus_hold = "false";
defparam \Result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \Result[3]~output (
	.i(\Result_Mux|y[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[3]~output .bus_hold = "false";
defparam \Result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \Result[4]~output (
	.i(\Result_Mux|y[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[4]~output .bus_hold = "false";
defparam \Result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \Result[5]~output (
	.i(\Result_Mux|y[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[5]~output .bus_hold = "false";
defparam \Result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \Result[6]~output (
	.i(\Result_Mux|y[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[6]~output .bus_hold = "false";
defparam \Result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Result[7]~output (
	.i(\Result_Mux|y[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[7]~output .bus_hold = "false";
defparam \Result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \Result[8]~output (
	.i(\Result_Mux|y[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[8]~output .bus_hold = "false";
defparam \Result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \Result[9]~output (
	.i(\Result_Mux|y[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[9]~output .bus_hold = "false";
defparam \Result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \Result[10]~output (
	.i(\Result_Mux|y [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[10]~output .bus_hold = "false";
defparam \Result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Result[11]~output (
	.i(\Result_Mux|y [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[11]~output .bus_hold = "false";
defparam \Result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Result[12]~output (
	.i(\Result_Mux|y [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[12]~output .bus_hold = "false";
defparam \Result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \Result[13]~output (
	.i(\Result_Mux|y [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[13]~output .bus_hold = "false";
defparam \Result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \Result[14]~output (
	.i(\Result_Mux|y [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[14]~output .bus_hold = "false";
defparam \Result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Result[15]~output (
	.i(\Result_Mux|y [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[15]~output .bus_hold = "false";
defparam \Result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \Result[16]~output (
	.i(\Result_Mux|y [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[16]~output .bus_hold = "false";
defparam \Result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \Result[17]~output (
	.i(\Result_Mux|y [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[17]~output .bus_hold = "false";
defparam \Result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \Result[18]~output (
	.i(\Result_Mux|y [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[18]~output .bus_hold = "false";
defparam \Result[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Result[19]~output (
	.i(\Result_Mux|y [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[19]~output .bus_hold = "false";
defparam \Result[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Result[20]~output (
	.i(\Result_Mux|y [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[20]~output .bus_hold = "false";
defparam \Result[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \Result[21]~output (
	.i(\Result_Mux|y [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[21]~output .bus_hold = "false";
defparam \Result[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \Result[22]~output (
	.i(\Result_Mux|y [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[22]~output .bus_hold = "false";
defparam \Result[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \Result[23]~output (
	.i(\Result_Mux|y [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[23]~output .bus_hold = "false";
defparam \Result[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \Result[24]~output (
	.i(\Result_Mux|y [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[24]~output .bus_hold = "false";
defparam \Result[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Result[25]~output (
	.i(\Result_Mux|y [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[25]~output .bus_hold = "false";
defparam \Result[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \Result[26]~output (
	.i(\Result_Mux|y [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[26]~output .bus_hold = "false";
defparam \Result[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \Result[27]~output (
	.i(\Result_Mux|y [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[27]~output .bus_hold = "false";
defparam \Result[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \Result[28]~output (
	.i(\Result_Mux|y [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[28]~output .bus_hold = "false";
defparam \Result[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \Result[29]~output (
	.i(\Result_Mux|y [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[29]~output .bus_hold = "false";
defparam \Result[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \Result[30]~output (
	.i(\Result_Mux|y [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[30]~output .bus_hold = "false";
defparam \Result[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \Result[31]~output (
	.i(\Result_Mux|y [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Result[31]~output .bus_hold = "false";
defparam \Result[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N24
cycloneive_lcell_comb \InstMem|insructionMemory~5 (
// Equation(s):
// \InstMem|insructionMemory~5_combout  = (\PC|dataOut [1] & (\PC|dataOut [3])) # (!\PC|dataOut [1] & (((\PC|dataOut [0]) # (\PC|dataOut [2]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [3]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~5_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~5 .lut_mask = 16'hDDD8;
defparam \InstMem|insructionMemory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N10
cycloneive_lcell_comb \InstMem|insructionMemory~6 (
// Equation(s):
// \InstMem|insructionMemory~6_combout  = (\PC|dataOut [4]) # ((\PC|dataOut [5]) # ((\InstMem|insructionMemory~5_combout ) # (!\InstMem|insructionMemory~1_combout )))

	.dataa(\PC|dataOut [4]),
	.datab(\PC|dataOut [5]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\InstMem|insructionMemory~5_combout ),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~6_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~6 .lut_mask = 16'hFFEF;
defparam \InstMem|insructionMemory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N28
cycloneive_lcell_comb \PCPlus4_Mux|adder4_0|F[2] (
// Equation(s):
// \PCPlus4_Mux|adder4_0|F [2] = \PC|dataOut [2] $ (((\PC|dataOut [0] & \PC|dataOut [1])))

	.dataa(gnd),
	.datab(\PC|dataOut [0]),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_0|F [2]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_0|F[2] .lut_mask = 16'h3FC0;
defparam \PCPlus4_Mux|adder4_0|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N2
cycloneive_lcell_comb \PCBranch|adder4_0|F~1 (
// Equation(s):
// \PCBranch|adder4_0|F~1_combout  = (\PC|dataOut [1] & (!\PC|dataOut [0] & ((\InstMem|insructionMemory~4_combout ) # (!\InstMem|insructionMemory~2_combout )))) # (!\PC|dataOut [1] & (\InstMem|insructionMemory~4_combout  & ((\PC|dataOut [0]) # 
// (!\InstMem|insructionMemory~2_combout ))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [0]),
	.datac(\InstMem|insructionMemory~4_combout ),
	.datad(\InstMem|insructionMemory~2_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_0|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_0|F~1 .lut_mask = 16'h6072;
defparam \PCBranch|adder4_0|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N28
cycloneive_lcell_comb \PC_Mux_2|y[2]~2 (
// Equation(s):
// \PC_Mux_2|y[2]~2_combout  = \PCPlus4_Mux|adder4_0|F [2] $ (((\PC_Scr~1_combout  & (\InstMem|insructionMemory~6_combout  $ (!\PCBranch|adder4_0|F~1_combout )))))

	.dataa(\PC_Scr~1_combout ),
	.datab(\InstMem|insructionMemory~6_combout ),
	.datac(\PCPlus4_Mux|adder4_0|F [2]),
	.datad(\PCBranch|adder4_0|F~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[2]~2 .lut_mask = 16'h78D2;
defparam \PC_Mux_2|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N29
dffeas \PC|dataOut[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[2] .is_wysiwyg = "true";
defparam \PC|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N4
cycloneive_lcell_comb \PCPlus4_Mux|adder4_0|F~1 (
// Equation(s):
// \PCPlus4_Mux|adder4_0|F~1_combout  = (\PC|dataOut [0] & (\PC|dataOut [1] & \PC|dataOut [2]))

	.dataa(gnd),
	.datab(\PC|dataOut [0]),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_0|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_0|F~1 .lut_mask = 16'hC000;
defparam \PCPlus4_Mux|adder4_0|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N24
cycloneive_lcell_comb \PCPlus4_Mux|adder4_0|F~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_0|F~0_combout  = (\PC|dataOut [0] & \PC|dataOut [1])

	.dataa(gnd),
	.datab(\PC|dataOut [0]),
	.datac(\PC|dataOut [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_0|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_0|F~0 .lut_mask = 16'hC0C0;
defparam \PCPlus4_Mux|adder4_0|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N10
cycloneive_lcell_comb \PCBranch|adder4_0|F~2 (
// Equation(s):
// \PCBranch|adder4_0|F~2_combout  = (\InstMem|insructionMemory~6_combout  & (\PCBranch|adder4_0|F~1_combout  & (\PCPlus4_Mux|adder4_0|F~0_combout  $ (\PC|dataOut [2])))) # (!\InstMem|insructionMemory~6_combout  & ((\PCBranch|adder4_0|F~1_combout ) # 
// (\PCPlus4_Mux|adder4_0|F~0_combout  $ (\PC|dataOut [2]))))

	.dataa(\PCPlus4_Mux|adder4_0|F~0_combout ),
	.datab(\PC|dataOut [2]),
	.datac(\InstMem|insructionMemory~6_combout ),
	.datad(\PCBranch|adder4_0|F~1_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_0|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_0|F~2 .lut_mask = 16'h6F06;
defparam \PCBranch|adder4_0|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N16
cycloneive_lcell_comb \InstMem|insructionMemory~7 (
// Equation(s):
// \InstMem|insructionMemory~7_combout  = (\PC|dataOut [1] & !\PC|dataOut [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~7_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~7 .lut_mask = 16'h00F0;
defparam \InstMem|insructionMemory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N6
cycloneive_lcell_comb \InstMem|insructionMemory~8 (
// Equation(s):
// \InstMem|insructionMemory~8_combout  = (!\PC|dataOut [4] & (!\PC|dataOut [5] & (\InstMem|insructionMemory~1_combout  & \InstMem|insructionMemory~7_combout )))

	.dataa(\PC|dataOut [4]),
	.datab(\PC|dataOut [5]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\InstMem|insructionMemory~7_combout ),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~8_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~8 .lut_mask = 16'h1000;
defparam \InstMem|insructionMemory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N20
cycloneive_lcell_comb \PCBranch|adder4_0|Cout~0 (
// Equation(s):
// \PCBranch|adder4_0|Cout~0_combout  = (\PCBranch|adder4_0|F~2_combout  & ((\InstMem|insructionMemory~8_combout ) # (\PC|dataOut [3] $ (\PCPlus4_Mux|adder4_0|F~1_combout )))) # (!\PCBranch|adder4_0|F~2_combout  & (\InstMem|insructionMemory~8_combout  & 
// (\PC|dataOut [3] $ (\PCPlus4_Mux|adder4_0|F~1_combout ))))

	.dataa(\PC|dataOut [3]),
	.datab(\PCPlus4_Mux|adder4_0|F~1_combout ),
	.datac(\PCBranch|adder4_0|F~2_combout ),
	.datad(\InstMem|insructionMemory~8_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_0|Cout~0 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N14
cycloneive_lcell_comb \PCPlus4_Mux|adder4_1|F[0] (
// Equation(s):
// \PCPlus4_Mux|adder4_1|F [0] = \PC|dataOut [4] $ (\PCPlus4_Mux|adder4_0|Cout~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|dataOut [4]),
	.datad(\PCPlus4_Mux|adder4_0|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_1|F [0]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_1|F[0] .lut_mask = 16'h0FF0;
defparam \PCPlus4_Mux|adder4_1|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N20
cycloneive_lcell_comb \PC_Mux_2|y[4]~4 (
// Equation(s):
// \PC_Mux_2|y[4]~4_combout  = \PCPlus4_Mux|adder4_1|F [0] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_0|Cout~0_combout  $ (\InstMem|insructionMemory~8_combout )))))

	.dataa(\PC_Scr~1_combout ),
	.datab(\PCBranch|adder4_0|Cout~0_combout ),
	.datac(\InstMem|insructionMemory~8_combout ),
	.datad(\PCPlus4_Mux|adder4_1|F [0]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[4]~4 .lut_mask = 16'hD728;
defparam \PC_Mux_2|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N21
dffeas \PC|dataOut[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[4] .is_wysiwyg = "true";
defparam \PC|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N12
cycloneive_lcell_comb \InstMem|insructionMemory~3 (
// Equation(s):
// \InstMem|insructionMemory~3_combout  = (!\PC|dataOut [3] & (\PC|dataOut [1] & ((!\PC|dataOut [2]) # (!\PC|dataOut [0]))))

	.dataa(\PC|dataOut [0]),
	.datab(\PC|dataOut [3]),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~3_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~3 .lut_mask = 16'h1030;
defparam \InstMem|insructionMemory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N22
cycloneive_lcell_comb \InstMem|insructionMemory~4 (
// Equation(s):
// \InstMem|insructionMemory~4_combout  = (!\PC|dataOut [4] & (!\PC|dataOut [5] & (\InstMem|insructionMemory~1_combout  & \InstMem|insructionMemory~3_combout )))

	.dataa(\PC|dataOut [4]),
	.datab(\PC|dataOut [5]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\InstMem|insructionMemory~3_combout ),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~4_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~4 .lut_mask = 16'h1000;
defparam \InstMem|insructionMemory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N0
cycloneive_lcell_comb \PCBranch|adder4_0|F[1]~0 (
// Equation(s):
// \PCBranch|adder4_0|F[1]~0_combout  = \InstMem|insructionMemory~4_combout  $ (\PC|dataOut [1] $ (((!\PC|dataOut [0] & \InstMem|insructionMemory~2_combout ))))

	.dataa(\InstMem|insructionMemory~4_combout ),
	.datab(\PC|dataOut [1]),
	.datac(\PC|dataOut [0]),
	.datad(\InstMem|insructionMemory~2_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_0|F[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_0|F[1]~0 .lut_mask = 16'h6966;
defparam \PCBranch|adder4_0|F[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N26
cycloneive_lcell_comb \PC_Mux_2|y[1]~1 (
// Equation(s):
// \PC_Mux_2|y[1]~1_combout  = (\PC_Scr~1_combout  & (((!\PCBranch|adder4_0|F[1]~0_combout )))) # (!\PC_Scr~1_combout  & (\PC|dataOut [0] $ ((\PC|dataOut [1]))))

	.dataa(\PC_Scr~1_combout ),
	.datab(\PC|dataOut [0]),
	.datac(\PC|dataOut [1]),
	.datad(\PCBranch|adder4_0|F[1]~0_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[1]~1 .lut_mask = 16'h14BE;
defparam \PC_Mux_2|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N27
dffeas \PC|dataOut[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[1] .is_wysiwyg = "true";
defparam \PC|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N14
cycloneive_lcell_comb \PCPlus4_Mux|adder4_0|Cout~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_0|Cout~0_combout  = (\PC|dataOut [1] & (\PC|dataOut [2] & (\PC|dataOut [0] & \PC|dataOut [3])))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_0|Cout~0 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N24
cycloneive_lcell_comb \PCBranch|adder4_1|F~0 (
// Equation(s):
// \PCBranch|adder4_1|F~0_combout  = (\InstMem|insructionMemory~8_combout  & ((\PCBranch|adder4_0|Cout~0_combout ) # (\PCPlus4_Mux|adder4_0|Cout~0_combout  $ (\PC|dataOut [4])))) # (!\InstMem|insructionMemory~8_combout  & (\PCBranch|adder4_0|Cout~0_combout  
// & (\PCPlus4_Mux|adder4_0|Cout~0_combout  $ (\PC|dataOut [4]))))

	.dataa(\PCPlus4_Mux|adder4_0|Cout~0_combout ),
	.datab(\InstMem|insructionMemory~8_combout ),
	.datac(\PC|dataOut [4]),
	.datad(\PCBranch|adder4_0|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_1|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_1|F~0 .lut_mask = 16'hDE48;
defparam \PCBranch|adder4_1|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N30
cycloneive_lcell_comb \PCPlus4_Mux|adder4_1|F~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_1|F~0_combout  = (\PC|dataOut [4] & \PCPlus4_Mux|adder4_0|Cout~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|dataOut [4]),
	.datad(\PCPlus4_Mux|adder4_0|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_1|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_1|F~0 .lut_mask = 16'hF000;
defparam \PCPlus4_Mux|adder4_1|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N8
cycloneive_lcell_comb \PCBranch|adder4_1|F~1 (
// Equation(s):
// \PCBranch|adder4_1|F~1_combout  = (\PCBranch|adder4_1|F~0_combout  & ((\InstMem|insructionMemory~10_combout ) # (\PC|dataOut [5] $ (\PCPlus4_Mux|adder4_1|F~0_combout )))) # (!\PCBranch|adder4_1|F~0_combout  & (\InstMem|insructionMemory~10_combout  & 
// (\PC|dataOut [5] $ (\PCPlus4_Mux|adder4_1|F~0_combout ))))

	.dataa(\PC|dataOut [5]),
	.datab(\PCBranch|adder4_1|F~0_combout ),
	.datac(\PCPlus4_Mux|adder4_1|F~0_combout ),
	.datad(\InstMem|insructionMemory~10_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_1|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_1|F~1 .lut_mask = 16'hDE48;
defparam \PCBranch|adder4_1|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N28
cycloneive_lcell_comb \PCPlus4_Mux|adder4_1|F[2] (
// Equation(s):
// \PCPlus4_Mux|adder4_1|F [2] = \PC|dataOut [6] $ (((\PC|dataOut [5] & (\PC|dataOut [4] & \PCPlus4_Mux|adder4_0|Cout~0_combout ))))

	.dataa(\PC|dataOut [5]),
	.datab(\PC|dataOut [6]),
	.datac(\PC|dataOut [4]),
	.datad(\PCPlus4_Mux|adder4_0|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_1|F [2]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_1|F[2] .lut_mask = 16'h6CCC;
defparam \PCPlus4_Mux|adder4_1|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N16
cycloneive_lcell_comb \PC_Mux_2|y[6]~6 (
// Equation(s):
// \PC_Mux_2|y[6]~6_combout  = \PCPlus4_Mux|adder4_1|F [2] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_1|F~1_combout  $ (\InstMem|insructionMemory~8_combout )))))

	.dataa(\PC_Scr~1_combout ),
	.datab(\PCBranch|adder4_1|F~1_combout ),
	.datac(\InstMem|insructionMemory~8_combout ),
	.datad(\PCPlus4_Mux|adder4_1|F [2]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[6]~6 .lut_mask = 16'hD728;
defparam \PC_Mux_2|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N17
dffeas \PC|dataOut[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[6] .is_wysiwyg = "true";
defparam \PC|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N10
cycloneive_lcell_comb \PCPlus4_Mux|adder4_1|F~2 (
// Equation(s):
// \PCPlus4_Mux|adder4_1|F~2_combout  = (\PC|dataOut [5] & (\PC|dataOut [4] & \PCPlus4_Mux|adder4_0|Cout~0_combout ))

	.dataa(\PC|dataOut [5]),
	.datab(gnd),
	.datac(\PC|dataOut [4]),
	.datad(\PCPlus4_Mux|adder4_0|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_1|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_1|F~2 .lut_mask = 16'hA000;
defparam \PCPlus4_Mux|adder4_1|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N12
cycloneive_lcell_comb \PCBranch|adder4_1|F~2 (
// Equation(s):
// \PCBranch|adder4_1|F~2_combout  = (\InstMem|insructionMemory~8_combout  & ((\PCBranch|adder4_1|F~1_combout ) # (\PCPlus4_Mux|adder4_1|F~2_combout  $ (\PC|dataOut [6])))) # (!\InstMem|insructionMemory~8_combout  & (\PCBranch|adder4_1|F~1_combout  & 
// (\PCPlus4_Mux|adder4_1|F~2_combout  $ (\PC|dataOut [6]))))

	.dataa(\PCPlus4_Mux|adder4_1|F~2_combout ),
	.datab(\InstMem|insructionMemory~8_combout ),
	.datac(\PCBranch|adder4_1|F~1_combout ),
	.datad(\PC|dataOut [6]),
	.cin(gnd),
	.combout(\PCBranch|adder4_1|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_1|F~2 .lut_mask = 16'hD4E8;
defparam \PCBranch|adder4_1|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N18
cycloneive_lcell_comb \PCPlus4_Mux|adder4_1|F~1 (
// Equation(s):
// \PCPlus4_Mux|adder4_1|F~1_combout  = (\PC|dataOut [5] & (\PC|dataOut [6] & (\PC|dataOut [4] & \PCPlus4_Mux|adder4_0|Cout~0_combout )))

	.dataa(\PC|dataOut [5]),
	.datab(\PC|dataOut [6]),
	.datac(\PC|dataOut [4]),
	.datad(\PCPlus4_Mux|adder4_0|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_1|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_1|F~1 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_1|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N0
cycloneive_lcell_comb \PCPlus4_Mux|adder4_1|F[3] (
// Equation(s):
// \PCPlus4_Mux|adder4_1|F [3] = \PC|dataOut [7] $ (\PCPlus4_Mux|adder4_1|F~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|dataOut [7]),
	.datad(\PCPlus4_Mux|adder4_1|F~1_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_1|F [3]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_1|F[3] .lut_mask = 16'h0FF0;
defparam \PCPlus4_Mux|adder4_1|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N26
cycloneive_lcell_comb \PC_Mux_2|y[7]~7 (
// Equation(s):
// \PC_Mux_2|y[7]~7_combout  = \PCPlus4_Mux|adder4_1|F [3] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_1|F~2_combout  $ (\InstMem|insructionMemory~8_combout )))))

	.dataa(\PCBranch|adder4_1|F~2_combout ),
	.datab(\PCPlus4_Mux|adder4_1|F [3]),
	.datac(\InstMem|insructionMemory~8_combout ),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[7]~7 .lut_mask = 16'h96CC;
defparam \PC_Mux_2|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N17
dffeas \PC|dataOut[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_Mux_2|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[7] .is_wysiwyg = "true";
defparam \PC|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N24
cycloneive_lcell_comb \InstMem|insructionMemory~11 (
// Equation(s):
// \InstMem|insructionMemory~11_combout  = (\PC|dataOut [1] & (!\PC|dataOut [3] & ((\PC|dataOut [0]) # (\PC|dataOut [2]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [0]),
	.datac(\PC|dataOut [3]),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~11_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~11 .lut_mask = 16'h0A08;
defparam \InstMem|insructionMemory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N10
cycloneive_lcell_comb \InstMem|insructionMemory~12 (
// Equation(s):
// \InstMem|insructionMemory~12_combout  = (!\PC|dataOut [5] & (\InstMem|insructionMemory~11_combout  & (\InstMem|insructionMemory~1_combout  & !\PC|dataOut [4])))

	.dataa(\PC|dataOut [5]),
	.datab(\InstMem|insructionMemory~11_combout ),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\PC|dataOut [4]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~12_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~12 .lut_mask = 16'h0040;
defparam \InstMem|insructionMemory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N2
cycloneive_lcell_comb \PCPlus4_Mux|adder4_2|F[0] (
// Equation(s):
// \PCPlus4_Mux|adder4_2|F [0] = \PC|dataOut [8] $ (((\PCPlus4_Mux|adder4_1|F~1_combout  & \PC|dataOut [7])))

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_1|F~1_combout ),
	.datac(\PC|dataOut [7]),
	.datad(\PC|dataOut [8]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_2|F [0]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_2|F[0] .lut_mask = 16'h3FC0;
defparam \PCPlus4_Mux|adder4_2|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N4
cycloneive_lcell_comb \PCBranch|adder4_1|Cout~0 (
// Equation(s):
// \PCBranch|adder4_1|Cout~0_combout  = (\InstMem|insructionMemory~8_combout  & ((\PCBranch|adder4_1|F~2_combout ) # (\PC|dataOut [7] $ (\PCPlus4_Mux|adder4_1|F~1_combout )))) # (!\InstMem|insructionMemory~8_combout  & (\PCBranch|adder4_1|F~2_combout  & 
// (\PC|dataOut [7] $ (\PCPlus4_Mux|adder4_1|F~1_combout ))))

	.dataa(\PC|dataOut [7]),
	.datab(\PCPlus4_Mux|adder4_1|F~1_combout ),
	.datac(\InstMem|insructionMemory~8_combout ),
	.datad(\PCBranch|adder4_1|F~2_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_1|Cout~0 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N4
cycloneive_lcell_comb \PC_Mux_2|y[8]~8 (
// Equation(s):
// \PC_Mux_2|y[8]~8_combout  = \PCPlus4_Mux|adder4_2|F [0] $ (((\PC_Scr~1_combout  & (\InstMem|insructionMemory~12_combout  $ (\PCBranch|adder4_1|Cout~0_combout )))))

	.dataa(\InstMem|insructionMemory~12_combout ),
	.datab(\PCPlus4_Mux|adder4_2|F [0]),
	.datac(\PCBranch|adder4_1|Cout~0_combout ),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[8]~8 .lut_mask = 16'h96CC;
defparam \PC_Mux_2|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N27
dffeas \PC|dataOut[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_Mux_2|y[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[8] .is_wysiwyg = "true";
defparam \PC|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N10
cycloneive_lcell_comb \PCPlus4_Mux|adder4_2|F[1] (
// Equation(s):
// \PCPlus4_Mux|adder4_2|F [1] = \PC|dataOut [9] $ (((\PC|dataOut [8] & (\PC|dataOut [7] & \PCPlus4_Mux|adder4_1|F~1_combout ))))

	.dataa(\PC|dataOut [9]),
	.datab(\PC|dataOut [8]),
	.datac(\PC|dataOut [7]),
	.datad(\PCPlus4_Mux|adder4_1|F~1_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_2|F [1]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_2|F[1] .lut_mask = 16'h6AAA;
defparam \PCPlus4_Mux|adder4_2|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N12
cycloneive_lcell_comb \PCPlus4_Mux|adder4_1|Cout~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_1|Cout~0_combout  = (\PC|dataOut [7] & \PCPlus4_Mux|adder4_1|F~1_combout )

	.dataa(gnd),
	.datab(\PC|dataOut [7]),
	.datac(gnd),
	.datad(\PCPlus4_Mux|adder4_1|F~1_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_1|Cout~0 .lut_mask = 16'hCC00;
defparam \PCPlus4_Mux|adder4_1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N22
cycloneive_lcell_comb \PCBranch|adder4_2|F~0 (
// Equation(s):
// \PCBranch|adder4_2|F~0_combout  = (\PCBranch|adder4_1|Cout~0_combout  & ((\InstMem|insructionMemory~12_combout ) # (\PCPlus4_Mux|adder4_1|Cout~0_combout  $ (\PC|dataOut [8])))) # (!\PCBranch|adder4_1|Cout~0_combout  & (\InstMem|insructionMemory~12_combout 
//  & (\PCPlus4_Mux|adder4_1|Cout~0_combout  $ (\PC|dataOut [8]))))

	.dataa(\PCPlus4_Mux|adder4_1|Cout~0_combout ),
	.datab(\PC|dataOut [8]),
	.datac(\PCBranch|adder4_1|Cout~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_2|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_2|F~0 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_2|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N28
cycloneive_lcell_comb \PC_Mux_2|y[9]~9 (
// Equation(s):
// \PC_Mux_2|y[9]~9_combout  = \PCPlus4_Mux|adder4_2|F [1] $ (((\PC_Scr~1_combout  & (\InstMem|insructionMemory~12_combout  $ (\PCBranch|adder4_2|F~0_combout )))))

	.dataa(\InstMem|insructionMemory~12_combout ),
	.datab(\PCPlus4_Mux|adder4_2|F [1]),
	.datac(\PCBranch|adder4_2|F~0_combout ),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[9]~9 .lut_mask = 16'h96CC;
defparam \PC_Mux_2|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y62_N29
dffeas \PC|dataOut[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[9] .is_wysiwyg = "true";
defparam \PC|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N26
cycloneive_lcell_comb \InstMem|insructionMemory~1 (
// Equation(s):
// \InstMem|insructionMemory~1_combout  = (!\PC|dataOut [6] & (!\PC|dataOut [7] & (!\PC|dataOut [8] & !\PC|dataOut [9])))

	.dataa(\PC|dataOut [6]),
	.datab(\PC|dataOut [7]),
	.datac(\PC|dataOut [8]),
	.datad(\PC|dataOut [9]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~1_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~1 .lut_mask = 16'h0001;
defparam \InstMem|insructionMemory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N8
cycloneive_lcell_comb \InstMem|insructionMemory~9 (
// Equation(s):
// \InstMem|insructionMemory~9_combout  = (!\PC|dataOut [3] & ((\PC|dataOut [1]) # ((\PC|dataOut [0] & \PC|dataOut [2]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [3]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~9_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~9 .lut_mask = 16'h3222;
defparam \InstMem|insructionMemory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N14
cycloneive_lcell_comb \InstMem|insructionMemory~10 (
// Equation(s):
// \InstMem|insructionMemory~10_combout  = (\InstMem|insructionMemory~1_combout  & (!\PC|dataOut [5] & (\InstMem|insructionMemory~9_combout  & !\PC|dataOut [4])))

	.dataa(\InstMem|insructionMemory~1_combout ),
	.datab(\PC|dataOut [5]),
	.datac(\InstMem|insructionMemory~9_combout ),
	.datad(\PC|dataOut [4]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~10_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~10 .lut_mask = 16'h0020;
defparam \InstMem|insructionMemory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N22
cycloneive_lcell_comb \PCPlus4_Mux|adder4_1|F[1] (
// Equation(s):
// \PCPlus4_Mux|adder4_1|F [1] = \PC|dataOut [5] $ (((\PC|dataOut [4] & \PCPlus4_Mux|adder4_0|Cout~0_combout )))

	.dataa(\PC|dataOut [5]),
	.datab(gnd),
	.datac(\PC|dataOut [4]),
	.datad(\PCPlus4_Mux|adder4_0|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_1|F [1]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_1|F[1] .lut_mask = 16'h5AAA;
defparam \PCPlus4_Mux|adder4_1|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N6
cycloneive_lcell_comb \PC_Mux_2|y[5]~5 (
// Equation(s):
// \PC_Mux_2|y[5]~5_combout  = \PCPlus4_Mux|adder4_1|F [1] $ (((\PC_Scr~1_combout  & (\InstMem|insructionMemory~10_combout  $ (\PCBranch|adder4_1|F~0_combout )))))

	.dataa(\InstMem|insructionMemory~10_combout ),
	.datab(\PCBranch|adder4_1|F~0_combout ),
	.datac(\PCPlus4_Mux|adder4_1|F [1]),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[5]~5 .lut_mask = 16'h96F0;
defparam \PC_Mux_2|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N31
dffeas \PC|dataOut[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_Mux_2|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[5] .is_wysiwyg = "true";
defparam \PC|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N16
cycloneive_lcell_comb \InstMem|insructionMemory~29 (
// Equation(s):
// \InstMem|insructionMemory~29_combout  = (\PC|dataOut [5]) # ((\PC|dataOut [4]) # (!\PC|dataOut [3]))

	.dataa(\PC|dataOut [5]),
	.datab(\PC|dataOut [3]),
	.datac(gnd),
	.datad(\PC|dataOut [4]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~29_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~29 .lut_mask = 16'hFFBB;
defparam \InstMem|insructionMemory~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N20
cycloneive_lcell_comb \InstMem|insructionMemory~16 (
// Equation(s):
// \InstMem|insructionMemory~16_combout  = (!\PC|dataOut [1] & !\PC|dataOut [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [0]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~16_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~16 .lut_mask = 16'h000F;
defparam \InstMem|insructionMemory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N2
cycloneive_lcell_comb \InstMem|insructionMemory~30 (
// Equation(s):
// \InstMem|insructionMemory~30_combout  = (\InstMem|insructionMemory~29_combout ) # (((\PC|dataOut [2]) # (!\InstMem|insructionMemory~16_combout )) # (!\InstMem|insructionMemory~1_combout ))

	.dataa(\InstMem|insructionMemory~29_combout ),
	.datab(\InstMem|insructionMemory~1_combout ),
	.datac(\InstMem|insructionMemory~16_combout ),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~30_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~30 .lut_mask = 16'hFFBF;
defparam \InstMem|insructionMemory~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N24
cycloneive_lcell_comb \InstMem|insructionMemory~33 (
// Equation(s):
// \InstMem|insructionMemory~33_combout  = (\PC|dataOut [3] & ((\PC|dataOut [2]) # ((\PC|dataOut [1]) # (\PC|dataOut [0])))) # (!\PC|dataOut [3] & (\PC|dataOut [2] & ((\PC|dataOut [0]))))

	.dataa(\PC|dataOut [3]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [0]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~33_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~33 .lut_mask = 16'hEEA8;
defparam \InstMem|insructionMemory~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N22
cycloneive_lcell_comb \InstMem|insructionMemory~34 (
// Equation(s):
// \InstMem|insructionMemory~34_combout  = (!\PC|dataOut [5] & (!\PC|dataOut [4] & (\InstMem|insructionMemory~1_combout  & !\InstMem|insructionMemory~33_combout )))

	.dataa(\PC|dataOut [5]),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\InstMem|insructionMemory~33_combout ),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~34_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~34 .lut_mask = 16'h0010;
defparam \InstMem|insructionMemory~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N8
cycloneive_lcell_comb \InstMem|insructionMemory~31 (
// Equation(s):
// \InstMem|insructionMemory~31_combout  = (!\PC|dataOut [3] & (\PC|dataOut [1] & (\PC|dataOut [2] $ (!\PC|dataOut [0]))))

	.dataa(\PC|dataOut [3]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [0]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~31_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~31 .lut_mask = 16'h4010;
defparam \InstMem|insructionMemory~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N6
cycloneive_lcell_comb \InstMem|insructionMemory~32 (
// Equation(s):
// \InstMem|insructionMemory~32_combout  = (!\PC|dataOut [5] & (!\PC|dataOut [4] & (\InstMem|insructionMemory~31_combout  & \InstMem|insructionMemory~1_combout )))

	.dataa(\PC|dataOut [5]),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~31_combout ),
	.datad(\InstMem|insructionMemory~1_combout ),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~32_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~32 .lut_mask = 16'h1000;
defparam \InstMem|insructionMemory~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N24
cycloneive_lcell_comb \PC_Scr~0 (
// Equation(s):
// \PC_Scr~0_combout  = (\InstMem|insructionMemory~30_combout  & (!\InstMem|insructionMemory~34_combout  & \InstMem|insructionMemory~32_combout ))

	.dataa(gnd),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\InstMem|insructionMemory~34_combout ),
	.datad(\InstMem|insructionMemory~32_combout ),
	.cin(gnd),
	.combout(\PC_Scr~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Scr~0 .lut_mask = 16'h0C00;
defparam \PC_Scr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N14
cycloneive_lcell_comb \InstMem|insructionMemory~28 (
// Equation(s):
// \InstMem|insructionMemory~28_combout  = (\PC|dataOut [2] & ((\PC|dataOut [3]) # (\PC|dataOut [1] $ (\PC|dataOut [0])))) # (!\PC|dataOut [2] & (((\PC|dataOut [1]) # (\PC|dataOut [0]))))

	.dataa(\PC|dataOut [3]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [0]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~28_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~28 .lut_mask = 16'hBFF8;
defparam \InstMem|insructionMemory~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N12
cycloneive_lcell_comb \CLU|Selector1~0 (
// Equation(s):
// \CLU|Selector1~0_combout  = (!\PC|dataOut [5] & (!\PC|dataOut [4] & (!\InstMem|insructionMemory~28_combout  & \InstMem|insructionMemory~1_combout )))

	.dataa(\PC|dataOut [5]),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~28_combout ),
	.datad(\InstMem|insructionMemory~1_combout ),
	.cin(gnd),
	.combout(\CLU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector1~0 .lut_mask = 16'h0100;
defparam \CLU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N16
cycloneive_lcell_comb \CLU|WideOr7~0 (
// Equation(s):
// \CLU|WideOr7~0_combout  = (\InstMem|insructionMemory~34_combout  & (\InstMem|insructionMemory~30_combout )) # (!\InstMem|insructionMemory~34_combout  & (!\InstMem|insructionMemory~32_combout  & (\InstMem|insructionMemory~30_combout  $ 
// (\CLU|Selector1~0_combout ))))

	.dataa(\InstMem|insructionMemory~34_combout ),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\CLU|Selector1~0_combout ),
	.datad(\InstMem|insructionMemory~32_combout ),
	.cin(gnd),
	.combout(\CLU|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|WideOr7~0 .lut_mask = 16'h889C;
defparam \CLU|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N0
cycloneive_lcell_comb \CLU|Decoder1~3 (
// Equation(s):
// \CLU|Decoder1~3_combout  = (\InstMem|insructionMemory~34_combout  & (!\InstMem|insructionMemory~30_combout  & (\CLU|Selector1~0_combout  & !\InstMem|insructionMemory~32_combout )))

	.dataa(\InstMem|insructionMemory~34_combout ),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\CLU|Selector1~0_combout ),
	.datad(\InstMem|insructionMemory~32_combout ),
	.cin(gnd),
	.combout(\CLU|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Decoder1~3 .lut_mask = 16'h0020;
defparam \CLU|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N26
cycloneive_lcell_comb \InstMem|insructionMemory~15 (
// Equation(s):
// \InstMem|insructionMemory~15_combout  = (!\PC|dataOut [5] & (\InstMem|insructionMemory~1_combout  & !\PC|dataOut [4]))

	.dataa(\PC|dataOut [5]),
	.datab(gnd),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\PC|dataOut [4]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~15_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~15 .lut_mask = 16'h0050;
defparam \InstMem|insructionMemory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N8
cycloneive_lcell_comb \CLU|Selector2~0 (
// Equation(s):
// \CLU|Selector2~0_combout  = (!\InstMem|insructionMemory~28_combout  & (\InstMem|insructionMemory~15_combout  & \InstMem|insructionMemory~32_combout ))

	.dataa(gnd),
	.datab(\InstMem|insructionMemory~28_combout ),
	.datac(\InstMem|insructionMemory~15_combout ),
	.datad(\InstMem|insructionMemory~32_combout ),
	.cin(gnd),
	.combout(\CLU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector2~0 .lut_mask = 16'h3000;
defparam \CLU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N20
cycloneive_lcell_comb \CLU|Selector0~1 (
// Equation(s):
// \CLU|Selector0~1_combout  = (\InstMem|insructionMemory~33_combout  & (\InstMem|insructionMemory~28_combout  & !\InstMem|insructionMemory~31_combout ))

	.dataa(\InstMem|insructionMemory~33_combout ),
	.datab(gnd),
	.datac(\InstMem|insructionMemory~28_combout ),
	.datad(\InstMem|insructionMemory~31_combout ),
	.cin(gnd),
	.combout(\CLU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector0~1 .lut_mask = 16'h00A0;
defparam \CLU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N2
cycloneive_lcell_comb \CLU|Selector0~2 (
// Equation(s):
// \CLU|Selector0~2_combout  = (\InstMem|insructionMemory~30_combout  & ((\CLU|Selector0~1_combout ) # (!\InstMem|insructionMemory~15_combout )))

	.dataa(gnd),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\InstMem|insructionMemory~15_combout ),
	.datad(\CLU|Selector0~1_combout ),
	.cin(gnd),
	.combout(\CLU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector0~2 .lut_mask = 16'hCC0C;
defparam \CLU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N6
cycloneive_lcell_comb \CLU|Selector2~1 (
// Equation(s):
// \CLU|Selector2~1_combout  = (\InstMem|insructionMemory~34_combout  & (\InstMem|insructionMemory~30_combout  & (\CLU|Selector2~0_combout  & !\CLU|Selector0~2_combout )))

	.dataa(\InstMem|insructionMemory~34_combout ),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\CLU|Selector2~0_combout ),
	.datad(\CLU|Selector0~2_combout ),
	.cin(gnd),
	.combout(\CLU|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector2~1 .lut_mask = 16'h0080;
defparam \CLU|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N4
cycloneive_lcell_comb \CLU|Selector2~2 (
// Equation(s):
// \CLU|Selector2~2_combout  = (\InstMem|insructionMemory~10_combout  & (!\InstMem|insructionMemory~8_combout  & (!\InstMem|insructionMemory~6_combout  & !\InstMem|insructionMemory~2_combout )))

	.dataa(\InstMem|insructionMemory~10_combout ),
	.datab(\InstMem|insructionMemory~8_combout ),
	.datac(\InstMem|insructionMemory~6_combout ),
	.datad(\InstMem|insructionMemory~2_combout ),
	.cin(gnd),
	.combout(\CLU|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector2~2 .lut_mask = 16'h0002;
defparam \CLU|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N10
cycloneive_lcell_comb \CLU|Selector2~3 (
// Equation(s):
// \CLU|Selector2~3_combout  = (\CLU|Selector2~1_combout ) # ((!\InstMem|insructionMemory~4_combout  & (\CLU|Selector2~2_combout  & \CLU|Selector0~2_combout )))

	.dataa(\CLU|Selector2~1_combout ),
	.datab(\InstMem|insructionMemory~4_combout ),
	.datac(\CLU|Selector2~2_combout ),
	.datad(\CLU|Selector0~2_combout ),
	.cin(gnd),
	.combout(\CLU|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector2~3 .lut_mask = 16'hBAAA;
defparam \CLU|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N26
cycloneive_lcell_comb \CLU|Selector1~1 (
// Equation(s):
// \CLU|Selector1~1_combout  = (\InstMem|insructionMemory~2_combout  & (\InstMem|insructionMemory~10_combout  & (!\InstMem|insructionMemory~8_combout  & \InstMem|insructionMemory~6_combout )))

	.dataa(\InstMem|insructionMemory~2_combout ),
	.datab(\InstMem|insructionMemory~10_combout ),
	.datac(\InstMem|insructionMemory~8_combout ),
	.datad(\InstMem|insructionMemory~6_combout ),
	.cin(gnd),
	.combout(\CLU|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector1~1 .lut_mask = 16'h0800;
defparam \CLU|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N8
cycloneive_lcell_comb \CLU|Decoder1~0 (
// Equation(s):
// \CLU|Decoder1~0_combout  = (\InstMem|insructionMemory~30_combout  & (!\InstMem|insructionMemory~34_combout  & !\CLU|Selector1~0_combout ))

	.dataa(gnd),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\InstMem|insructionMemory~34_combout ),
	.datad(\CLU|Selector1~0_combout ),
	.cin(gnd),
	.combout(\CLU|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Decoder1~0 .lut_mask = 16'h000C;
defparam \CLU|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N4
cycloneive_lcell_comb \CLU|Selector0~0 (
// Equation(s):
// \CLU|Selector0~0_combout  = (\PC_Scr~0_combout ) # ((\CLU|Selector1~1_combout  & (\InstMem|insructionMemory~4_combout  & \CLU|Decoder1~0_combout )))

	.dataa(\CLU|Selector1~1_combout ),
	.datab(\InstMem|insructionMemory~4_combout ),
	.datac(\CLU|Decoder1~0_combout ),
	.datad(\PC_Scr~0_combout ),
	.cin(gnd),
	.combout(\CLU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector0~0 .lut_mask = 16'hFF80;
defparam \CLU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N4
cycloneive_lcell_comb \CLU|WideOr6~0 (
// Equation(s):
// \CLU|WideOr6~0_combout  = (\InstMem|insructionMemory~30_combout  & (((\InstMem|insructionMemory~34_combout )))) # (!\InstMem|insructionMemory~30_combout  & (!\InstMem|insructionMemory~32_combout  & ((\CLU|Selector1~0_combout ))))

	.dataa(\InstMem|insructionMemory~32_combout ),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\InstMem|insructionMemory~34_combout ),
	.datad(\CLU|Selector1~0_combout ),
	.cin(gnd),
	.combout(\CLU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|WideOr6~0 .lut_mask = 16'hD1C0;
defparam \CLU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N18
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[0]~25 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[0]~25_combout  = \CLU|Selector0~0_combout  $ (((\CLU|WideOr6~0_combout  & (!\InstMem|insructionMemory~2_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\InstMem|insructionMemory~2_combout ),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\CLU|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[0]~25 .lut_mask = 16'hA53C;
defparam \ArithLogUnit|mux2to1_1|y[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N16
cycloneive_lcell_comb \InstMem|insructionMemory~17 (
// Equation(s):
// \InstMem|insructionMemory~17_combout  = (\InstMem|insructionMemory~16_combout  & (!\PC|dataOut [3] & (\InstMem|insructionMemory~15_combout  & !\PC|dataOut [2])))

	.dataa(\InstMem|insructionMemory~16_combout ),
	.datab(\PC|dataOut [3]),
	.datac(\InstMem|insructionMemory~15_combout ),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~17_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~17 .lut_mask = 16'h0020;
defparam \InstMem|insructionMemory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N30
cycloneive_lcell_comb \CLU|Decoder1~2 (
// Equation(s):
// \CLU|Decoder1~2_combout  = (!\InstMem|insructionMemory~34_combout  & (\InstMem|insructionMemory~30_combout  & (!\CLU|Selector1~0_combout  & !\InstMem|insructionMemory~32_combout )))

	.dataa(\InstMem|insructionMemory~34_combout ),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\CLU|Selector1~0_combout ),
	.datad(\InstMem|insructionMemory~32_combout ),
	.cin(gnd),
	.combout(\CLU|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Decoder1~2 .lut_mask = 16'h0004;
defparam \CLU|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N6
cycloneive_lcell_comb \WriteReg_Mux|y[0]~0 (
// Equation(s):
// \WriteReg_Mux|y[0]~0_combout  = (\CLU|Decoder1~2_combout  & (\InstMem|insructionMemory~12_combout )) # (!\CLU|Decoder1~2_combout  & ((\InstMem|insructionMemory~17_combout )))

	.dataa(\InstMem|insructionMemory~12_combout ),
	.datab(\InstMem|insructionMemory~17_combout ),
	.datac(gnd),
	.datad(\CLU|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\WriteReg_Mux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \WriteReg_Mux|y[0]~0 .lut_mask = 16'hAACC;
defparam \WriteReg_Mux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N10
cycloneive_lcell_comb \InstMem|insructionMemory~18 (
// Equation(s):
// \InstMem|insructionMemory~18_combout  = (!\PC|dataOut [4] & (!\PC|dataOut [3] & ((\PC|dataOut [1]) # (\PC|dataOut [0]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [4]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~18_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~18 .lut_mask = 16'h0032;
defparam \InstMem|insructionMemory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N28
cycloneive_lcell_comb \WriteReg_Mux|y[1]~1 (
// Equation(s):
// \WriteReg_Mux|y[1]~1_combout  = (\CLU|Decoder1~2_combout  & (!\PC|dataOut [4] & ((\InstMem|insructionMemory~11_combout )))) # (!\CLU|Decoder1~2_combout  & (((\InstMem|insructionMemory~18_combout ))))

	.dataa(\CLU|Decoder1~2_combout ),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~18_combout ),
	.datad(\InstMem|insructionMemory~11_combout ),
	.cin(gnd),
	.combout(\WriteReg_Mux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \WriteReg_Mux|y[1]~1 .lut_mask = 16'h7250;
defparam \WriteReg_Mux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N14
cycloneive_lcell_comb \WriteReg_Mux|y[1]~2 (
// Equation(s):
// \WriteReg_Mux|y[1]~2_combout  = (!\PC|dataOut [5] & (\InstMem|insructionMemory~1_combout  & \WriteReg_Mux|y[1]~1_combout ))

	.dataa(\PC|dataOut [5]),
	.datab(gnd),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\WriteReg_Mux|y[1]~1_combout ),
	.cin(gnd),
	.combout(\WriteReg_Mux|y[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \WriteReg_Mux|y[1]~2 .lut_mask = 16'h5000;
defparam \WriteReg_Mux|y[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N8
cycloneive_lcell_comb \InstMem|insructionMemory~13 (
// Equation(s):
// \InstMem|insructionMemory~13_combout  = (!\PC|dataOut [3] & ((\PC|dataOut [1] & ((\PC|dataOut [0]) # (\PC|dataOut [2]))) # (!\PC|dataOut [1] & (\PC|dataOut [0] & \PC|dataOut [2]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [0]),
	.datac(\PC|dataOut [3]),
	.datad(\PC|dataOut [2]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~13_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~13 .lut_mask = 16'h0E08;
defparam \InstMem|insructionMemory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N2
cycloneive_lcell_comb \InstMem|insructionMemory~20 (
// Equation(s):
// \InstMem|insructionMemory~20_combout  = (\PC|dataOut [1] & (((!\PC|dataOut [3])))) # (!\PC|dataOut [1] & (!\PC|dataOut [0] & (\PC|dataOut [2] $ (\PC|dataOut [3]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~20_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~20 .lut_mask = 16'h01AE;
defparam \InstMem|insructionMemory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N4
cycloneive_lcell_comb \WriteReg_Mux|y[2]~3 (
// Equation(s):
// \WriteReg_Mux|y[2]~3_combout  = (\InstMem|insructionMemory~15_combout  & ((\CLU|Decoder1~2_combout  & (\InstMem|insructionMemory~13_combout )) # (!\CLU|Decoder1~2_combout  & ((\InstMem|insructionMemory~20_combout )))))

	.dataa(\CLU|Decoder1~2_combout ),
	.datab(\InstMem|insructionMemory~13_combout ),
	.datac(\InstMem|insructionMemory~15_combout ),
	.datad(\InstMem|insructionMemory~20_combout ),
	.cin(gnd),
	.combout(\WriteReg_Mux|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \WriteReg_Mux|y[2]~3 .lut_mask = 16'hD080;
defparam \WriteReg_Mux|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N18
cycloneive_lcell_comb \WriteReg_Mux|y[3]~4 (
// Equation(s):
// \WriteReg_Mux|y[3]~4_combout  = (\CLU|Decoder1~2_combout  & \InstMem|insructionMemory~12_combout )

	.dataa(\CLU|Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\WriteReg_Mux|y[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \WriteReg_Mux|y[3]~4 .lut_mask = 16'hAA00;
defparam \WriteReg_Mux|y[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N12
cycloneive_lcell_comb \InstMem|insructionMemory~22 (
// Equation(s):
// \InstMem|insructionMemory~22_combout  = (!\PC|dataOut [2] & (!\PC|dataOut [3] & (\PC|dataOut [1] $ (\PC|dataOut [0]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~22_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~22 .lut_mask = 16'h0012;
defparam \InstMem|insructionMemory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N6
cycloneive_lcell_comb \InstMem|insructionMemory~23 (
// Equation(s):
// \InstMem|insructionMemory~23_combout  = (\InstMem|insructionMemory~22_combout  & (!\PC|dataOut [4] & (\InstMem|insructionMemory~1_combout  & !\PC|dataOut [5])))

	.dataa(\InstMem|insructionMemory~22_combout ),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\PC|dataOut [5]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~23_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~23 .lut_mask = 16'h0020;
defparam \InstMem|insructionMemory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N16
cycloneive_lcell_comb \InstMem|insructionMemory~24 (
// Equation(s):
// \InstMem|insructionMemory~24_combout  = (!\PC|dataOut [3] & ((\PC|dataOut [2] & ((!\PC|dataOut [0]))) # (!\PC|dataOut [2] & (\PC|dataOut [1] & \PC|dataOut [0]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~24_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~24 .lut_mask = 16'h002C;
defparam \InstMem|insructionMemory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N22
cycloneive_lcell_comb \InstMem|insructionMemory~25 (
// Equation(s):
// \InstMem|insructionMemory~25_combout  = (\InstMem|insructionMemory~24_combout  & (!\PC|dataOut [4] & (\InstMem|insructionMemory~1_combout  & !\PC|dataOut [5])))

	.dataa(\InstMem|insructionMemory~24_combout ),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\PC|dataOut [5]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~25_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~25 .lut_mask = 16'h0020;
defparam \InstMem|insructionMemory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N20
cycloneive_lcell_comb \InstMem|insructionMemory~26 (
// Equation(s):
// \InstMem|insructionMemory~26_combout  = (!\PC|dataOut [3] & ((\PC|dataOut [1] & (\PC|dataOut [2] $ (\PC|dataOut [0]))) # (!\PC|dataOut [1] & (\PC|dataOut [2] & \PC|dataOut [0]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~26_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~26 .lut_mask = 16'h0068;
defparam \InstMem|insructionMemory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N30
cycloneive_lcell_comb \InstMem|insructionMemory~27 (
// Equation(s):
// \InstMem|insructionMemory~27_combout  = (\InstMem|insructionMemory~26_combout  & (!\PC|dataOut [4] & (\InstMem|insructionMemory~1_combout  & !\PC|dataOut [5])))

	.dataa(\InstMem|insructionMemory~26_combout ),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\PC|dataOut [5]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~27_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~27 .lut_mask = 16'h0020;
defparam \InstMem|insructionMemory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N24
cycloneive_lcell_comb \CLU|Decoder1~1 (
// Equation(s):
// \CLU|Decoder1~1_combout  = (!\InstMem|insructionMemory~34_combout  & (!\InstMem|insructionMemory~30_combout  & (\CLU|Selector1~0_combout  & !\InstMem|insructionMemory~32_combout )))

	.dataa(\InstMem|insructionMemory~34_combout ),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\CLU|Selector1~0_combout ),
	.datad(\InstMem|insructionMemory~32_combout ),
	.cin(gnd),
	.combout(\CLU|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Decoder1~1 .lut_mask = 16'h0010;
defparam \CLU|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N26
cycloneive_lcell_comb \CLU|Selector1~2 (
// Equation(s):
// \CLU|Selector1~2_combout  = (\CLU|Selector1~0_combout  & (((!\InstMem|insructionMemory~34_combout  & !\InstMem|insructionMemory~30_combout )) # (!\InstMem|insructionMemory~33_combout ))) # (!\CLU|Selector1~0_combout  & 
// (\InstMem|insructionMemory~34_combout  & (\InstMem|insructionMemory~30_combout )))

	.dataa(\InstMem|insructionMemory~34_combout ),
	.datab(\CLU|Selector1~0_combout ),
	.datac(\InstMem|insructionMemory~30_combout ),
	.datad(\InstMem|insructionMemory~33_combout ),
	.cin(gnd),
	.combout(\CLU|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector1~2 .lut_mask = 16'h24EC;
defparam \CLU|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N12
cycloneive_lcell_comb \CLU|Selector1~3 (
// Equation(s):
// \CLU|Selector1~3_combout  = (!\CLU|Selector0~2_combout  & ((\PC_Scr~0_combout ) # ((\CLU|Selector1~2_combout  & !\InstMem|insructionMemory~32_combout ))))

	.dataa(\CLU|Selector1~2_combout ),
	.datab(\CLU|Selector0~2_combout ),
	.datac(\PC_Scr~0_combout ),
	.datad(\InstMem|insructionMemory~32_combout ),
	.cin(gnd),
	.combout(\CLU|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector1~3 .lut_mask = 16'h3032;
defparam \CLU|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N14
cycloneive_lcell_comb \CLU|Selector1~4 (
// Equation(s):
// \CLU|Selector1~4_combout  = (\CLU|Selector1~3_combout ) # ((\CLU|Selector1~1_combout  & \CLU|Selector0~2_combout ))

	.dataa(\CLU|Selector1~1_combout ),
	.datab(\CLU|Selector0~2_combout ),
	.datac(gnd),
	.datad(\CLU|Selector1~3_combout ),
	.cin(gnd),
	.combout(\CLU|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|Selector1~4 .lut_mask = 16'hFF88;
defparam \CLU|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N8
cycloneive_lcell_comb \InstMem|insructionMemory~19 (
// Equation(s):
// \InstMem|insructionMemory~19_combout  = (!\PC|dataOut [5] & (\InstMem|insructionMemory~1_combout  & \InstMem|insructionMemory~18_combout ))

	.dataa(gnd),
	.datab(\PC|dataOut [5]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\InstMem|insructionMemory~18_combout ),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~19_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~19 .lut_mask = 16'h3000;
defparam \InstMem|insructionMemory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N22
cycloneive_lcell_comb \InstMem|insructionMemory~21 (
// Equation(s):
// \InstMem|insructionMemory~21_combout  = (!\PC|dataOut [5] & (!\PC|dataOut [4] & (\InstMem|insructionMemory~1_combout  & \InstMem|insructionMemory~20_combout )))

	.dataa(\PC|dataOut [5]),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~1_combout ),
	.datad(\InstMem|insructionMemory~20_combout ),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~21_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~21 .lut_mask = 16'h1000;
defparam \InstMem|insructionMemory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N22
cycloneive_lcell_comb \Result_Mux|y[26]~13 (
// Equation(s):
// \Result_Mux|y[26]~13_combout  = (\CLU|Selector1~3_combout ) # ((\CLU|Decoder1~1_combout ) # ((\CLU|Selector0~2_combout  & \CLU|Selector1~1_combout )))

	.dataa(\CLU|Selector1~3_combout ),
	.datab(\CLU|Selector0~2_combout ),
	.datac(\CLU|Selector1~1_combout ),
	.datad(\CLU|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[26]~13 .lut_mask = 16'hFFEA;
defparam \Result_Mux|y[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N8
cycloneive_lcell_comb \Result_Mux|y[26]~11 (
// Equation(s):
// \Result_Mux|y[26]~11_combout  = (\CLU|Decoder1~1_combout ) # ((\CLU|Selector2~3_combout  & !\CLU|Selector1~4_combout ))

	.dataa(gnd),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(\CLU|Selector2~3_combout ),
	.datad(\CLU|Selector1~4_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[26]~11 .lut_mask = 16'hCCFC;
defparam \Result_Mux|y[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N18
cycloneive_lcell_comb \Result_Mux|y[26]~10 (
// Equation(s):
// \Result_Mux|y[26]~10_combout  = (\CLU|Decoder1~1_combout ) # ((!\CLU|Selector2~3_combout  & \CLU|Selector1~4_combout ))

	.dataa(gnd),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(\CLU|Selector2~3_combout ),
	.datad(\CLU|Selector1~4_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[26]~10 .lut_mask = 16'hCFCC;
defparam \Result_Mux|y[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N28
cycloneive_lcell_comb \CLU|WideOr8~0 (
// Equation(s):
// \CLU|WideOr8~0_combout  = (\InstMem|insructionMemory~34_combout  & (\InstMem|insructionMemory~30_combout  & ((\CLU|Selector1~0_combout ) # (\InstMem|insructionMemory~32_combout ))))

	.dataa(\InstMem|insructionMemory~34_combout ),
	.datab(\InstMem|insructionMemory~30_combout ),
	.datac(\CLU|Selector1~0_combout ),
	.datad(\InstMem|insructionMemory~32_combout ),
	.cin(gnd),
	.combout(\CLU|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLU|WideOr8~0 .lut_mask = 16'h8880;
defparam \CLU|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CLU|WideOr7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\CLU|WideOr7~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\Result_Mux|y [31],\Result_Mux|y [30],\Result_Mux|y [29],\Result_Mux|y [28],\Result_Mux|y [27],\Result_Mux|y [26],\Result_Mux|y [25],\Result_Mux|y [24],\Result_Mux|y [23],\Result_Mux|y [22],\Result_Mux|y [21],\Result_Mux|y [20],\Result_Mux|y [19],\Result_Mux|y [18],\Result_Mux|y [17],\Result_Mux|y [16],\Result_Mux|y [15],
\Result_Mux|y [14],\Result_Mux|y [13],\Result_Mux|y [12],\Result_Mux|y [11],\Result_Mux|y [10],\Result_Mux|y[9]~9_combout ,\Result_Mux|y[8]~8_combout ,\Result_Mux|y[7]~7_combout ,\Result_Mux|y[6]~6_combout ,\Result_Mux|y[5]~5_combout ,\Result_Mux|y[4]~4_combout ,
\Result_Mux|y[3]~3_combout ,\Result_Mux|y[2]~2_combout ,\Result_Mux|y[1]~1_combout ,\Result_Mux|y[0]~0_combout }),
	.portaaddr({\WriteReg_Mux|y[3]~4_combout ,\WriteReg_Mux|y[3]~4_combout ,\WriteReg_Mux|y[2]~3_combout ,\WriteReg_Mux|y[1]~2_combout ,\WriteReg_Mux|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\~GND~combout ,\InstMem|insructionMemory~27_combout ,\InstMem|insructionMemory~25_combout ,\InstMem|insructionMemory~23_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .init_file = "db/CS3421_RRK_Processor.ram0_Register_File_605be989.hdl.mif";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Register_File:RegFile|altsyncram:gpReg_rtl_0|altsyncram_6bj1:auto_generated|ALTSYNCRAM";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\CLU|WideOr7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\CLU|WideOr7~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\Result_Mux|y [31],\Result_Mux|y [30],\Result_Mux|y [29],\Result_Mux|y [28],\Result_Mux|y [27],\Result_Mux|y [26],\Result_Mux|y [25],\Result_Mux|y [24],\Result_Mux|y [23],\Result_Mux|y [22],\Result_Mux|y [21],\Result_Mux|y [20],\Result_Mux|y [19],\Result_Mux|y [18],\Result_Mux|y [17],\Result_Mux|y [16],\Result_Mux|y [15],
\Result_Mux|y [14],\Result_Mux|y [13],\Result_Mux|y [12],\Result_Mux|y [11],\Result_Mux|y [10],\Result_Mux|y[9]~9_combout ,\Result_Mux|y[8]~8_combout ,\Result_Mux|y[7]~7_combout ,\Result_Mux|y[6]~6_combout ,\Result_Mux|y[5]~5_combout ,\Result_Mux|y[4]~4_combout ,
\Result_Mux|y[3]~3_combout ,\Result_Mux|y[2]~2_combout ,\Result_Mux|y[1]~1_combout ,\Result_Mux|y[0]~0_combout }),
	.portaaddr({\WriteReg_Mux|y[3]~4_combout ,\WriteReg_Mux|y[3]~4_combout ,\WriteReg_Mux|y[2]~3_combout ,\WriteReg_Mux|y[1]~2_combout ,\WriteReg_Mux|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\~GND~combout ,\InstMem|insructionMemory~21_combout ,\InstMem|insructionMemory~19_combout ,\InstMem|insructionMemory~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .init_file = "db/CS3421_RRK_Processor.ram0_Register_File_605be989.hdl.mif";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "Register_File:RegFile|altsyncram:gpReg_rtl_1|altsyncram_6bj1:auto_generated|ALTSYNCRAM";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RegFile|gpReg_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N4
cycloneive_lcell_comb \Sign_Extend_1|Out[16] (
// Equation(s):
// \Sign_Extend_1|Out [16] = (\InstMem|insructionMemory~12_combout  & !\CLU|WideOr8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstMem|insructionMemory~12_combout ),
	.datad(\CLU|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\Sign_Extend_1|Out [16]),
	.cout());
// synopsys translate_off
defparam \Sign_Extend_1|Out[16] .lut_mask = 16'h00F0;
defparam \Sign_Extend_1|Out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N22
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[31]~6 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[31]~6_combout  = \CLU|Selector0~0_combout  $ (((\CLU|WideOr6~0_combout  & ((\Sign_Extend_1|Out [16]))) # (!\CLU|WideOr6~0_combout  & (\RegFile|gpReg_rtl_1|auto_generated|ram_block1a31 ))))

	.dataa(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a31 ),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\Sign_Extend_1|Out [16]),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[31]~6 .lut_mask = 16'h1ED2;
defparam \ArithLogUnit|mux2to1_1|y[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\CLU|Decoder1~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a31 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a30 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a29 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a28 ,
\RegFile|gpReg_rtl_1|auto_generated|ram_block1a27 }),
	.portaaddr({\ArithLogUnit|mux4to1_1|Mux22~1_combout ,\ArithLogUnit|mux4to1_1|Mux23~1_combout ,\ArithLogUnit|mux4to1_1|Mux24~1_combout ,\ArithLogUnit|mux4to1_1|Mux25~1_combout ,\ArithLogUnit|mux4to1_1|Mux26~1_combout ,\ArithLogUnit|mux4to1_1|Mux27~1_combout ,
\ArithLogUnit|mux4to1_1|Mux28~1_combout ,\ArithLogUnit|mux4to1_1|Mux29~1_combout ,\ArithLogUnit|mux4to1_1|Mux30~1_combout ,\ArithLogUnit|mux4to1_1|Mux31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Data_Memory:DataMem|altsyncram:dataMemory_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N0
cycloneive_lcell_comb \ALU_SrcB_Mux|y[30]~30 (
// Equation(s):
// \ALU_SrcB_Mux|y[30]~30_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & ((\InstMem|insructionMemory~12_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a30 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a30 ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[30]~30 .lut_mask = 16'h5C0C;
defparam \ALU_SrcB_Mux|y[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N20
cycloneive_lcell_comb \ALU_SrcB_Mux|y[28]~29 (
// Equation(s):
// \ALU_SrcB_Mux|y[28]~29_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & ((\InstMem|insructionMemory~12_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a28 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a28 ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[28]~29 .lut_mask = 16'h5C0C;
defparam \ALU_SrcB_Mux|y[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N6
cycloneive_lcell_comb \ALU_SrcB_Mux|y[27]~27 (
// Equation(s):
// \ALU_SrcB_Mux|y[27]~27_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & ((\InstMem|insructionMemory~12_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a27 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a27 ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[27]~27 .lut_mask = 16'h5C0C;
defparam \ALU_SrcB_Mux|y[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N6
cycloneive_lcell_comb \ALU_SrcB_Mux|y[26]~26 (
// Equation(s):
// \ALU_SrcB_Mux|y[26]~26_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & (\InstMem|insructionMemory~12_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a26 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[26]~26 .lut_mask = 16'h4F40;
defparam \ALU_SrcB_Mux|y[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N28
cycloneive_lcell_comb \ALU_SrcB_Mux|y[25]~25 (
// Equation(s):
// \ALU_SrcB_Mux|y[25]~25_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & (\InstMem|insructionMemory~12_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a25 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\CLU|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[25]~25 .lut_mask = 16'h44F0;
defparam \ALU_SrcB_Mux|y[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N28
cycloneive_lcell_comb \ALU_SrcB_Mux|y[23]~20 (
// Equation(s):
// \ALU_SrcB_Mux|y[23]~20_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & ((\InstMem|insructionMemory~12_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a23 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a23 ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[23]~20 .lut_mask = 16'h7430;
defparam \ALU_SrcB_Mux|y[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N14
cycloneive_lcell_comb \ALU_SrcB_Mux|y[22]~21 (
// Equation(s):
// \ALU_SrcB_Mux|y[22]~21_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & (\InstMem|insructionMemory~12_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a22 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[22]~21 .lut_mask = 16'h4F40;
defparam \ALU_SrcB_Mux|y[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N4
cycloneive_lcell_comb \ALU_SrcB_Mux|y[21]~22 (
// Equation(s):
// \ALU_SrcB_Mux|y[21]~22_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & (\InstMem|insructionMemory~12_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a21 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[21]~22 .lut_mask = 16'h4F40;
defparam \ALU_SrcB_Mux|y[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N28
cycloneive_lcell_comb \ALU_SrcB_Mux|y[18]~18 (
// Equation(s):
// \ALU_SrcB_Mux|y[18]~18_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & ((\InstMem|insructionMemory~12_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a18 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a18 ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[18]~18 .lut_mask = 16'h5C0C;
defparam \ALU_SrcB_Mux|y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N24
cycloneive_lcell_comb \ALU_SrcB_Mux|y[15]~15 (
// Equation(s):
// \ALU_SrcB_Mux|y[15]~15_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~12_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(\InstMem|insructionMemory~12_combout ),
	.datab(gnd),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[15]~15 .lut_mask = 16'hAFA0;
defparam \ALU_SrcB_Mux|y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N12
cycloneive_lcell_comb \ALU_SrcB_Mux|y[13]~13 (
// Equation(s):
// \ALU_SrcB_Mux|y[13]~13_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~15_combout  & (\InstMem|insructionMemory~13_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a13 ))))

	.dataa(\InstMem|insructionMemory~15_combout ),
	.datab(\InstMem|insructionMemory~13_combout ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[13]~13 .lut_mask = 16'h8F80;
defparam \ALU_SrcB_Mux|y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N20
cycloneive_lcell_comb \ALU_SrcB_Mux|y[12]~12 (
// Equation(s):
// \ALU_SrcB_Mux|y[12]~12_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~11_combout  & (\InstMem|insructionMemory~15_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a12 ))))

	.dataa(\CLU|WideOr6~0_combout ),
	.datab(\InstMem|insructionMemory~11_combout ),
	.datac(\InstMem|insructionMemory~15_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[12]~12 .lut_mask = 16'hD580;
defparam \ALU_SrcB_Mux|y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N22
cycloneive_lcell_comb \ALU_SrcB_Mux|y[11]~11 (
// Equation(s):
// \ALU_SrcB_Mux|y[11]~11_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~11_combout  & (\InstMem|insructionMemory~15_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a11 ))))

	.dataa(\CLU|WideOr6~0_combout ),
	.datab(\InstMem|insructionMemory~11_combout ),
	.datac(\InstMem|insructionMemory~15_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[11]~11 .lut_mask = 16'hD580;
defparam \ALU_SrcB_Mux|y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N8
cycloneive_lcell_comb \ALU_SrcB_Mux|y[10]~10 (
// Equation(s):
// \ALU_SrcB_Mux|y[10]~10_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~15_combout  & (\InstMem|insructionMemory~11_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a10 ))))

	.dataa(\InstMem|insructionMemory~15_combout ),
	.datab(\InstMem|insructionMemory~11_combout ),
	.datac(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a10 ),
	.datad(\CLU|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[10]~10 .lut_mask = 16'h88F0;
defparam \ALU_SrcB_Mux|y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N2
cycloneive_lcell_comb \ALU_SrcB_Mux|y[9]~9 (
// Equation(s):
// \ALU_SrcB_Mux|y[9]~9_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~15_combout  & ((\InstMem|insructionMemory~11_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a9 ))))

	.dataa(\InstMem|insructionMemory~15_combout ),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a9 ),
	.datad(\InstMem|insructionMemory~11_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[9]~9 .lut_mask = 16'hB830;
defparam \ALU_SrcB_Mux|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N14
cycloneive_lcell_comb \ALU_SrcB_Mux|y[7]~7 (
// Equation(s):
// \ALU_SrcB_Mux|y[7]~7_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~8_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\InstMem|insructionMemory~8_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[7]~7 .lut_mask = 16'hF3C0;
defparam \ALU_SrcB_Mux|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N18
cycloneive_lcell_comb \ALU_SrcB_Mux|y[5]~5 (
// Equation(s):
// \ALU_SrcB_Mux|y[5]~5_combout  = (\CLU|WideOr6~0_combout  & ((\InstMem|insructionMemory~10_combout ))) # (!\CLU|WideOr6~0_combout  & (\RegFile|gpReg_rtl_1|auto_generated|ram_block1a5 ))

	.dataa(gnd),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a5 ),
	.datad(\InstMem|insructionMemory~10_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[5]~5 .lut_mask = 16'hFC30;
defparam \ALU_SrcB_Mux|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N30
cycloneive_lcell_comb \ALU_SrcB_Mux|y[3]~2 (
// Equation(s):
// \ALU_SrcB_Mux|y[3]~2_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~8_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(\InstMem|insructionMemory~8_combout ),
	.datab(gnd),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[3]~2 .lut_mask = 16'hAFA0;
defparam \ALU_SrcB_Mux|y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N2
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_0|Cout~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_0|Cout~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a3  & ((\ArithLogUnit|adder32_1|adder4_0|F~2_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[3]~2_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a3  & (\ArithLogUnit|adder32_1|adder4_0|F~2_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[3]~2_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[3]~2_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_0|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_0|Cout~0 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N20
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_1|F~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_1|F~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a4  & ((\ArithLogUnit|adder32_1|adder4_0|Cout~0_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[4]~4_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a4  & (\ArithLogUnit|adder32_1|adder4_0|Cout~0_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[4]~4_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[4]~4_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_0|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_1|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_1|F~0 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_1|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N22
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_1|F~1 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_1|F~1_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a5  & ((\ArithLogUnit|adder32_1|adder4_1|F~0_combout ) # (\ALU_SrcB_Mux|y[5]~5_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a5  & (\ArithLogUnit|adder32_1|adder4_1|F~0_combout  & (\ALU_SrcB_Mux|y[5]~5_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[5]~5_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\ArithLogUnit|adder32_1|adder4_1|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_1|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_1|F~1 .lut_mask = 16'hF660;
defparam \ArithLogUnit|adder32_1|adder4_1|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N0
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_1|F~2 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_1|F~2_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a6  & ((\ArithLogUnit|adder32_1|adder4_1|F~1_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[6]~6_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a6  & (\ArithLogUnit|adder32_1|adder4_1|F~1_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[6]~6_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_1|F~1_combout ),
	.datad(\ALU_SrcB_Mux|y[6]~6_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_1|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_1|F~2 .lut_mask = 16'hB2E8;
defparam \ArithLogUnit|adder32_1|adder4_1|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N18
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_1|Cout~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_1|Cout~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a7  & ((\ArithLogUnit|adder32_1|adder4_1|F~2_combout ) # (\ALU_SrcB_Mux|y[7]~7_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a7  & (\ArithLogUnit|adder32_1|adder4_1|F~2_combout  & (\ALU_SrcB_Mux|y[7]~7_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[7]~7_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\ArithLogUnit|adder32_1|adder4_1|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_1|Cout~0 .lut_mask = 16'hF660;
defparam \ArithLogUnit|adder32_1|adder4_1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N28
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_2|F~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_2|F~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a8  & ((\ArithLogUnit|adder32_1|adder4_1|Cout~0_combout ) # (\ALU_SrcB_Mux|y[8]~8_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a8  & (\ArithLogUnit|adder32_1|adder4_1|Cout~0_combout  & (\ALU_SrcB_Mux|y[8]~8_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[8]~8_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_1|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_2|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_2|F~0 .lut_mask = 16'hDE48;
defparam \ArithLogUnit|adder32_1|adder4_2|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N14
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_2|F~1 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_2|F~1_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a9  & ((\ArithLogUnit|adder32_1|adder4_2|F~0_combout ) # (\ALU_SrcB_Mux|y[9]~9_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a9  & (\ArithLogUnit|adder32_1|adder4_2|F~0_combout  & (\ALU_SrcB_Mux|y[9]~9_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[9]~9_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\ArithLogUnit|adder32_1|adder4_2|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_2|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_2|F~1 .lut_mask = 16'hF660;
defparam \ArithLogUnit|adder32_1|adder4_2|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N4
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_2|F~2 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_2|F~2_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a10  & ((\ArithLogUnit|adder32_1|adder4_2|F~1_combout ) # (\ALU_SrcB_Mux|y[10]~10_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a10  & (\ArithLogUnit|adder32_1|adder4_2|F~1_combout  & (\ALU_SrcB_Mux|y[10]~10_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\ALU_SrcB_Mux|y[10]~10_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_2|F~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_2|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_2|F~2 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_2|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N6
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_2|Cout~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_2|Cout~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a11  & ((\ArithLogUnit|adder32_1|adder4_2|F~2_combout ) # (\ALU_SrcB_Mux|y[11]~11_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a11  & (\ArithLogUnit|adder32_1|adder4_2|F~2_combout  & (\ALU_SrcB_Mux|y[11]~11_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[11]~11_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\ArithLogUnit|adder32_1|adder4_2|F~2_combout ),
	.datad(\CLU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_2|Cout~0 .lut_mask = 16'hD4E8;
defparam \ArithLogUnit|adder32_1|adder4_2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N20
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_3|F~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_3|F~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a12  & ((\ArithLogUnit|adder32_1|adder4_2|Cout~0_combout ) # (\ALU_SrcB_Mux|y[12]~12_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a12  & (\ArithLogUnit|adder32_1|adder4_2|Cout~0_combout  & (\ALU_SrcB_Mux|y[12]~12_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[12]~12_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\ArithLogUnit|adder32_1|adder4_2|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_3|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_3|F~0 .lut_mask = 16'hF660;
defparam \ArithLogUnit|adder32_1|adder4_3|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N26
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_3|F~1 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_3|F~1_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a13  & ((\ArithLogUnit|adder32_1|adder4_3|F~0_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[13]~13_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a13  & (\ArithLogUnit|adder32_1|adder4_3|F~0_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[13]~13_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[13]~13_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_3|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_3|F~1 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_3|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N0
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_3|F~2 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_3|F~2_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a14  & ((\ArithLogUnit|adder32_1|adder4_3|F~1_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[14]~14_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a14  & (\ArithLogUnit|adder32_1|adder4_3|F~1_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[14]~14_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_3|F~1_combout ),
	.datad(\ALU_SrcB_Mux|y[14]~14_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_3|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_3|F~2 .lut_mask = 16'hB2E8;
defparam \ArithLogUnit|adder32_1|adder4_3|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N10
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_3|Cout~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_3|Cout~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a15  & ((\ArithLogUnit|adder32_1|adder4_3|F~2_combout ) # (\ALU_SrcB_Mux|y[15]~15_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a15  & (\ArithLogUnit|adder32_1|adder4_3|F~2_combout  & (\ALU_SrcB_Mux|y[15]~15_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[15]~15_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_3|Cout~0 .lut_mask = 16'hF660;
defparam \ArithLogUnit|adder32_1|adder4_3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N12
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_4|F~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_4|F~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a16  & ((\ArithLogUnit|adder32_1|adder4_3|Cout~0_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[16]~16_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a16  & (\ArithLogUnit|adder32_1|adder4_3|Cout~0_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[16]~16_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[16]~16_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_4|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_4|F~0 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_4|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N18
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_4|F~1 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_4|F~1_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a17  & ((\ArithLogUnit|adder32_1|adder4_4|F~0_combout ) # (\ALU_SrcB_Mux|y[17]~17_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a17  & (\ArithLogUnit|adder32_1|adder4_4|F~0_combout  & (\ALU_SrcB_Mux|y[17]~17_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\ALU_SrcB_Mux|y[17]~17_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_4|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_4|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_4|F~1 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_4|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N24
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_4|F~2 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_4|F~2_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a18  & ((\ArithLogUnit|adder32_1|adder4_4|F~1_combout ) # (\ALU_SrcB_Mux|y[18]~18_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a18  & (\ArithLogUnit|adder32_1|adder4_4|F~1_combout  & (\ALU_SrcB_Mux|y[18]~18_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\ALU_SrcB_Mux|y[18]~18_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_4|F~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_4|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_4|F~2 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_4|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N30
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_4|Cout~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_4|Cout~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a19  & ((\ArithLogUnit|adder32_1|adder4_4|F~2_combout ) # (\ALU_SrcB_Mux|y[19]~19_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a19  & (\ArithLogUnit|adder32_1|adder4_4|F~2_combout  & (\ALU_SrcB_Mux|y[19]~19_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[19]~19_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_4|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_4|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_4|Cout~0 .lut_mask = 16'hDE48;
defparam \ArithLogUnit|adder32_1|adder4_4|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N16
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_5|F~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_5|F~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a20  & ((\ArithLogUnit|adder32_1|adder4_4|Cout~0_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[20]~23_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a20  & (\ArithLogUnit|adder32_1|adder4_4|Cout~0_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[20]~23_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_4|Cout~0_combout ),
	.datad(\ALU_SrcB_Mux|y[20]~23_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_5|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_5|F~0 .lut_mask = 16'hB2E8;
defparam \ArithLogUnit|adder32_1|adder4_5|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N22
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_5|F~1 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_5|F~1_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a21  & ((\ArithLogUnit|adder32_1|adder4_5|F~0_combout ) # (\ALU_SrcB_Mux|y[21]~22_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a21  & (\ArithLogUnit|adder32_1|adder4_5|F~0_combout  & (\ALU_SrcB_Mux|y[21]~22_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[21]~22_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_5|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_5|F~1 .lut_mask = 16'hDE48;
defparam \ArithLogUnit|adder32_1|adder4_5|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N28
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_5|F~2 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_5|F~2_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a22  & ((\ArithLogUnit|adder32_1|adder4_5|F~1_combout ) # (\ALU_SrcB_Mux|y[22]~21_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a22  & (\ArithLogUnit|adder32_1|adder4_5|F~1_combout  & (\ALU_SrcB_Mux|y[22]~21_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\ALU_SrcB_Mux|y[22]~21_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_5|F~1_combout ),
	.datad(\CLU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_5|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_5|F~2 .lut_mask = 16'hB2E8;
defparam \ArithLogUnit|adder32_1|adder4_5|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N2
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_5|Cout~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_5|Cout~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23  & ((\ArithLogUnit|adder32_1|adder4_5|F~2_combout ) # (\ALU_SrcB_Mux|y[23]~20_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23  & (\ArithLogUnit|adder32_1|adder4_5|F~2_combout  & (\ALU_SrcB_Mux|y[23]~20_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\ALU_SrcB_Mux|y[23]~20_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_5|Cout~0 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N8
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_6|F~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_6|F~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a24  & ((\ArithLogUnit|adder32_1|adder4_5|Cout~0_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[24]~24_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a24  & (\ArithLogUnit|adder32_1|adder4_5|Cout~0_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[24]~24_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[24]~24_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_6|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_6|F~0 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_6|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N14
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_6|F~1 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_6|F~1_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a25  & ((\ArithLogUnit|adder32_1|adder4_6|F~0_combout ) # (\ALU_SrcB_Mux|y[25]~25_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a25  & (\ArithLogUnit|adder32_1|adder4_6|F~0_combout  & (\ALU_SrcB_Mux|y[25]~25_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[25]~25_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\ArithLogUnit|adder32_1|adder4_6|F~0_combout ),
	.datad(\CLU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_6|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_6|F~1 .lut_mask = 16'hD4E8;
defparam \ArithLogUnit|adder32_1|adder4_6|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N16
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_6|F~2 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_6|F~2_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a26  & ((\ArithLogUnit|adder32_1|adder4_6|F~1_combout ) # (\ALU_SrcB_Mux|y[26]~26_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a26  & (\ArithLogUnit|adder32_1|adder4_6|F~1_combout  & (\ALU_SrcB_Mux|y[26]~26_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\ALU_SrcB_Mux|y[26]~26_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|F~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_6|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_6|F~2 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_6|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N12
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_6|Cout~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_6|Cout~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a27  & ((\ArithLogUnit|adder32_1|adder4_6|F~2_combout ) # (\ALU_SrcB_Mux|y[27]~27_combout  $ (\CLU|Selector0~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a27  & (\ArithLogUnit|adder32_1|adder4_6|F~2_combout  & (\ALU_SrcB_Mux|y[27]~27_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[27]~27_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_6|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_6|Cout~0 .lut_mask = 16'hDE48;
defparam \ArithLogUnit|adder32_1|adder4_6|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N10
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_7|F~2 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_7|F~2_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a28  & ((\ArithLogUnit|adder32_1|adder4_6|Cout~0_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[28]~29_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a28  & (\ArithLogUnit|adder32_1|adder4_6|Cout~0_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[28]~29_combout ))))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\ALU_SrcB_Mux|y[28]~29_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_7|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_7|F~2 .lut_mask = 16'hDE48;
defparam \ArithLogUnit|adder32_1|adder4_7|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N18
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_7|F~3 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_7|F~3_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29  & ((\ArithLogUnit|adder32_1|adder4_7|F~2_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[29]~28_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29  & (\ArithLogUnit|adder32_1|adder4_7|F~2_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[29]~28_combout ))))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[29]~28_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_7|F~3_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_7|F~3 .lut_mask = 16'hF660;
defparam \ArithLogUnit|adder32_1|adder4_7|F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N28
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_7|F~4 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_7|F~4_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a30  & ((\ArithLogUnit|adder32_1|adder4_7|F~3_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[30]~30_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a30  & (\ArithLogUnit|adder32_1|adder4_7|F~3_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[30]~30_combout ))))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\ALU_SrcB_Mux|y[30]~30_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_7|F~4_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_7|F~4 .lut_mask = 16'hDE48;
defparam \ArithLogUnit|adder32_1|adder4_7|F~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N0
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_7|F[3] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_7|F [3] = \ArithLogUnit|mux2to1_1|y[31]~6_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a31  $ (\ArithLogUnit|adder32_1|adder4_7|F~4_combout ))

	.dataa(\ArithLogUnit|mux2to1_1|y[31]~6_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a31 ),
	.datac(gnd),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F~4_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_7|F [3]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_7|F[3] .lut_mask = 16'h9966;
defparam \ArithLogUnit|adder32_1|adder4_7|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N20
cycloneive_lcell_comb \Result_Mux|y[31]~34 (
// Equation(s):
// \Result_Mux|y[31]~34_combout  = (\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a31 ) # ((!\Result_Mux|y[26]~10_combout )))) # (!\Result_Mux|y[26]~11_combout  & (((\Result_Mux|y[26]~10_combout  & 
// \ArithLogUnit|adder32_1|adder4_7|F [3]))))

	.dataa(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\Result_Mux|y[26]~11_combout ),
	.datac(\Result_Mux|y[26]~10_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F [3]),
	.cin(gnd),
	.combout(\Result_Mux|y[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[31]~34 .lut_mask = 16'hBC8C;
defparam \Result_Mux|y[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N22
cycloneive_lcell_comb \Result_Mux|y[31] (
// Equation(s):
// \Result_Mux|y [31] = (\Result_Mux|y[26]~13_combout  & (((\Result_Mux|y[31]~34_combout )))) # (!\Result_Mux|y[26]~13_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a31  & ((\ArithLogUnit|mux2to1_1|y[31]~6_combout ) # 
// (\Result_Mux|y[31]~34_combout ))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a31  & (\ArithLogUnit|mux2to1_1|y[31]~6_combout  & \Result_Mux|y[31]~34_combout ))))

	.dataa(\Result_Mux|y[26]~13_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\ArithLogUnit|mux2to1_1|y[31]~6_combout ),
	.datad(\Result_Mux|y[31]~34_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [31]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[31] .lut_mask = 16'hFE40;
defparam \Result_Mux|y[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N10
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[30]~24 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[30]~24_combout  = \CLU|Selector0~0_combout  $ (((\CLU|WideOr6~0_combout  & (\Sign_Extend_1|Out [16])) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a30 )))))

	.dataa(\Sign_Extend_1|Out [16]),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a30 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\CLU|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[30]~24 .lut_mask = 16'h5A3C;
defparam \ArithLogUnit|mux2to1_1|y[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N26
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_7|F[2] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_7|F [2] = \CLU|Selector0~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a30  $ (\ALU_SrcB_Mux|y[30]~30_combout  $ (\ArithLogUnit|adder32_1|adder4_7|F~3_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\ALU_SrcB_Mux|y[30]~30_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_7|F [2]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_7|F[2] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_7|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N28
cycloneive_lcell_comb \Result_Mux|y[30]~33 (
// Equation(s):
// \Result_Mux|y[30]~33_combout  = (\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a30 ) # ((!\Result_Mux|y[26]~10_combout )))) # (!\Result_Mux|y[26]~11_combout  & (((\Result_Mux|y[26]~10_combout  & 
// \ArithLogUnit|adder32_1|adder4_7|F [2]))))

	.dataa(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\Result_Mux|y[26]~11_combout ),
	.datac(\Result_Mux|y[26]~10_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F [2]),
	.cin(gnd),
	.combout(\Result_Mux|y[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[30]~33 .lut_mask = 16'hBC8C;
defparam \Result_Mux|y[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N10
cycloneive_lcell_comb \Result_Mux|y[30] (
// Equation(s):
// \Result_Mux|y [30] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a30  & ((\Result_Mux|y[30]~33_combout ) # ((!\Result_Mux|y[26]~13_combout  & \ArithLogUnit|mux2to1_1|y[30]~24_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a30  & 
// (\Result_Mux|y[30]~33_combout  & ((\Result_Mux|y[26]~13_combout ) # (\ArithLogUnit|mux2to1_1|y[30]~24_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\Result_Mux|y[26]~13_combout ),
	.datac(\ArithLogUnit|mux2to1_1|y[30]~24_combout ),
	.datad(\Result_Mux|y[30]~33_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [30]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[30] .lut_mask = 16'hFE20;
defparam \Result_Mux|y[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N16
cycloneive_lcell_comb \ALU_SrcB_Mux|y[29]~28 (
// Equation(s):
// \ALU_SrcB_Mux|y[29]~28_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~12_combout  & (!\CLU|WideOr8~0_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a29 ))))

	.dataa(\InstMem|insructionMemory~12_combout ),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\CLU|WideOr8~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[29]~28 .lut_mask = 16'h3B08;
defparam \ALU_SrcB_Mux|y[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N14
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[29]~5 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[29]~5_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[29]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[29]~28_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[29]~5 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N6
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_7|F[1] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_7|F [1] = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[29]~28_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29  $ (\ArithLogUnit|adder32_1|adder4_7|F~2_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[29]~28_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_7|F [1]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_7|F[1] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_7|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N2
cycloneive_lcell_comb \Result_Mux|y[29]~32 (
// Equation(s):
// \Result_Mux|y[29]~32_combout  = (\Result_Mux|y[26]~11_combout  & (((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a29 )) # (!\Result_Mux|y[26]~10_combout ))) # (!\Result_Mux|y[26]~11_combout  & (\Result_Mux|y[26]~10_combout  & 
// ((\ArithLogUnit|adder32_1|adder4_7|F [1]))))

	.dataa(\Result_Mux|y[26]~11_combout ),
	.datab(\Result_Mux|y[26]~10_combout ),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F [1]),
	.cin(gnd),
	.combout(\Result_Mux|y[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[29]~32 .lut_mask = 16'hE6A2;
defparam \Result_Mux|y[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N24
cycloneive_lcell_comb \Result_Mux|y[29] (
// Equation(s):
// \Result_Mux|y [29] = (\Result_Mux|y[26]~13_combout  & (((\Result_Mux|y[29]~32_combout )))) # (!\Result_Mux|y[26]~13_combout  & ((\ArithLogUnit|mux2to1_1|y[29]~5_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29 ) # 
// (\Result_Mux|y[29]~32_combout ))) # (!\ArithLogUnit|mux2to1_1|y[29]~5_combout  & (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29  & \Result_Mux|y[29]~32_combout ))))

	.dataa(\Result_Mux|y[26]~13_combout ),
	.datab(\ArithLogUnit|mux2to1_1|y[29]~5_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\Result_Mux|y[29]~32_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [29]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[29] .lut_mask = 16'hFE40;
defparam \Result_Mux|y[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N8
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_7|F[0] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_7|F [0] = \CLU|Selector0~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a28  $ (\ALU_SrcB_Mux|y[28]~29_combout  $ (\ArithLogUnit|adder32_1|adder4_6|Cout~0_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\ALU_SrcB_Mux|y[28]~29_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_7|F [0]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_7|F[0] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_7|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N30
cycloneive_lcell_comb \Result_Mux|y[28]~31 (
// Equation(s):
// \Result_Mux|y[28]~31_combout  = (\Result_Mux|y[26]~11_combout  & (((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a28 )) # (!\Result_Mux|y[26]~10_combout ))) # (!\Result_Mux|y[26]~11_combout  & (\Result_Mux|y[26]~10_combout  & 
// (\ArithLogUnit|adder32_1|adder4_7|F [0])))

	.dataa(\Result_Mux|y[26]~11_combout ),
	.datab(\Result_Mux|y[26]~10_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_7|F [0]),
	.datad(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\Result_Mux|y[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[28]~31 .lut_mask = 16'hEA62;
defparam \Result_Mux|y[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N0
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[28]~23 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[28]~23_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[28]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[28]~29_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[28]~23 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N4
cycloneive_lcell_comb \Result_Mux|y[28] (
// Equation(s):
// \Result_Mux|y [28] = (\Result_Mux|y[26]~13_combout  & (((\Result_Mux|y[28]~31_combout )))) # (!\Result_Mux|y[26]~13_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a28  & ((\Result_Mux|y[28]~31_combout ) # 
// (\ArithLogUnit|mux2to1_1|y[28]~23_combout ))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a28  & (\Result_Mux|y[28]~31_combout  & \ArithLogUnit|mux2to1_1|y[28]~23_combout ))))

	.dataa(\Result_Mux|y[26]~13_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\Result_Mux|y[28]~31_combout ),
	.datad(\ArithLogUnit|mux2to1_1|y[28]~23_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [28]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[28] .lut_mask = 16'hF4E0;
defparam \Result_Mux|y[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N22
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[27]~22 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[27]~22_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[27]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[27]~27_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[27]~22 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N14
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_6|F[3] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_6|F [3] = \ALU_SrcB_Mux|y[27]~27_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a27  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_6|F~2_combout )))

	.dataa(\ALU_SrcB_Mux|y[27]~27_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_6|F [3]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_6|F[3] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_6|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N22
cycloneive_lcell_comb \Result_Mux|y[27]~30 (
// Equation(s):
// \Result_Mux|y[27]~30_combout  = (\Result_Mux|y[26]~11_combout  & (((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27~portadataout )) # (!\Result_Mux|y[26]~10_combout ))) # (!\Result_Mux|y[26]~11_combout  & (\Result_Mux|y[26]~10_combout  & 
// (\ArithLogUnit|adder32_1|adder4_6|F [3])))

	.dataa(\Result_Mux|y[26]~11_combout ),
	.datab(\Result_Mux|y[26]~10_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_6|F [3]),
	.datad(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\Result_Mux|y[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[27]~30 .lut_mask = 16'hEA62;
defparam \Result_Mux|y[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N20
cycloneive_lcell_comb \Result_Mux|y[27] (
// Equation(s):
// \Result_Mux|y [27] = (\Result_Mux|y[26]~13_combout  & (((\Result_Mux|y[27]~30_combout )))) # (!\Result_Mux|y[26]~13_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a27  & ((\ArithLogUnit|mux2to1_1|y[27]~22_combout ) # 
// (\Result_Mux|y[27]~30_combout ))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a27  & (\ArithLogUnit|mux2to1_1|y[27]~22_combout  & \Result_Mux|y[27]~30_combout ))))

	.dataa(\Result_Mux|y[26]~13_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\ArithLogUnit|mux2to1_1|y[27]~22_combout ),
	.datad(\Result_Mux|y[27]~30_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [27]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[27] .lut_mask = 16'hFE40;
defparam \Result_Mux|y[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N14
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[26]~21 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[26]~21_combout  = \ALU_SrcB_Mux|y[26]~26_combout  $ (\CLU|Selector0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_SrcB_Mux|y[26]~26_combout ),
	.datad(\CLU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[26]~21 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\CLU|Decoder1~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegFile|gpReg_rtl_1|auto_generated|ram_block1a26 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a25 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a24 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a23 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a22 ,
\RegFile|gpReg_rtl_1|auto_generated|ram_block1a21 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a20 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a19 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a18 }),
	.portaaddr({\ArithLogUnit|mux4to1_1|Mux22~1_combout ,\ArithLogUnit|mux4to1_1|Mux23~1_combout ,\ArithLogUnit|mux4to1_1|Mux24~1_combout ,\ArithLogUnit|mux4to1_1|Mux25~1_combout ,\ArithLogUnit|mux4to1_1|Mux26~1_combout ,\ArithLogUnit|mux4to1_1|Mux27~1_combout ,
\ArithLogUnit|mux4to1_1|Mux28~1_combout ,\ArithLogUnit|mux4to1_1|Mux29~1_combout ,\ArithLogUnit|mux4to1_1|Mux30~1_combout ,\ArithLogUnit|mux4to1_1|Mux31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Data_Memory:DataMem|altsyncram:dataMemory_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N2
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_6|F[2] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_6|F [2] = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a26  $ (\ALU_SrcB_Mux|y[26]~26_combout  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_6|F~1_combout )))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\ALU_SrcB_Mux|y[26]~26_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|F~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_6|F [2]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_6|F[2] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_6|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N0
cycloneive_lcell_comb \Result_Mux|y[26]~29 (
// Equation(s):
// \Result_Mux|y[26]~29_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a26 )) # (!\Result_Mux|y[26]~11_combout  & ((\ArithLogUnit|adder32_1|adder4_6|F [2]))))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\Result_Mux|y[26]~10_combout ),
	.datab(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\Result_Mux|y[26]~11_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|F [2]),
	.cin(gnd),
	.combout(\Result_Mux|y[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[26]~29 .lut_mask = 16'hDAD0;
defparam \Result_Mux|y[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N30
cycloneive_lcell_comb \Result_Mux|y[26] (
// Equation(s):
// \Result_Mux|y [26] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a26  & ((\Result_Mux|y[26]~29_combout ) # ((\ArithLogUnit|mux2to1_1|y[26]~21_combout  & !\Result_Mux|y[26]~13_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a26  & 
// (\Result_Mux|y[26]~29_combout  & ((\ArithLogUnit|mux2to1_1|y[26]~21_combout ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\ArithLogUnit|mux2to1_1|y[26]~21_combout ),
	.datac(\Result_Mux|y[26]~13_combout ),
	.datad(\Result_Mux|y[26]~29_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [26]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[26] .lut_mask = 16'hFE08;
defparam \Result_Mux|y[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N12
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[25]~20 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[25]~20_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[25]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[25]~25_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[25]~20 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N28
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_6|F[1] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_6|F [1] = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a25  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_6|F~0_combout  $ (\ALU_SrcB_Mux|y[25]~25_combout )))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_6|F~0_combout ),
	.datad(\ALU_SrcB_Mux|y[25]~25_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_6|F [1]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_6|F[1] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_6|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N10
cycloneive_lcell_comb \Result_Mux|y[25]~28 (
// Equation(s):
// \Result_Mux|y[25]~28_combout  = (\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a25 ) # ((!\Result_Mux|y[26]~10_combout )))) # (!\Result_Mux|y[26]~11_combout  & (((\Result_Mux|y[26]~10_combout  & 
// \ArithLogUnit|adder32_1|adder4_6|F [1]))))

	.dataa(\Result_Mux|y[26]~11_combout ),
	.datab(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\Result_Mux|y[26]~10_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|F [1]),
	.cin(gnd),
	.combout(\Result_Mux|y[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[25]~28 .lut_mask = 16'hDA8A;
defparam \Result_Mux|y[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N4
cycloneive_lcell_comb \Result_Mux|y[25] (
// Equation(s):
// \Result_Mux|y [25] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a25  & ((\Result_Mux|y[25]~28_combout ) # ((\ArithLogUnit|mux2to1_1|y[25]~20_combout  & !\Result_Mux|y[26]~13_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a25  & 
// (\Result_Mux|y[25]~28_combout  & ((\ArithLogUnit|mux2to1_1|y[25]~20_combout ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\ArithLogUnit|mux2to1_1|y[25]~20_combout ),
	.datac(\Result_Mux|y[26]~13_combout ),
	.datad(\Result_Mux|y[25]~28_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [25]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[25] .lut_mask = 16'hFE08;
defparam \Result_Mux|y[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N8
cycloneive_lcell_comb \ALU_SrcB_Mux|y[24]~24 (
// Equation(s):
// \ALU_SrcB_Mux|y[24]~24_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & (\InstMem|insructionMemory~12_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a24 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[24]~24 .lut_mask = 16'h4F40;
defparam \ALU_SrcB_Mux|y[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N24
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[24]~19 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[24]~19_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[24]~24_combout )

	.dataa(gnd),
	.datab(\CLU|Selector0~0_combout ),
	.datac(gnd),
	.datad(\ALU_SrcB_Mux|y[24]~24_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[24]~19 .lut_mask = 16'h33CC;
defparam \ArithLogUnit|mux2to1_1|y[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N6
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_6|F[0] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_6|F [0] = \ALU_SrcB_Mux|y[24]~24_combout  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_5|Cout~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(\ALU_SrcB_Mux|y[24]~24_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_5|Cout~0_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_6|F [0]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_6|F[0] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_6|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N18
cycloneive_lcell_comb \Result_Mux|y[24]~27 (
// Equation(s):
// \Result_Mux|y[24]~27_combout  = (\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a24 ) # ((!\Result_Mux|y[26]~10_combout )))) # (!\Result_Mux|y[26]~11_combout  & (((\Result_Mux|y[26]~10_combout  & 
// \ArithLogUnit|adder32_1|adder4_6|F [0]))))

	.dataa(\Result_Mux|y[26]~11_combout ),
	.datab(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\Result_Mux|y[26]~10_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_6|F [0]),
	.cin(gnd),
	.combout(\Result_Mux|y[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[24]~27 .lut_mask = 16'hDA8A;
defparam \Result_Mux|y[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N12
cycloneive_lcell_comb \Result_Mux|y[24] (
// Equation(s):
// \Result_Mux|y [24] = (\Result_Mux|y[26]~13_combout  & (((\Result_Mux|y[24]~27_combout )))) # (!\Result_Mux|y[26]~13_combout  & ((\ArithLogUnit|mux2to1_1|y[24]~19_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a24 ) # 
// (\Result_Mux|y[24]~27_combout ))) # (!\ArithLogUnit|mux2to1_1|y[24]~19_combout  & (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a24  & \Result_Mux|y[24]~27_combout ))))

	.dataa(\Result_Mux|y[26]~13_combout ),
	.datab(\ArithLogUnit|mux2to1_1|y[24]~19_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\Result_Mux|y[24]~27_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [24]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[24] .lut_mask = 16'hFE40;
defparam \Result_Mux|y[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N4
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[23]~4 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[23]~4_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[23]~20_combout )

	.dataa(\CLU|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU_SrcB_Mux|y[23]~20_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[23]~4 .lut_mask = 16'h55AA;
defparam \ArithLogUnit|mux2to1_1|y[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N18
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_5|F[3] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_5|F [3] = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[23]~20_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23  $ (\ArithLogUnit|adder32_1|adder4_5|F~2_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[23]~20_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_5|F [3]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_5|F[3] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_5|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N24
cycloneive_lcell_comb \Result_Mux|y[23]~26 (
// Equation(s):
// \Result_Mux|y[23]~26_combout  = (\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a23 ) # ((!\Result_Mux|y[26]~10_combout )))) # (!\Result_Mux|y[26]~11_combout  & (((\Result_Mux|y[26]~10_combout  & 
// \ArithLogUnit|adder32_1|adder4_5|F [3]))))

	.dataa(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\Result_Mux|y[26]~11_combout ),
	.datac(\Result_Mux|y[26]~10_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F [3]),
	.cin(gnd),
	.combout(\Result_Mux|y[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[23]~26 .lut_mask = 16'hBC8C;
defparam \Result_Mux|y[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N26
cycloneive_lcell_comb \Result_Mux|y[23] (
// Equation(s):
// \Result_Mux|y [23] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23  & ((\Result_Mux|y[23]~26_combout ) # ((!\Result_Mux|y[26]~13_combout  & \ArithLogUnit|mux2to1_1|y[23]~4_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23  & 
// (\Result_Mux|y[23]~26_combout  & ((\Result_Mux|y[26]~13_combout ) # (\ArithLogUnit|mux2to1_1|y[23]~4_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\Result_Mux|y[26]~13_combout ),
	.datac(\ArithLogUnit|mux2to1_1|y[23]~4_combout ),
	.datad(\Result_Mux|y[23]~26_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [23]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[23] .lut_mask = 16'hFE20;
defparam \Result_Mux|y[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N16
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[22]~18 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[22]~18_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[22]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[22]~21_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[22]~18 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N18
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_5|F[2] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_5|F [2] = \ALU_SrcB_Mux|y[22]~21_combout  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_5|F~1_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\ALU_SrcB_Mux|y[22]~21_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_5|F~1_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_5|F [2]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_5|F[2] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_5|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N6
cycloneive_lcell_comb \Result_Mux|y[22]~25 (
// Equation(s):
// \Result_Mux|y[22]~25_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a22 )) # (!\Result_Mux|y[26]~11_combout  & ((\ArithLogUnit|adder32_1|adder4_5|F [2]))))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\Result_Mux|y[26]~10_combout ),
	.datab(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\Result_Mux|y[26]~11_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F [2]),
	.cin(gnd),
	.combout(\Result_Mux|y[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[22]~25 .lut_mask = 16'hDAD0;
defparam \Result_Mux|y[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N0
cycloneive_lcell_comb \Result_Mux|y[22] (
// Equation(s):
// \Result_Mux|y [22] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a22  & ((\Result_Mux|y[22]~25_combout ) # ((\ArithLogUnit|mux2to1_1|y[22]~18_combout  & !\Result_Mux|y[26]~13_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a22  & 
// (\Result_Mux|y[22]~25_combout  & ((\ArithLogUnit|mux2to1_1|y[22]~18_combout ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\ArithLogUnit|mux2to1_1|y[22]~18_combout ),
	.datac(\Result_Mux|y[26]~13_combout ),
	.datad(\Result_Mux|y[22]~25_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [22]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[22] .lut_mask = 16'hFE08;
defparam \Result_Mux|y[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N8
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[21]~17 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[21]~17_combout  = \ALU_SrcB_Mux|y[21]~22_combout  $ (\CLU|Selector0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_SrcB_Mux|y[21]~22_combout ),
	.datad(\CLU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[21]~17 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N12
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_5|F[1] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_5|F [1] = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[21]~22_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a21  $ (\ArithLogUnit|adder32_1|adder4_5|F~0_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[21]~22_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_5|F [1]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_5|F[1] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_5|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N2
cycloneive_lcell_comb \Result_Mux|y[21]~24 (
// Equation(s):
// \Result_Mux|y[21]~24_combout  = (\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a21 ) # ((!\Result_Mux|y[26]~10_combout )))) # (!\Result_Mux|y[26]~11_combout  & (((\Result_Mux|y[26]~10_combout  & 
// \ArithLogUnit|adder32_1|adder4_5|F [1]))))

	.dataa(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\Result_Mux|y[26]~11_combout ),
	.datac(\Result_Mux|y[26]~10_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F [1]),
	.cin(gnd),
	.combout(\Result_Mux|y[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[21]~24 .lut_mask = 16'hBC8C;
defparam \Result_Mux|y[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N0
cycloneive_lcell_comb \Result_Mux|y[21] (
// Equation(s):
// \Result_Mux|y [21] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a21  & ((\Result_Mux|y[21]~24_combout ) # ((!\Result_Mux|y[26]~13_combout  & \ArithLogUnit|mux2to1_1|y[21]~17_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a21  & 
// (\Result_Mux|y[21]~24_combout  & ((\Result_Mux|y[26]~13_combout ) # (\ArithLogUnit|mux2to1_1|y[21]~17_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\Result_Mux|y[26]~13_combout ),
	.datac(\ArithLogUnit|mux2to1_1|y[21]~17_combout ),
	.datad(\Result_Mux|y[21]~24_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [21]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[21] .lut_mask = 16'hFE20;
defparam \Result_Mux|y[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N30
cycloneive_lcell_comb \ALU_SrcB_Mux|y[20]~23 (
// Equation(s):
// \ALU_SrcB_Mux|y[20]~23_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & ((\InstMem|insructionMemory~12_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a20 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a20 ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[20]~23 .lut_mask = 16'h7430;
defparam \ALU_SrcB_Mux|y[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N10
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[20]~16 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[20]~16_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[20]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[20]~23_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[20]~16 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N24
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_5|F[0] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_5|F [0] = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[20]~23_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a20  $ (\ArithLogUnit|adder32_1|adder4_4|Cout~0_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[20]~23_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\ArithLogUnit|adder32_1|adder4_4|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_5|F [0]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_5|F[0] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_5|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N20
cycloneive_lcell_comb \Result_Mux|y[20]~23 (
// Equation(s):
// \Result_Mux|y[20]~23_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a20 ))) # (!\Result_Mux|y[26]~11_combout  & (\ArithLogUnit|adder32_1|adder4_5|F [0])))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\Result_Mux|y[26]~10_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_5|F [0]),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\Result_Mux|y[26]~11_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[20]~23 .lut_mask = 16'hF588;
defparam \Result_Mux|y[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N30
cycloneive_lcell_comb \Result_Mux|y[20] (
// Equation(s):
// \Result_Mux|y [20] = (\ArithLogUnit|mux2to1_1|y[20]~16_combout  & ((\Result_Mux|y[20]~23_combout ) # ((!\Result_Mux|y[26]~13_combout  & \RegFile|gpReg_rtl_0|auto_generated|ram_block1a20 )))) # (!\ArithLogUnit|mux2to1_1|y[20]~16_combout  & 
// (\Result_Mux|y[20]~23_combout  & ((\Result_Mux|y[26]~13_combout ) # (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a20 ))))

	.dataa(\ArithLogUnit|mux2to1_1|y[20]~16_combout ),
	.datab(\Result_Mux|y[26]~13_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\Result_Mux|y[20]~23_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [20]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[20] .lut_mask = 16'hFE20;
defparam \Result_Mux|y[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N12
cycloneive_lcell_comb \ALU_SrcB_Mux|y[19]~19 (
// Equation(s):
// \ALU_SrcB_Mux|y[19]~19_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & ((\InstMem|insructionMemory~12_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a19 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a19 ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[19]~19 .lut_mask = 16'h5C0C;
defparam \ALU_SrcB_Mux|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N8
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[19]~15 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[19]~15_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[19]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[19]~19_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[19]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[19]~15 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[19]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N12
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_4|F[3] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_4|F [3] = \ALU_SrcB_Mux|y[19]~19_combout  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_4|F~2_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\ALU_SrcB_Mux|y[19]~19_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_4|F~2_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_4|F [3]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_4|F[3] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_4|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N6
cycloneive_lcell_comb \Result_Mux|y[19]~22 (
// Equation(s):
// \Result_Mux|y[19]~22_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a19 )) # (!\Result_Mux|y[26]~11_combout  & ((\ArithLogUnit|adder32_1|adder4_4|F [3]))))) # 
// (!\Result_Mux|y[26]~10_combout  & (\Result_Mux|y[26]~11_combout ))

	.dataa(\Result_Mux|y[26]~10_combout ),
	.datab(\Result_Mux|y[26]~11_combout ),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\ArithLogUnit|adder32_1|adder4_4|F [3]),
	.cin(gnd),
	.combout(\Result_Mux|y[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[19]~22 .lut_mask = 16'hE6C4;
defparam \Result_Mux|y[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N4
cycloneive_lcell_comb \Result_Mux|y[19] (
// Equation(s):
// \Result_Mux|y [19] = (\ArithLogUnit|mux2to1_1|y[19]~15_combout  & ((\Result_Mux|y[19]~22_combout ) # ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a19  & !\Result_Mux|y[26]~13_combout )))) # (!\ArithLogUnit|mux2to1_1|y[19]~15_combout  & 
// (\Result_Mux|y[19]~22_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a19 ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\ArithLogUnit|mux2to1_1|y[19]~15_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\Result_Mux|y[26]~13_combout ),
	.datad(\Result_Mux|y[19]~22_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [19]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[19] .lut_mask = 16'hFE08;
defparam \Result_Mux|y[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N4
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[18]~14 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[18]~14_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[18]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[18]~18_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[18]~14 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N26
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_4|F[2] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_4|F [2] = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a18  $ (\ALU_SrcB_Mux|y[18]~18_combout  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_4|F~1_combout )))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\ALU_SrcB_Mux|y[18]~18_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_4|F~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_4|F [2]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_4|F[2] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_4|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N2
cycloneive_lcell_comb \Result_Mux|y[18]~21 (
// Equation(s):
// \Result_Mux|y[18]~21_combout  = (\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18~portadataout ) # ((!\Result_Mux|y[26]~10_combout )))) # (!\Result_Mux|y[26]~11_combout  & (((\ArithLogUnit|adder32_1|adder4_4|F [2] & 
// \Result_Mux|y[26]~10_combout ))))

	.dataa(\Result_Mux|y[26]~11_combout ),
	.datab(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datac(\ArithLogUnit|adder32_1|adder4_4|F [2]),
	.datad(\Result_Mux|y[26]~10_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[18]~21 .lut_mask = 16'hD8AA;
defparam \Result_Mux|y[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N8
cycloneive_lcell_comb \Result_Mux|y[18] (
// Equation(s):
// \Result_Mux|y [18] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a18  & ((\Result_Mux|y[18]~21_combout ) # ((\ArithLogUnit|mux2to1_1|y[18]~14_combout  & !\Result_Mux|y[26]~13_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a18  & 
// (\Result_Mux|y[18]~21_combout  & ((\ArithLogUnit|mux2to1_1|y[18]~14_combout ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\ArithLogUnit|mux2to1_1|y[18]~14_combout ),
	.datac(\Result_Mux|y[26]~13_combout ),
	.datad(\Result_Mux|y[18]~21_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [18]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[18] .lut_mask = 16'hFE08;
defparam \Result_Mux|y[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N18
cycloneive_lcell_comb \ALU_SrcB_Mux|y[17]~17 (
// Equation(s):
// \ALU_SrcB_Mux|y[17]~17_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & ((\InstMem|insructionMemory~12_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a17 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a17 ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[17]~17 .lut_mask = 16'h5C0C;
defparam \ALU_SrcB_Mux|y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N30
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[17]~13 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[17]~13_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[17]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[17]~17_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[17]~13 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N18
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_4|F[1] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_4|F [1] = \ALU_SrcB_Mux|y[17]~17_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a17  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_4|F~0_combout )))

	.dataa(\ALU_SrcB_Mux|y[17]~17_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_4|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_4|F [1]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_4|F[1] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_4|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\CLU|Decoder1~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegFile|gpReg_rtl_1|auto_generated|ram_block1a17 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a16 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a15 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a14 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a13 ,
\RegFile|gpReg_rtl_1|auto_generated|ram_block1a12 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a11 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a10 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a9 }),
	.portaaddr({\ArithLogUnit|mux4to1_1|Mux22~1_combout ,\ArithLogUnit|mux4to1_1|Mux23~1_combout ,\ArithLogUnit|mux4to1_1|Mux24~1_combout ,\ArithLogUnit|mux4to1_1|Mux25~1_combout ,\ArithLogUnit|mux4to1_1|Mux26~1_combout ,\ArithLogUnit|mux4to1_1|Mux27~1_combout ,
\ArithLogUnit|mux4to1_1|Mux28~1_combout ,\ArithLogUnit|mux4to1_1|Mux29~1_combout ,\ArithLogUnit|mux4to1_1|Mux30~1_combout ,\ArithLogUnit|mux4to1_1|Mux31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Data_Memory:DataMem|altsyncram:dataMemory_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N0
cycloneive_lcell_comb \Result_Mux|y[17]~20 (
// Equation(s):
// \Result_Mux|y[17]~20_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a17 ))) # (!\Result_Mux|y[26]~11_combout  & (\ArithLogUnit|adder32_1|adder4_4|F [1])))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\Result_Mux|y[26]~10_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_4|F [1]),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\Result_Mux|y[26]~11_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[17]~20 .lut_mask = 16'hF588;
defparam \Result_Mux|y[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N22
cycloneive_lcell_comb \Result_Mux|y[17] (
// Equation(s):
// \Result_Mux|y [17] = (\ArithLogUnit|mux2to1_1|y[17]~13_combout  & ((\Result_Mux|y[17]~20_combout ) # ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a17  & !\Result_Mux|y[26]~13_combout )))) # (!\ArithLogUnit|mux2to1_1|y[17]~13_combout  & 
// (\Result_Mux|y[17]~20_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a17 ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\ArithLogUnit|mux2to1_1|y[17]~13_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\Result_Mux|y[26]~13_combout ),
	.datad(\Result_Mux|y[17]~20_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [17]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[17] .lut_mask = 16'hFE08;
defparam \Result_Mux|y[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N6
cycloneive_lcell_comb \ALU_SrcB_Mux|y[16]~16 (
// Equation(s):
// \ALU_SrcB_Mux|y[16]~16_combout  = (\CLU|WideOr6~0_combout  & (!\CLU|WideOr8~0_combout  & (\InstMem|insructionMemory~12_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a16 ))))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\InstMem|insructionMemory~12_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[16]~16 .lut_mask = 16'h7340;
defparam \ALU_SrcB_Mux|y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N26
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[16]~12 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[16]~12_combout  = \ALU_SrcB_Mux|y[16]~16_combout  $ (\CLU|Selector0~0_combout )

	.dataa(\ALU_SrcB_Mux|y[16]~16_combout ),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[16]~12 .lut_mask = 16'h5A5A;
defparam \ArithLogUnit|mux2to1_1|y[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N28
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_4|F[0] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_4|F [0] = \ALU_SrcB_Mux|y[16]~16_combout  $ (\ArithLogUnit|adder32_1|adder4_3|Cout~0_combout  $ (\CLU|Selector0~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\ALU_SrcB_Mux|y[16]~16_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_3|Cout~0_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_4|F [0]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_4|F[0] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_4|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N16
cycloneive_lcell_comb \Result_Mux|y[16]~19 (
// Equation(s):
// \Result_Mux|y[16]~19_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a16 ))) # (!\Result_Mux|y[26]~11_combout  & (\ArithLogUnit|adder32_1|adder4_4|F [0])))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\Result_Mux|y[26]~10_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_4|F [0]),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\Result_Mux|y[26]~11_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[16]~19 .lut_mask = 16'hF588;
defparam \Result_Mux|y[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N14
cycloneive_lcell_comb \Result_Mux|y[16] (
// Equation(s):
// \Result_Mux|y [16] = (\ArithLogUnit|mux2to1_1|y[16]~12_combout  & ((\Result_Mux|y[16]~19_combout ) # ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a16  & !\Result_Mux|y[26]~13_combout )))) # (!\ArithLogUnit|mux2to1_1|y[16]~12_combout  & 
// (\Result_Mux|y[16]~19_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a16 ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\ArithLogUnit|mux2to1_1|y[16]~12_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\Result_Mux|y[26]~13_combout ),
	.datad(\Result_Mux|y[16]~19_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [16]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[16] .lut_mask = 16'hFE08;
defparam \Result_Mux|y[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N6
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_3|F[3] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_3|F [3] = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[15]~15_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a15  $ (\ArithLogUnit|adder32_1|adder4_3|F~2_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[15]~15_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_3|F [3]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_3|F[3] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_3|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N8
cycloneive_lcell_comb \Result_Mux|y[15]~18 (
// Equation(s):
// \Result_Mux|y[15]~18_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a15 )) # (!\Result_Mux|y[26]~11_combout  & ((\ArithLogUnit|adder32_1|adder4_3|F [3]))))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\Result_Mux|y[26]~10_combout ),
	.datac(\Result_Mux|y[26]~11_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F [3]),
	.cin(gnd),
	.combout(\Result_Mux|y[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[15]~18 .lut_mask = 16'hBCB0;
defparam \Result_Mux|y[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y60_N10
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[15]~26 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[15]~26_combout  = \CLU|Selector0~0_combout  $ (((\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~12_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a15 )))))

	.dataa(\InstMem|insructionMemory~12_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[15]~26 .lut_mask = 16'h636C;
defparam \ArithLogUnit|mux2to1_1|y[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N2
cycloneive_lcell_comb \Result_Mux|y[15] (
// Equation(s):
// \Result_Mux|y [15] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a15  & ((\Result_Mux|y[15]~18_combout ) # ((!\Result_Mux|y[26]~13_combout  & \ArithLogUnit|mux2to1_1|y[15]~26_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a15  & 
// (\Result_Mux|y[15]~18_combout  & ((\Result_Mux|y[26]~13_combout ) # (\ArithLogUnit|mux2to1_1|y[15]~26_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\Result_Mux|y[26]~13_combout ),
	.datac(\Result_Mux|y[15]~18_combout ),
	.datad(\ArithLogUnit|mux2to1_1|y[15]~26_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [15]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[15] .lut_mask = 16'hF2E0;
defparam \Result_Mux|y[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N30
cycloneive_lcell_comb \ALU_SrcB_Mux|y[14]~14 (
// Equation(s):
// \ALU_SrcB_Mux|y[14]~14_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~15_combout  & (\InstMem|insructionMemory~11_combout ))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a14 ))))

	.dataa(\InstMem|insructionMemory~15_combout ),
	.datab(\InstMem|insructionMemory~11_combout ),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[14]~14 .lut_mask = 16'h8F80;
defparam \ALU_SrcB_Mux|y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N22
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[14]~11 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[14]~11_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[14]~14_combout )

	.dataa(\CLU|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU_SrcB_Mux|y[14]~14_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[14]~11 .lut_mask = 16'h55AA;
defparam \ArithLogUnit|mux2to1_1|y[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N12
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_3|F[2] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_3|F [2] = \CLU|Selector0~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a14  $ (\ArithLogUnit|adder32_1|adder4_3|F~1_combout  $ (\ALU_SrcB_Mux|y[14]~14_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\ArithLogUnit|adder32_1|adder4_3|F~1_combout ),
	.datad(\ALU_SrcB_Mux|y[14]~14_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_3|F [2]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_3|F[2] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_3|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N4
cycloneive_lcell_comb \Result_Mux|y[14]~17 (
// Equation(s):
// \Result_Mux|y[14]~17_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a14 )) # (!\Result_Mux|y[26]~11_combout  & ((\ArithLogUnit|adder32_1|adder4_3|F [2]))))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\Result_Mux|y[26]~10_combout ),
	.datac(\Result_Mux|y[26]~11_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F [2]),
	.cin(gnd),
	.combout(\Result_Mux|y[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[14]~17 .lut_mask = 16'hBCB0;
defparam \Result_Mux|y[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N30
cycloneive_lcell_comb \Result_Mux|y[14] (
// Equation(s):
// \Result_Mux|y [14] = (\ArithLogUnit|mux2to1_1|y[14]~11_combout  & ((\Result_Mux|y[14]~17_combout ) # ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a14  & !\Result_Mux|y[26]~13_combout )))) # (!\ArithLogUnit|mux2to1_1|y[14]~11_combout  & 
// (\Result_Mux|y[14]~17_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a14 ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\ArithLogUnit|mux2to1_1|y[14]~11_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\Result_Mux|y[14]~17_combout ),
	.datad(\Result_Mux|y[26]~13_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [14]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[14] .lut_mask = 16'hF0E8;
defparam \Result_Mux|y[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N18
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_3|F[1] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_3|F [1] = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[13]~13_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a13  $ (\ArithLogUnit|adder32_1|adder4_3|F~0_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[13]~13_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_3|F [1]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_3|F[1] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_3|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N26
cycloneive_lcell_comb \Result_Mux|y[13]~16 (
// Equation(s):
// \Result_Mux|y[13]~16_combout  = (\Result_Mux|y[26]~11_combout  & (((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a13 )) # (!\Result_Mux|y[26]~10_combout ))) # (!\Result_Mux|y[26]~11_combout  & (\Result_Mux|y[26]~10_combout  & 
// ((\ArithLogUnit|adder32_1|adder4_3|F [1]))))

	.dataa(\Result_Mux|y[26]~11_combout ),
	.datab(\Result_Mux|y[26]~10_combout ),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F [1]),
	.cin(gnd),
	.combout(\Result_Mux|y[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[13]~16 .lut_mask = 16'hE6A2;
defparam \Result_Mux|y[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N16
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[13]~10 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[13]~10_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[13]~13_combout )

	.dataa(\CLU|Selector0~0_combout ),
	.datab(gnd),
	.datac(\ALU_SrcB_Mux|y[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[13]~10 .lut_mask = 16'h5A5A;
defparam \ArithLogUnit|mux2to1_1|y[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N24
cycloneive_lcell_comb \Result_Mux|y[13] (
// Equation(s):
// \Result_Mux|y [13] = (\Result_Mux|y[13]~16_combout  & ((\Result_Mux|y[26]~13_combout ) # ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a13 ) # (\ArithLogUnit|mux2to1_1|y[13]~10_combout )))) # (!\Result_Mux|y[13]~16_combout  & 
// (!\Result_Mux|y[26]~13_combout  & (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a13  & \ArithLogUnit|mux2to1_1|y[13]~10_combout )))

	.dataa(\Result_Mux|y[13]~16_combout ),
	.datab(\Result_Mux|y[26]~13_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\ArithLogUnit|mux2to1_1|y[13]~10_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [13]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[13] .lut_mask = 16'hBAA8;
defparam \Result_Mux|y[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N14
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[12]~9 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[12]~9_combout  = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[12]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[12]~12_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[12]~9 .lut_mask = 16'h0FF0;
defparam \ArithLogUnit|mux2to1_1|y[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N28
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_3|F[0] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_3|F [0] = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[12]~12_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a12  $ (\ArithLogUnit|adder32_1|adder4_2|Cout~0_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[12]~12_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\ArithLogUnit|adder32_1|adder4_2|Cout~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_3|F [0]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_3|F[0] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_3|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N0
cycloneive_lcell_comb \Result_Mux|y[12]~15 (
// Equation(s):
// \Result_Mux|y[12]~15_combout  = (\Result_Mux|y[26]~11_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a12 ) # ((!\Result_Mux|y[26]~10_combout )))) # (!\Result_Mux|y[26]~11_combout  & (((\Result_Mux|y[26]~10_combout  & 
// \ArithLogUnit|adder32_1|adder4_3|F [0]))))

	.dataa(\Result_Mux|y[26]~11_combout ),
	.datab(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\Result_Mux|y[26]~10_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F [0]),
	.cin(gnd),
	.combout(\Result_Mux|y[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[12]~15 .lut_mask = 16'hDA8A;
defparam \Result_Mux|y[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N10
cycloneive_lcell_comb \Result_Mux|y[12] (
// Equation(s):
// \Result_Mux|y [12] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a12  & ((\Result_Mux|y[12]~15_combout ) # ((!\Result_Mux|y[26]~13_combout  & \ArithLogUnit|mux2to1_1|y[12]~9_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a12  & 
// (\Result_Mux|y[12]~15_combout  & ((\Result_Mux|y[26]~13_combout ) # (\ArithLogUnit|mux2to1_1|y[12]~9_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\Result_Mux|y[26]~13_combout ),
	.datac(\ArithLogUnit|mux2to1_1|y[12]~9_combout ),
	.datad(\Result_Mux|y[12]~15_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [12]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[12] .lut_mask = 16'hFE20;
defparam \Result_Mux|y[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N14
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[11]~8 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[11]~8_combout  = \ALU_SrcB_Mux|y[11]~11_combout  $ (\CLU|Selector0~0_combout )

	.dataa(gnd),
	.datab(\ALU_SrcB_Mux|y[11]~11_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[11]~8 .lut_mask = 16'h3C3C;
defparam \ArithLogUnit|mux2to1_1|y[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N2
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_2|F[3] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_2|F [3] = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a11  $ (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[11]~11_combout  $ (\ArithLogUnit|adder32_1|adder4_2|F~2_combout )))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[11]~11_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_2|F~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_2|F [3]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_2|F[3] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_2|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N12
cycloneive_lcell_comb \Result_Mux|y[11]~14 (
// Equation(s):
// \Result_Mux|y[11]~14_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a11 )) # (!\Result_Mux|y[26]~11_combout  & ((\ArithLogUnit|adder32_1|adder4_2|F [3]))))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\Result_Mux|y[26]~10_combout ),
	.datab(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\Result_Mux|y[26]~11_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_2|F [3]),
	.cin(gnd),
	.combout(\Result_Mux|y[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[11]~14 .lut_mask = 16'hDAD0;
defparam \Result_Mux|y[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N26
cycloneive_lcell_comb \Result_Mux|y[11] (
// Equation(s):
// \Result_Mux|y [11] = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a11  & ((\Result_Mux|y[11]~14_combout ) # ((\ArithLogUnit|mux2to1_1|y[11]~8_combout  & !\Result_Mux|y[26]~13_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a11  & 
// (\Result_Mux|y[11]~14_combout  & ((\ArithLogUnit|mux2to1_1|y[11]~8_combout ) # (\Result_Mux|y[26]~13_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\ArithLogUnit|mux2to1_1|y[11]~8_combout ),
	.datac(\Result_Mux|y[26]~13_combout ),
	.datad(\Result_Mux|y[11]~14_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [11]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[11] .lut_mask = 16'hFE08;
defparam \Result_Mux|y[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N20
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_2|F[2] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_2|F [2] = \ALU_SrcB_Mux|y[10]~10_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a10  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_2|F~1_combout )))

	.dataa(\ALU_SrcB_Mux|y[10]~10_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_2|F~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_2|F [2]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_2|F[2] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_2|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N30
cycloneive_lcell_comb \Result_Mux|y[10]~12 (
// Equation(s):
// \Result_Mux|y[10]~12_combout  = (\Result_Mux|y[26]~10_combout  & ((\Result_Mux|y[26]~11_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a10 )) # (!\Result_Mux|y[26]~11_combout  & ((\ArithLogUnit|adder32_1|adder4_2|F [2]))))) # 
// (!\Result_Mux|y[26]~10_combout  & (((\Result_Mux|y[26]~11_combout ))))

	.dataa(\Result_Mux|y[26]~10_combout ),
	.datab(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\Result_Mux|y[26]~11_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_2|F [2]),
	.cin(gnd),
	.combout(\Result_Mux|y[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[10]~12 .lut_mask = 16'hDAD0;
defparam \Result_Mux|y[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N28
cycloneive_lcell_comb \ArithLogUnit|mux2to1_1|y[10]~7 (
// Equation(s):
// \ArithLogUnit|mux2to1_1|y[10]~7_combout  = \ALU_SrcB_Mux|y[10]~10_combout  $ (\CLU|Selector0~0_combout )

	.dataa(\ALU_SrcB_Mux|y[10]~10_combout ),
	.datab(gnd),
	.datac(\CLU|Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ArithLogUnit|mux2to1_1|y[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux2to1_1|y[10]~7 .lut_mask = 16'h5A5A;
defparam \ArithLogUnit|mux2to1_1|y[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N4
cycloneive_lcell_comb \Result_Mux|y[10] (
// Equation(s):
// \Result_Mux|y [10] = (\Result_Mux|y[26]~13_combout  & (((\Result_Mux|y[10]~12_combout )))) # (!\Result_Mux|y[26]~13_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a10  & ((\Result_Mux|y[10]~12_combout ) # 
// (\ArithLogUnit|mux2to1_1|y[10]~7_combout ))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a10  & (\Result_Mux|y[10]~12_combout  & \ArithLogUnit|mux2to1_1|y[10]~7_combout ))))

	.dataa(\Result_Mux|y[26]~13_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\Result_Mux|y[10]~12_combout ),
	.datad(\ArithLogUnit|mux2to1_1|y[10]~7_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y [10]),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[10] .lut_mask = 16'hF4E0;
defparam \Result_Mux|y[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N24
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux22~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux22~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a9  & ((\CLU|Selector2~3_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[9]~9_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a9  & 
// (\CLU|Selector2~3_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[9]~9_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\CLU|Selector2~3_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[9]~9_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux22~0 .lut_mask = 16'h8EE8;
defparam \ArithLogUnit|mux4to1_1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N16
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_2|F[1] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_2|F [1] = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a9  $ (\ArithLogUnit|adder32_1|adder4_2|F~0_combout  $ (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[9]~9_combout )))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\ArithLogUnit|adder32_1|adder4_2|F~0_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[9]~9_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_2|F [1]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_2|F[1] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_2|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N10
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux22~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux22~1_combout  = (\CLU|Selector1~4_combout  & (((\ArithLogUnit|adder32_1|adder4_2|F [1] & !\CLU|Selector2~3_combout )))) # (!\CLU|Selector1~4_combout  & (\ArithLogUnit|mux4to1_1|Mux22~0_combout ))

	.dataa(\CLU|Selector1~4_combout ),
	.datab(\ArithLogUnit|mux4to1_1|Mux22~0_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_2|F [1]),
	.datad(\CLU|Selector2~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux22~1 .lut_mask = 16'h44E4;
defparam \ArithLogUnit|mux4to1_1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N6
cycloneive_lcell_comb \Result_Mux|y[9]~9 (
// Equation(s):
// \Result_Mux|y[9]~9_combout  = (\CLU|Decoder1~1_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (!\CLU|Decoder1~1_combout  & (\ArithLogUnit|mux4to1_1|Mux22~1_combout ))

	.dataa(gnd),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(\ArithLogUnit|mux4to1_1|Mux22~1_combout ),
	.datad(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\Result_Mux|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[9]~9 .lut_mask = 16'hFC30;
defparam \Result_Mux|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N20
cycloneive_lcell_comb \ALU_SrcB_Mux|y[8]~8 (
// Equation(s):
// \ALU_SrcB_Mux|y[8]~8_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~15_combout  & ((\InstMem|insructionMemory~11_combout )))) # (!\CLU|WideOr6~0_combout  & (((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a8 ))))

	.dataa(\InstMem|insructionMemory~15_combout ),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a8 ),
	.datad(\InstMem|insructionMemory~11_combout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[8]~8 .lut_mask = 16'hB830;
defparam \ALU_SrcB_Mux|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N14
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_2|F[0] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_2|F [0] = \CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[8]~8_combout  $ (\ArithLogUnit|adder32_1|adder4_1|Cout~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ALU_SrcB_Mux|y[8]~8_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_1|Cout~0_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_2|F [0]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_2|F[0] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_2|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N22
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux23~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux23~0_combout  = (\CLU|Selector2~3_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a8 ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[8]~8_combout )))) # (!\CLU|Selector2~3_combout  & 
// (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a8  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[8]~8_combout ))))

	.dataa(\CLU|Selector2~3_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[8]~8_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux23~0 .lut_mask = 16'h8EE8;
defparam \ArithLogUnit|mux4to1_1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N20
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux23~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux23~1_combout  = (\CLU|Selector1~4_combout  & (\ArithLogUnit|adder32_1|adder4_2|F [0] & ((!\CLU|Selector2~3_combout )))) # (!\CLU|Selector1~4_combout  & (((\ArithLogUnit|mux4to1_1|Mux23~0_combout ))))

	.dataa(\CLU|Selector1~4_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_2|F [0]),
	.datac(\ArithLogUnit|mux4to1_1|Mux23~0_combout ),
	.datad(\CLU|Selector2~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux23~1 .lut_mask = 16'h50D8;
defparam \ArithLogUnit|mux4to1_1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CLU|Decoder1~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RegFile|gpReg_rtl_1|auto_generated|ram_block1a8 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a7 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a6 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a5 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a4 ,
\RegFile|gpReg_rtl_1|auto_generated|ram_block1a3 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a2 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a1 ,\RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout }),
	.portaaddr({\ArithLogUnit|mux4to1_1|Mux22~1_combout ,\ArithLogUnit|mux4to1_1|Mux23~1_combout ,\ArithLogUnit|mux4to1_1|Mux24~1_combout ,\ArithLogUnit|mux4to1_1|Mux25~1_combout ,\ArithLogUnit|mux4to1_1|Mux26~1_combout ,\ArithLogUnit|mux4to1_1|Mux27~1_combout ,
\ArithLogUnit|mux4to1_1|Mux28~1_combout ,\ArithLogUnit|mux4to1_1|Mux29~1_combout ,\ArithLogUnit|mux4to1_1|Mux30~1_combout ,\ArithLogUnit|mux4to1_1|Mux31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Data_Memory:DataMem|altsyncram:dataMemory_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N26
cycloneive_lcell_comb \Result_Mux|y[8]~8 (
// Equation(s):
// \Result_Mux|y[8]~8_combout  = (\CLU|Decoder1~1_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a8 )) # (!\CLU|Decoder1~1_combout  & ((\ArithLogUnit|mux4to1_1|Mux23~1_combout )))

	.dataa(\CLU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\ArithLogUnit|mux4to1_1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[8]~8 .lut_mask = 16'hF5A0;
defparam \Result_Mux|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N12
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux24~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux24~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a7  & ((\CLU|Selector2~3_combout ) # (\ALU_SrcB_Mux|y[7]~7_combout  $ (\CLU|Selector0~0_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a7  & 
// (\CLU|Selector2~3_combout  & (\ALU_SrcB_Mux|y[7]~7_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\ALU_SrcB_Mux|y[7]~7_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\CLU|Selector2~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux24~0 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|mux4to1_1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N8
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_1|F[3] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_1|F [3] = \ArithLogUnit|adder32_1|adder4_1|F~2_combout  $ (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[7]~7_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\ArithLogUnit|adder32_1|adder4_1|F~2_combout ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[7]~7_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_1|F [3]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_1|F[3] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_1|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N18
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux24~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux24~1_combout  = (\CLU|Selector1~4_combout  & (((!\CLU|Selector2~3_combout  & \ArithLogUnit|adder32_1|adder4_1|F [3])))) # (!\CLU|Selector1~4_combout  & (\ArithLogUnit|mux4to1_1|Mux24~0_combout ))

	.dataa(\ArithLogUnit|mux4to1_1|Mux24~0_combout ),
	.datab(\CLU|Selector2~3_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_1|F [3]),
	.datad(\CLU|Selector1~4_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux24~1 .lut_mask = 16'h30AA;
defparam \ArithLogUnit|mux4to1_1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N4
cycloneive_lcell_comb \Result_Mux|y[7]~7 (
// Equation(s):
// \Result_Mux|y[7]~7_combout  = (\CLU|Decoder1~1_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a7 ))) # (!\CLU|Decoder1~1_combout  & (\ArithLogUnit|mux4to1_1|Mux24~1_combout ))

	.dataa(gnd),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(\ArithLogUnit|mux4to1_1|Mux24~1_combout ),
	.datad(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\Result_Mux|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[7]~7 .lut_mask = 16'hFC30;
defparam \Result_Mux|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N6
cycloneive_lcell_comb \ALU_SrcB_Mux|y[6]~6 (
// Equation(s):
// \ALU_SrcB_Mux|y[6]~6_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~8_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a6 )))

	.dataa(\InstMem|insructionMemory~8_combout ),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[6]~6 .lut_mask = 16'hB8B8;
defparam \ALU_SrcB_Mux|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N24
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux25~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux25~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a6  & ((\CLU|Selector2~3_combout ) # (\ALU_SrcB_Mux|y[6]~6_combout  $ (\CLU|Selector0~0_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a6  & 
// (\CLU|Selector2~3_combout  & (\ALU_SrcB_Mux|y[6]~6_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[6]~6_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\CLU|Selector2~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux25~0 .lut_mask = 16'hDE48;
defparam \ArithLogUnit|mux4to1_1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N0
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_1|F[2] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_1|F [2] = \ALU_SrcB_Mux|y[6]~6_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a6  $ (\CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_1|F~1_combout )))

	.dataa(\ALU_SrcB_Mux|y[6]~6_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_1|F~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_1|F [2]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_1|F[2] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_1|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N10
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux25~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux25~1_combout  = (\CLU|Selector1~4_combout  & (((!\CLU|Selector2~3_combout  & \ArithLogUnit|adder32_1|adder4_1|F [2])))) # (!\CLU|Selector1~4_combout  & (\ArithLogUnit|mux4to1_1|Mux25~0_combout ))

	.dataa(\ArithLogUnit|mux4to1_1|Mux25~0_combout ),
	.datab(\CLU|Selector2~3_combout ),
	.datac(\CLU|Selector1~4_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_1|F [2]),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux25~1 .lut_mask = 16'h3A0A;
defparam \ArithLogUnit|mux4to1_1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N0
cycloneive_lcell_comb \Result_Mux|y[6]~6 (
// Equation(s):
// \Result_Mux|y[6]~6_combout  = (\CLU|Decoder1~1_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a6 )) # (!\CLU|Decoder1~1_combout  & ((\ArithLogUnit|mux4to1_1|Mux25~1_combout )))

	.dataa(\CLU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\ArithLogUnit|mux4to1_1|Mux25~1_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[6]~6 .lut_mask = 16'hF5A0;
defparam \Result_Mux|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N20
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux26~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux26~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a5  & ((\CLU|Selector2~3_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[5]~5_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a5  & 
// (\CLU|Selector2~3_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[5]~5_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[5]~5_combout ),
	.datad(\CLU|Selector2~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux26~0 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|mux4to1_1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N4
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_1|F[1] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_1|F [1] = \ArithLogUnit|adder32_1|adder4_1|F~0_combout  $ (\ALU_SrcB_Mux|y[5]~5_combout  $ (\CLU|Selector0~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\ArithLogUnit|adder32_1|adder4_1|F~0_combout ),
	.datab(\ALU_SrcB_Mux|y[5]~5_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_1|F [1]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_1|F[1] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_1|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N26
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux26~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux26~1_combout  = (\CLU|Selector1~4_combout  & (((!\CLU|Selector2~3_combout  & \ArithLogUnit|adder32_1|adder4_1|F [1])))) # (!\CLU|Selector1~4_combout  & (\ArithLogUnit|mux4to1_1|Mux26~0_combout ))

	.dataa(\ArithLogUnit|mux4to1_1|Mux26~0_combout ),
	.datab(\CLU|Selector2~3_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_1|F [1]),
	.datad(\CLU|Selector1~4_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux26~1 .lut_mask = 16'h30AA;
defparam \ArithLogUnit|mux4to1_1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N30
cycloneive_lcell_comb \Result_Mux|y[5]~5 (
// Equation(s):
// \Result_Mux|y[5]~5_combout  = (\CLU|Decoder1~1_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a5 )) # (!\CLU|Decoder1~1_combout  & ((\ArithLogUnit|mux4to1_1|Mux26~1_combout )))

	.dataa(gnd),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\ArithLogUnit|mux4to1_1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[5]~5 .lut_mask = 16'hF3C0;
defparam \Result_Mux|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N16
cycloneive_lcell_comb \ALU_SrcB_Mux|y[4]~4 (
// Equation(s):
// \ALU_SrcB_Mux|y[4]~4_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~8_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(gnd),
	.datab(\CLU|WideOr6~0_combout ),
	.datac(\InstMem|insructionMemory~8_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[4]~4 .lut_mask = 16'hF3C0;
defparam \ALU_SrcB_Mux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N22
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_1|F[0] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_1|F [0] = \ALU_SrcB_Mux|y[4]~4_combout  $ (\ArithLogUnit|adder32_1|adder4_0|Cout~0_combout  $ (\CLU|Selector0~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\ALU_SrcB_Mux|y[4]~4_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_0|Cout~0_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_1|F [0]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_1|F[0] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_1|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N28
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux27~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux27~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a4  & ((\CLU|Selector2~3_combout ) # (\ALU_SrcB_Mux|y[4]~4_combout  $ (\CLU|Selector0~0_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a4  & 
// (\CLU|Selector2~3_combout  & (\ALU_SrcB_Mux|y[4]~4_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\ALU_SrcB_Mux|y[4]~4_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\CLU|Selector2~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux27~0 .lut_mask = 16'hDE48;
defparam \ArithLogUnit|mux4to1_1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N2
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux27~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux27~1_combout  = (\CLU|Selector1~4_combout  & (!\CLU|Selector2~3_combout  & (\ArithLogUnit|adder32_1|adder4_1|F [0]))) # (!\CLU|Selector1~4_combout  & (((\ArithLogUnit|mux4to1_1|Mux27~0_combout ))))

	.dataa(\CLU|Selector1~4_combout ),
	.datab(\CLU|Selector2~3_combout ),
	.datac(\ArithLogUnit|adder32_1|adder4_1|F [0]),
	.datad(\ArithLogUnit|mux4to1_1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux27~1 .lut_mask = 16'h7520;
defparam \ArithLogUnit|mux4to1_1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N8
cycloneive_lcell_comb \Result_Mux|y[4]~4 (
// Equation(s):
// \Result_Mux|y[4]~4_combout  = (\CLU|Decoder1~1_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a4 ))) # (!\CLU|Decoder1~1_combout  & (\ArithLogUnit|mux4to1_1|Mux27~1_combout ))

	.dataa(\ArithLogUnit|mux4to1_1|Mux27~1_combout ),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(gnd),
	.datad(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Result_Mux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[4]~4 .lut_mask = 16'hEE22;
defparam \Result_Mux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N28
cycloneive_lcell_comb \ALU_SrcB_Mux|y[2]~3 (
// Equation(s):
// \ALU_SrcB_Mux|y[2]~3_combout  = (\CLU|WideOr6~0_combout  & (!\InstMem|insructionMemory~6_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a2 )))

	.dataa(\InstMem|insructionMemory~6_combout ),
	.datab(gnd),
	.datac(\CLU|WideOr6~0_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[2]~3 .lut_mask = 16'h5F50;
defparam \ALU_SrcB_Mux|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N30
cycloneive_lcell_comb \ALU_SrcB_Mux|y[1]~0 (
// Equation(s):
// \ALU_SrcB_Mux|y[1]~0_combout  = (\CLU|WideOr6~0_combout  & (\InstMem|insructionMemory~4_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a1 )))

	.dataa(\CLU|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\InstMem|insructionMemory~4_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[1]~0 .lut_mask = 16'hF5A0;
defparam \ALU_SrcB_Mux|y[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N10
cycloneive_lcell_comb \ALU_SrcB_Mux|y[0]~1 (
// Equation(s):
// \ALU_SrcB_Mux|y[0]~1_combout  = (\CLU|WideOr6~0_combout  & (!\InstMem|insructionMemory~2_combout )) # (!\CLU|WideOr6~0_combout  & ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\CLU|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\InstMem|insructionMemory~2_combout ),
	.datad(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ALU_SrcB_Mux|y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_SrcB_Mux|y[0]~1 .lut_mask = 16'h5F0A;
defparam \ALU_SrcB_Mux|y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N12
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_0|F~0 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_0|F~0_combout  = (\ALU_SrcB_Mux|y[0]~1_combout  & (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\ALU_SrcB_Mux|y[0]~1_combout  & ((\CLU|Selector0~0_combout )))

	.dataa(gnd),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[0]~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_0|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_0|F~0 .lut_mask = 16'hCCF0;
defparam \ArithLogUnit|adder32_1|adder4_0|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N6
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_0|F~1 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_0|F~1_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a1  & ((\ArithLogUnit|adder32_1|adder4_0|F~0_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[1]~0_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a1  & (\ArithLogUnit|adder32_1|adder4_0|F~0_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[1]~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[1]~0_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_0|F~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_0|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_0|F~1 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_0|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N16
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_0|F~2 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_0|F~2_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a2  & ((\ArithLogUnit|adder32_1|adder4_0|F~1_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[2]~3_combout )))) # 
// (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a2  & (\ArithLogUnit|adder32_1|adder4_0|F~1_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[2]~3_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\CLU|Selector0~0_combout ),
	.datac(\ALU_SrcB_Mux|y[2]~3_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_0|F~1_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_0|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_0|F~2 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|adder32_1|adder4_0|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N30
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_0|F[3] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_0|F [3] = \ArithLogUnit|adder32_1|adder4_0|F~2_combout  $ (\ALU_SrcB_Mux|y[3]~2_combout  $ (\CLU|Selector0~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\ArithLogUnit|adder32_1|adder4_0|F~2_combout ),
	.datab(\ALU_SrcB_Mux|y[3]~2_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_0|F [3]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_0|F[3] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_0|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N4
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux28~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux28~0_combout  = (\CLU|Selector2~3_combout  & ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a3 ) # (\ALU_SrcB_Mux|y[3]~2_combout  $ (\CLU|Selector0~0_combout )))) # (!\CLU|Selector2~3_combout  & 
// (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a3  & (\ALU_SrcB_Mux|y[3]~2_combout  $ (\CLU|Selector0~0_combout ))))

	.dataa(\CLU|Selector2~3_combout ),
	.datab(\ALU_SrcB_Mux|y[3]~2_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux28~0 .lut_mask = 16'hBE28;
defparam \ArithLogUnit|mux4to1_1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N4
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux28~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux28~1_combout  = (\CLU|Selector1~4_combout  & (\ArithLogUnit|adder32_1|adder4_0|F [3] & ((!\CLU|Selector2~3_combout )))) # (!\CLU|Selector1~4_combout  & (((\ArithLogUnit|mux4to1_1|Mux28~0_combout ))))

	.dataa(\CLU|Selector1~4_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_0|F [3]),
	.datac(\ArithLogUnit|mux4to1_1|Mux28~0_combout ),
	.datad(\CLU|Selector2~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux28~1 .lut_mask = 16'h50D8;
defparam \ArithLogUnit|mux4to1_1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N2
cycloneive_lcell_comb \Result_Mux|y[3]~3 (
// Equation(s):
// \Result_Mux|y[3]~3_combout  = (\CLU|Decoder1~1_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a3 ))) # (!\CLU|Decoder1~1_combout  & (\ArithLogUnit|mux4to1_1|Mux28~1_combout ))

	.dataa(\CLU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\ArithLogUnit|mux4to1_1|Mux28~1_combout ),
	.datad(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Result_Mux|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[3]~3 .lut_mask = 16'hFA50;
defparam \Result_Mux|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N20
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux29~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux29~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a2  & ((\CLU|Selector2~3_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[2]~3_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a2  & 
// (\CLU|Selector2~3_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[2]~3_combout ))))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\CLU|Selector2~3_combout ),
	.datad(\ALU_SrcB_Mux|y[2]~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux29~0 .lut_mask = 16'hD4E8;
defparam \ArithLogUnit|mux4to1_1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N28
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_0|F[2] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_0|F [2] = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a2  $ (\ArithLogUnit|adder32_1|adder4_0|F~1_combout  $ (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[2]~3_combout )))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ArithLogUnit|adder32_1|adder4_0|F~1_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[2]~3_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_0|F [2]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_0|F[2] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_0|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N14
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux29~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux29~1_combout  = (\CLU|Selector1~4_combout  & (((!\CLU|Selector2~3_combout  & \ArithLogUnit|adder32_1|adder4_0|F [2])))) # (!\CLU|Selector1~4_combout  & (\ArithLogUnit|mux4to1_1|Mux29~0_combout ))

	.dataa(\CLU|Selector1~4_combout ),
	.datab(\ArithLogUnit|mux4to1_1|Mux29~0_combout ),
	.datac(\CLU|Selector2~3_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_0|F [2]),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux29~1 .lut_mask = 16'h4E44;
defparam \ArithLogUnit|mux4to1_1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N18
cycloneive_lcell_comb \Result_Mux|y[2]~2 (
// Equation(s):
// \Result_Mux|y[2]~2_combout  = (\CLU|Decoder1~1_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a2 ))) # (!\CLU|Decoder1~1_combout  & (\ArithLogUnit|mux4to1_1|Mux29~1_combout ))

	.dataa(gnd),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(\ArithLogUnit|mux4to1_1|Mux29~1_combout ),
	.datad(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Result_Mux|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[2]~2 .lut_mask = 16'hFC30;
defparam \Result_Mux|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N0
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux30~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux30~0_combout  = (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a1  & ((\CLU|Selector2~3_combout ) # (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[1]~0_combout )))) # (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a1  & 
// (\CLU|Selector2~3_combout  & (\CLU|Selector0~0_combout  $ (\ALU_SrcB_Mux|y[1]~0_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\CLU|Selector2~3_combout ),
	.datac(\CLU|Selector0~0_combout ),
	.datad(\ALU_SrcB_Mux|y[1]~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux30~0 .lut_mask = 16'h8EE8;
defparam \ArithLogUnit|mux4to1_1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N16
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_0|F[1] (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_0|F [1] = \CLU|Selector0~0_combout  $ (\ArithLogUnit|adder32_1|adder4_0|F~0_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a1  $ (\ALU_SrcB_Mux|y[1]~0_combout )))

	.dataa(\CLU|Selector0~0_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_0|F~0_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\ALU_SrcB_Mux|y[1]~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_0|F [1]),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_0|F[1] .lut_mask = 16'h6996;
defparam \ArithLogUnit|adder32_1|adder4_0|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N2
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux30~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux30~1_combout  = (\CLU|Selector1~4_combout  & (((!\CLU|Selector2~3_combout  & \ArithLogUnit|adder32_1|adder4_0|F [1])))) # (!\CLU|Selector1~4_combout  & (\ArithLogUnit|mux4to1_1|Mux30~0_combout ))

	.dataa(\CLU|Selector1~4_combout ),
	.datab(\ArithLogUnit|mux4to1_1|Mux30~0_combout ),
	.datac(\CLU|Selector2~3_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_0|F [1]),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux30~1 .lut_mask = 16'h4E44;
defparam \ArithLogUnit|mux4to1_1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N20
cycloneive_lcell_comb \Result_Mux|y[1]~1 (
// Equation(s):
// \Result_Mux|y[1]~1_combout  = (\CLU|Decoder1~1_combout  & ((\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a1 ))) # (!\CLU|Decoder1~1_combout  & (\ArithLogUnit|mux4to1_1|Mux30~1_combout ))

	.dataa(gnd),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(\ArithLogUnit|mux4to1_1|Mux30~1_combout ),
	.datad(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Result_Mux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[1]~1 .lut_mask = 16'hFC30;
defparam \Result_Mux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N30
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux31~0 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux31~0_combout  = (\CLU|Selector2~3_combout  & ((\ArithLogUnit|mux2to1_1|y[0]~25_combout ) # ((\RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\CLU|Selector1~4_combout )))) # (!\CLU|Selector2~3_combout  & 
// (\ArithLogUnit|mux2to1_1|y[0]~25_combout  & (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout  & !\CLU|Selector1~4_combout )))

	.dataa(\CLU|Selector2~3_combout ),
	.datab(\ArithLogUnit|mux2to1_1|y[0]~25_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\CLU|Selector1~4_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux31~0 .lut_mask = 16'hAAE8;
defparam \ArithLogUnit|mux4to1_1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N16
cycloneive_lcell_comb \ArithLogUnit|mux4to1_1|Mux31~1 (
// Equation(s):
// \ArithLogUnit|mux4to1_1|Mux31~1_combout  = (\ArithLogUnit|mux4to1_1|Mux31~0_combout  & (((\ArithLogUnit|adder32_1|adder4_7|F [3]) # (!\CLU|Selector1~4_combout )))) # (!\ArithLogUnit|mux4to1_1|Mux31~0_combout  & 
// (\ArithLogUnit|adder32_1|adder4_0|F[0]~3_combout  & (\CLU|Selector1~4_combout )))

	.dataa(\ArithLogUnit|mux4to1_1|Mux31~0_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_0|F[0]~3_combout ),
	.datac(\CLU|Selector1~4_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F [3]),
	.cin(gnd),
	.combout(\ArithLogUnit|mux4to1_1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|mux4to1_1|Mux31~1 .lut_mask = 16'hEA4A;
defparam \ArithLogUnit|mux4to1_1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N26
cycloneive_lcell_comb \Result_Mux|y[0]~0 (
// Equation(s):
// \Result_Mux|y[0]~0_combout  = (\CLU|Decoder1~1_combout  & (\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\CLU|Decoder1~1_combout  & ((\ArithLogUnit|mux4to1_1|Mux31~1_combout )))

	.dataa(\DataMem|dataMemory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\CLU|Decoder1~1_combout ),
	.datac(gnd),
	.datad(\ArithLogUnit|mux4to1_1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Result_Mux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Result_Mux|y[0]~0 .lut_mask = 16'hBB88;
defparam \Result_Mux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y59_N8
cycloneive_lcell_comb \ArithLogUnit|adder32_1|adder4_0|F[0]~3 (
// Equation(s):
// \ArithLogUnit|adder32_1|adder4_0|F[0]~3_combout  = \RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (((\CLU|WideOr6~0_combout  & (!\InstMem|insructionMemory~2_combout )) # (!\CLU|WideOr6~0_combout  & 
// ((\RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\InstMem|insructionMemory~2_combout ),
	.datab(\RegFile|gpReg_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\CLU|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|adder32_1|adder4_0|F[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|adder32_1|adder4_0|F[0]~3 .lut_mask = 16'hA53C;
defparam \ArithLogUnit|adder32_1|adder4_0|F[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N10
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~0 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~0_combout  = (!\ArithLogUnit|adder32_1|adder4_0|F[0]~3_combout  & (!\ArithLogUnit|adder32_1|adder4_0|F [2] & (!\ArithLogUnit|adder32_1|adder4_0|F [3] & !\ArithLogUnit|adder32_1|adder4_0|F [1])))

	.dataa(\ArithLogUnit|adder32_1|adder4_0|F[0]~3_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_0|F [2]),
	.datac(\ArithLogUnit|adder32_1|adder4_0|F [3]),
	.datad(\ArithLogUnit|adder32_1|adder4_0|F [1]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~0 .lut_mask = 16'h0001;
defparam \ArithLogUnit|equalToZero_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N20
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~3 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~3_combout  = (!\ArithLogUnit|adder32_1|adder4_3|F [2] & (!\ArithLogUnit|adder32_1|adder4_3|F [0] & (!\ArithLogUnit|adder32_1|adder4_3|F [3] & !\ArithLogUnit|adder32_1|adder4_3|F [1])))

	.dataa(\ArithLogUnit|adder32_1|adder4_3|F [2]),
	.datab(\ArithLogUnit|adder32_1|adder4_3|F [0]),
	.datac(\ArithLogUnit|adder32_1|adder4_3|F [3]),
	.datad(\ArithLogUnit|adder32_1|adder4_3|F [1]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~3 .lut_mask = 16'h0001;
defparam \ArithLogUnit|equalToZero_1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N30
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~1 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~1_combout  = (!\ArithLogUnit|adder32_1|adder4_1|F [0] & (!\ArithLogUnit|adder32_1|adder4_1|F [1] & (!\ArithLogUnit|adder32_1|adder4_1|F [3] & !\ArithLogUnit|adder32_1|adder4_1|F [2])))

	.dataa(\ArithLogUnit|adder32_1|adder4_1|F [0]),
	.datab(\ArithLogUnit|adder32_1|adder4_1|F [1]),
	.datac(\ArithLogUnit|adder32_1|adder4_1|F [3]),
	.datad(\ArithLogUnit|adder32_1|adder4_1|F [2]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~1 .lut_mask = 16'h0001;
defparam \ArithLogUnit|equalToZero_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N24
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~2 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~2_combout  = (!\ArithLogUnit|adder32_1|adder4_2|F [1] & (!\ArithLogUnit|adder32_1|adder4_2|F [2] & (!\ArithLogUnit|adder32_1|adder4_2|F [0] & !\ArithLogUnit|adder32_1|adder4_2|F [3])))

	.dataa(\ArithLogUnit|adder32_1|adder4_2|F [1]),
	.datab(\ArithLogUnit|adder32_1|adder4_2|F [2]),
	.datac(\ArithLogUnit|adder32_1|adder4_2|F [0]),
	.datad(\ArithLogUnit|adder32_1|adder4_2|F [3]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~2 .lut_mask = 16'h0001;
defparam \ArithLogUnit|equalToZero_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N16
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~4 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~4_combout  = (\ArithLogUnit|equalToZero_1|Equal0~0_combout  & (\ArithLogUnit|equalToZero_1|Equal0~3_combout  & (\ArithLogUnit|equalToZero_1|Equal0~1_combout  & \ArithLogUnit|equalToZero_1|Equal0~2_combout )))

	.dataa(\ArithLogUnit|equalToZero_1|Equal0~0_combout ),
	.datab(\ArithLogUnit|equalToZero_1|Equal0~3_combout ),
	.datac(\ArithLogUnit|equalToZero_1|Equal0~1_combout ),
	.datad(\ArithLogUnit|equalToZero_1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~4 .lut_mask = 16'h8000;
defparam \ArithLogUnit|equalToZero_1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N0
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~8 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~8_combout  = (!\ArithLogUnit|adder32_1|adder4_6|F [2] & (!\ArithLogUnit|adder32_1|adder4_6|F [1] & (!\ArithLogUnit|adder32_1|adder4_6|F [3] & !\ArithLogUnit|adder32_1|adder4_6|F [0])))

	.dataa(\ArithLogUnit|adder32_1|adder4_6|F [2]),
	.datab(\ArithLogUnit|adder32_1|adder4_6|F [1]),
	.datac(\ArithLogUnit|adder32_1|adder4_6|F [3]),
	.datad(\ArithLogUnit|adder32_1|adder4_6|F [0]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~8 .lut_mask = 16'h0001;
defparam \ArithLogUnit|equalToZero_1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N30
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~6 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~6_combout  = (!\ArithLogUnit|adder32_1|adder4_5|F [2] & (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23  $ (\ArithLogUnit|adder32_1|adder4_5|F~2_combout  $ (!\ArithLogUnit|mux2to1_1|y[23]~4_combout ))))

	.dataa(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\ArithLogUnit|adder32_1|adder4_5|F~2_combout ),
	.datac(\ArithLogUnit|mux2to1_1|y[23]~4_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F [2]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~6 .lut_mask = 16'h0069;
defparam \ArithLogUnit|equalToZero_1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N2
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~5 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~5_combout  = (!\ArithLogUnit|adder32_1|adder4_4|F [3] & (!\ArithLogUnit|adder32_1|adder4_4|F [0] & (!\ArithLogUnit|adder32_1|adder4_4|F [2] & !\ArithLogUnit|adder32_1|adder4_4|F [1])))

	.dataa(\ArithLogUnit|adder32_1|adder4_4|F [3]),
	.datab(\ArithLogUnit|adder32_1|adder4_4|F [0]),
	.datac(\ArithLogUnit|adder32_1|adder4_4|F [2]),
	.datad(\ArithLogUnit|adder32_1|adder4_4|F [1]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~5 .lut_mask = 16'h0001;
defparam \ArithLogUnit|equalToZero_1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N14
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~7 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~7_combout  = (\ArithLogUnit|equalToZero_1|Equal0~6_combout  & (!\ArithLogUnit|adder32_1|adder4_5|F [0] & (\ArithLogUnit|equalToZero_1|Equal0~5_combout  & !\ArithLogUnit|adder32_1|adder4_5|F [1])))

	.dataa(\ArithLogUnit|equalToZero_1|Equal0~6_combout ),
	.datab(\ArithLogUnit|adder32_1|adder4_5|F [0]),
	.datac(\ArithLogUnit|equalToZero_1|Equal0~5_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_5|F [1]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~7 .lut_mask = 16'h0020;
defparam \ArithLogUnit|equalToZero_1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N8
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~9 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~9_combout  = (!\ArithLogUnit|adder32_1|adder4_7|F [0] & (\ArithLogUnit|adder32_1|adder4_7|F~2_combout  $ (\ArithLogUnit|mux2to1_1|y[29]~5_combout  $ (!\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\ArithLogUnit|adder32_1|adder4_7|F~2_combout ),
	.datab(\ArithLogUnit|mux2to1_1|y[29]~5_combout ),
	.datac(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F [0]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~9 .lut_mask = 16'h0069;
defparam \ArithLogUnit|equalToZero_1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N16
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~10 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~10_combout  = (!\ArithLogUnit|adder32_1|adder4_7|F [2] & (\ArithLogUnit|adder32_1|adder4_7|F~4_combout  $ (\RegFile|gpReg_rtl_0|auto_generated|ram_block1a31  $ (!\ArithLogUnit|mux2to1_1|y[31]~6_combout ))))

	.dataa(\ArithLogUnit|adder32_1|adder4_7|F~4_combout ),
	.datab(\RegFile|gpReg_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\ArithLogUnit|mux2to1_1|y[31]~6_combout ),
	.datad(\ArithLogUnit|adder32_1|adder4_7|F [2]),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~10 .lut_mask = 16'h0069;
defparam \ArithLogUnit|equalToZero_1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N6
cycloneive_lcell_comb \ArithLogUnit|equalToZero_1|Equal0~11 (
// Equation(s):
// \ArithLogUnit|equalToZero_1|Equal0~11_combout  = (\ArithLogUnit|equalToZero_1|Equal0~8_combout  & (\ArithLogUnit|equalToZero_1|Equal0~7_combout  & (\ArithLogUnit|equalToZero_1|Equal0~9_combout  & \ArithLogUnit|equalToZero_1|Equal0~10_combout )))

	.dataa(\ArithLogUnit|equalToZero_1|Equal0~8_combout ),
	.datab(\ArithLogUnit|equalToZero_1|Equal0~7_combout ),
	.datac(\ArithLogUnit|equalToZero_1|Equal0~9_combout ),
	.datad(\ArithLogUnit|equalToZero_1|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ArithLogUnit|equalToZero_1|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ArithLogUnit|equalToZero_1|Equal0~11 .lut_mask = 16'h8000;
defparam \ArithLogUnit|equalToZero_1|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N30
cycloneive_lcell_comb \PC_Scr~1 (
// Equation(s):
// \PC_Scr~1_combout  = (\PC_Scr~0_combout  & (\CLU|Selector1~0_combout  $ (((\ArithLogUnit|equalToZero_1|Equal0~4_combout  & \ArithLogUnit|equalToZero_1|Equal0~11_combout )))))

	.dataa(\PC_Scr~0_combout ),
	.datab(\ArithLogUnit|equalToZero_1|Equal0~4_combout ),
	.datac(\CLU|Selector1~0_combout ),
	.datad(\ArithLogUnit|equalToZero_1|Equal0~11_combout ),
	.cin(gnd),
	.combout(\PC_Scr~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Scr~1 .lut_mask = 16'h28A0;
defparam \PC_Scr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N18
cycloneive_lcell_comb \PCPlus4_Mux|adder4_0|F[3] (
// Equation(s):
// \PCPlus4_Mux|adder4_0|F [3] = \PC|dataOut [3] $ (((\PC|dataOut [1] & (\PC|dataOut [2] & \PC|dataOut [0]))))

	.dataa(\PC|dataOut [1]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [0]),
	.datad(\PC|dataOut [3]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_0|F [3]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_0|F[3] .lut_mask = 16'h7F80;
defparam \PCPlus4_Mux|adder4_0|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N18
cycloneive_lcell_comb \PC_Mux_2|y[3]~3 (
// Equation(s):
// \PC_Mux_2|y[3]~3_combout  = \PCPlus4_Mux|adder4_0|F [3] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_0|F~2_combout  $ (\InstMem|insructionMemory~8_combout )))))

	.dataa(\PC_Scr~1_combout ),
	.datab(\PCPlus4_Mux|adder4_0|F [3]),
	.datac(\PCBranch|adder4_0|F~2_combout ),
	.datad(\InstMem|insructionMemory~8_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[3]~3 .lut_mask = 16'hC66C;
defparam \PC_Mux_2|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N19
dffeas \PC|dataOut[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[3] .is_wysiwyg = "true";
defparam \PC|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N0
cycloneive_lcell_comb \InstMem|insructionMemory~0 (
// Equation(s):
// \InstMem|insructionMemory~0_combout  = (\PC|dataOut [3]) # ((\PC|dataOut [4]) # ((\PC|dataOut [2] & !\PC|dataOut [1])))

	.dataa(\PC|dataOut [3]),
	.datab(\PC|dataOut [2]),
	.datac(\PC|dataOut [1]),
	.datad(\PC|dataOut [4]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~0 .lut_mask = 16'hFFAE;
defparam \InstMem|insructionMemory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N30
cycloneive_lcell_comb \InstMem|insructionMemory~2 (
// Equation(s):
// \InstMem|insructionMemory~2_combout  = (\InstMem|insructionMemory~0_combout ) # ((\PC|dataOut [5]) # (!\InstMem|insructionMemory~1_combout ))

	.dataa(gnd),
	.datab(\InstMem|insructionMemory~0_combout ),
	.datac(\PC|dataOut [5]),
	.datad(\InstMem|insructionMemory~1_combout ),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~2_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~2 .lut_mask = 16'hFCFF;
defparam \InstMem|insructionMemory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N4
cycloneive_lcell_comb \PC_Mux_2|y[0]~0 (
// Equation(s):
// \PC_Mux_2|y[0]~0_combout  = \PC|dataOut [0] $ (((\InstMem|insructionMemory~2_combout ) # (!\PC_Scr~1_combout )))

	.dataa(gnd),
	.datab(\InstMem|insructionMemory~2_combout ),
	.datac(\PC|dataOut [0]),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[0]~0 .lut_mask = 16'h3C0F;
defparam \PC_Mux_2|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N5
dffeas \PC|dataOut[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[0] .is_wysiwyg = "true";
defparam \PC|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N24
cycloneive_lcell_comb \PCPlus4_Mux|adder4_2|F~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_2|F~0_combout  = (\PC|dataOut [9] & (\PC|dataOut [8] & (\PC|dataOut [7] & \PCPlus4_Mux|adder4_1|F~1_combout )))

	.dataa(\PC|dataOut [9]),
	.datab(\PC|dataOut [8]),
	.datac(\PC|dataOut [7]),
	.datad(\PCPlus4_Mux|adder4_1|F~1_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_2|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_2|F~0 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_2|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N14
cycloneive_lcell_comb \PCPlus4_Mux|adder4_2|F[2] (
// Equation(s):
// \PCPlus4_Mux|adder4_2|F [2] = \PCPlus4_Mux|adder4_2|F~0_combout  $ (\PC|dataOut [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCPlus4_Mux|adder4_2|F~0_combout ),
	.datad(\PC|dataOut [10]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_2|F [2]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_2|F[2] .lut_mask = 16'h0FF0;
defparam \PCPlus4_Mux|adder4_2|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N20
cycloneive_lcell_comb \PCPlus4_Mux|adder4_2|F~1 (
// Equation(s):
// \PCPlus4_Mux|adder4_2|F~1_combout  = (\PCPlus4_Mux|adder4_1|F~1_combout  & (\PC|dataOut [7] & \PC|dataOut [8]))

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_1|F~1_combout ),
	.datac(\PC|dataOut [7]),
	.datad(\PC|dataOut [8]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_2|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_2|F~1 .lut_mask = 16'hC000;
defparam \PCPlus4_Mux|adder4_2|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N30
cycloneive_lcell_comb \PCBranch|adder4_2|F~1 (
// Equation(s):
// \PCBranch|adder4_2|F~1_combout  = (\PCBranch|adder4_2|F~0_combout  & ((\InstMem|insructionMemory~12_combout ) # (\PC|dataOut [9] $ (\PCPlus4_Mux|adder4_2|F~1_combout )))) # (!\PCBranch|adder4_2|F~0_combout  & (\InstMem|insructionMemory~12_combout  & 
// (\PC|dataOut [9] $ (\PCPlus4_Mux|adder4_2|F~1_combout ))))

	.dataa(\PC|dataOut [9]),
	.datab(\PCPlus4_Mux|adder4_2|F~1_combout ),
	.datac(\PCBranch|adder4_2|F~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_2|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_2|F~1 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_2|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N6
cycloneive_lcell_comb \PC_Mux_2|y[10]~10 (
// Equation(s):
// \PC_Mux_2|y[10]~10_combout  = \PCPlus4_Mux|adder4_2|F [2] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_2|F~1_combout  $ (\InstMem|insructionMemory~12_combout )))))

	.dataa(\PC_Scr~1_combout ),
	.datab(\PCPlus4_Mux|adder4_2|F [2]),
	.datac(\PCBranch|adder4_2|F~1_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[10]~10 .lut_mask = 16'hC66C;
defparam \PC_Mux_2|y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y62_N7
dffeas \PC|dataOut[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[10] .is_wysiwyg = "true";
defparam \PC|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N0
cycloneive_lcell_comb \PCPlus4_Mux|adder4_2|F[3] (
// Equation(s):
// \PCPlus4_Mux|adder4_2|F [3] = \PC|dataOut [11] $ (((\PCPlus4_Mux|adder4_2|F~0_combout  & \PC|dataOut [10])))

	.dataa(\PC|dataOut [11]),
	.datab(gnd),
	.datac(\PCPlus4_Mux|adder4_2|F~0_combout ),
	.datad(\PC|dataOut [10]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_2|F [3]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_2|F[3] .lut_mask = 16'h5AAA;
defparam \PCPlus4_Mux|adder4_2|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N26
cycloneive_lcell_comb \PCBranch|adder4_2|F~2 (
// Equation(s):
// \PCBranch|adder4_2|F~2_combout  = (\PCBranch|adder4_2|F~1_combout  & ((\InstMem|insructionMemory~12_combout ) # (\PC|dataOut [10] $ (\PCPlus4_Mux|adder4_2|F~0_combout )))) # (!\PCBranch|adder4_2|F~1_combout  & (\InstMem|insructionMemory~12_combout  & 
// (\PC|dataOut [10] $ (\PCPlus4_Mux|adder4_2|F~0_combout ))))

	.dataa(\PC|dataOut [10]),
	.datab(\PCPlus4_Mux|adder4_2|F~0_combout ),
	.datac(\PCBranch|adder4_2|F~1_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_2|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_2|F~2 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_2|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N8
cycloneive_lcell_comb \PC_Mux_2|y[11]~11 (
// Equation(s):
// \PC_Mux_2|y[11]~11_combout  = \PCPlus4_Mux|adder4_2|F [3] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_2|F~2_combout  $ (\InstMem|insructionMemory~12_combout )))))

	.dataa(\PC_Scr~1_combout ),
	.datab(\PCPlus4_Mux|adder4_2|F [3]),
	.datac(\PCBranch|adder4_2|F~2_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[11]~11 .lut_mask = 16'hC66C;
defparam \PC_Mux_2|y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y62_N9
dffeas \PC|dataOut[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[11] .is_wysiwyg = "true";
defparam \PC|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N16
cycloneive_lcell_comb \PCPlus4_Mux|adder4_2|F~2 (
// Equation(s):
// \PCPlus4_Mux|adder4_2|F~2_combout  = (\PCPlus4_Mux|adder4_2|F~0_combout  & \PC|dataOut [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCPlus4_Mux|adder4_2|F~0_combout ),
	.datad(\PC|dataOut [10]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_2|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_2|F~2 .lut_mask = 16'hF000;
defparam \PCPlus4_Mux|adder4_2|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N18
cycloneive_lcell_comb \PCBranch|adder4_2|Cout~0 (
// Equation(s):
// \PCBranch|adder4_2|Cout~0_combout  = (\PCBranch|adder4_2|F~2_combout  & ((\InstMem|insructionMemory~12_combout ) # (\PC|dataOut [11] $ (\PCPlus4_Mux|adder4_2|F~2_combout )))) # (!\PCBranch|adder4_2|F~2_combout  & (\InstMem|insructionMemory~12_combout  & 
// (\PC|dataOut [11] $ (\PCPlus4_Mux|adder4_2|F~2_combout ))))

	.dataa(\PC|dataOut [11]),
	.datab(\PCPlus4_Mux|adder4_2|F~2_combout ),
	.datac(\PCBranch|adder4_2|F~2_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_2|Cout~0 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N8
cycloneive_lcell_comb \PCPlus4_Mux|adder4_3|F[0] (
// Equation(s):
// \PCPlus4_Mux|adder4_3|F [0] = \PC|dataOut [12] $ (((\PC|dataOut [10] & (\PCPlus4_Mux|adder4_2|F~0_combout  & \PC|dataOut [11]))))

	.dataa(\PC|dataOut [10]),
	.datab(\PCPlus4_Mux|adder4_2|F~0_combout ),
	.datac(\PC|dataOut [11]),
	.datad(\PC|dataOut [12]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_3|F [0]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_3|F[0] .lut_mask = 16'h7F80;
defparam \PCPlus4_Mux|adder4_3|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N20
cycloneive_lcell_comb \PC_Mux_2|y[12]~12 (
// Equation(s):
// \PC_Mux_2|y[12]~12_combout  = \PCPlus4_Mux|adder4_3|F [0] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_2|Cout~0_combout  $ (\InstMem|insructionMemory~12_combout )))))

	.dataa(\PCBranch|adder4_2|Cout~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\PCPlus4_Mux|adder4_3|F [0]),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[12]~12 .lut_mask = 16'h96F0;
defparam \PC_Mux_2|y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N21
dffeas \PC|dataOut[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[12] .is_wysiwyg = "true";
defparam \PC|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N2
cycloneive_lcell_comb \PCPlus4_Mux|adder4_3|F~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_3|F~0_combout  = (\PC|dataOut [10] & (\PCPlus4_Mux|adder4_2|F~0_combout  & (\PC|dataOut [11] & \PC|dataOut [12])))

	.dataa(\PC|dataOut [10]),
	.datab(\PCPlus4_Mux|adder4_2|F~0_combout ),
	.datac(\PC|dataOut [11]),
	.datad(\PC|dataOut [12]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_3|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_3|F~0 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_3|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N24
cycloneive_lcell_comb \PCPlus4_Mux|adder4_3|F[1] (
// Equation(s):
// \PCPlus4_Mux|adder4_3|F [1] = \PCPlus4_Mux|adder4_3|F~0_combout  $ (\PC|dataOut [13])

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_3|F~0_combout ),
	.datac(gnd),
	.datad(\PC|dataOut [13]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_3|F [1]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_3|F[1] .lut_mask = 16'h33CC;
defparam \PCPlus4_Mux|adder4_3|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N26
cycloneive_lcell_comb \PCPlus4_Mux|adder4_2|Cout~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_2|Cout~0_combout  = (\PCPlus4_Mux|adder4_2|F~0_combout  & (\PC|dataOut [11] & \PC|dataOut [10]))

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_2|F~0_combout ),
	.datac(\PC|dataOut [11]),
	.datad(\PC|dataOut [10]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_2|Cout~0 .lut_mask = 16'hC000;
defparam \PCPlus4_Mux|adder4_2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N16
cycloneive_lcell_comb \PCBranch|adder4_3|F~0 (
// Equation(s):
// \PCBranch|adder4_3|F~0_combout  = (\PCBranch|adder4_2|Cout~0_combout  & ((\InstMem|insructionMemory~12_combout ) # (\PCPlus4_Mux|adder4_2|Cout~0_combout  $ (\PC|dataOut [12])))) # (!\PCBranch|adder4_2|Cout~0_combout  & 
// (\InstMem|insructionMemory~12_combout  & (\PCPlus4_Mux|adder4_2|Cout~0_combout  $ (\PC|dataOut [12]))))

	.dataa(\PCPlus4_Mux|adder4_2|Cout~0_combout ),
	.datab(\PC|dataOut [12]),
	.datac(\PCBranch|adder4_2|Cout~0_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_3|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_3|F~0 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_3|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N0
cycloneive_lcell_comb \InstMem|insructionMemory~14 (
// Equation(s):
// \InstMem|insructionMemory~14_combout  = (\InstMem|insructionMemory~1_combout  & (!\PC|dataOut [4] & (\InstMem|insructionMemory~13_combout  & !\PC|dataOut [5])))

	.dataa(\InstMem|insructionMemory~1_combout ),
	.datab(\PC|dataOut [4]),
	.datac(\InstMem|insructionMemory~13_combout ),
	.datad(\PC|dataOut [5]),
	.cin(gnd),
	.combout(\InstMem|insructionMemory~14_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|insructionMemory~14 .lut_mask = 16'h0020;
defparam \InstMem|insructionMemory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N18
cycloneive_lcell_comb \PC_Mux_2|y[13]~13 (
// Equation(s):
// \PC_Mux_2|y[13]~13_combout  = \PCPlus4_Mux|adder4_3|F [1] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_3|F~0_combout  $ (\InstMem|insructionMemory~14_combout )))))

	.dataa(\PCPlus4_Mux|adder4_3|F [1]),
	.datab(\PCBranch|adder4_3|F~0_combout ),
	.datac(\InstMem|insructionMemory~14_combout ),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[13]~13 .lut_mask = 16'h96AA;
defparam \PC_Mux_2|y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N19
dffeas \PC|dataOut[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[13] .is_wysiwyg = "true";
defparam \PC|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N10
cycloneive_lcell_comb \PCPlus4_Mux|adder4_3|F[2] (
// Equation(s):
// \PCPlus4_Mux|adder4_3|F [2] = \PC|dataOut [14] $ (((\PCPlus4_Mux|adder4_3|F~0_combout  & \PC|dataOut [13])))

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_3|F~0_combout ),
	.datac(\PC|dataOut [14]),
	.datad(\PC|dataOut [13]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_3|F [2]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_3|F[2] .lut_mask = 16'h3CF0;
defparam \PCPlus4_Mux|adder4_3|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N0
cycloneive_lcell_comb \PCBranch|adder4_3|F~1 (
// Equation(s):
// \PCBranch|adder4_3|F~1_combout  = (\InstMem|insructionMemory~14_combout  & ((\PCBranch|adder4_3|F~0_combout ) # (\PC|dataOut [13] $ (\PCPlus4_Mux|adder4_3|F~0_combout )))) # (!\InstMem|insructionMemory~14_combout  & (\PCBranch|adder4_3|F~0_combout  & 
// (\PC|dataOut [13] $ (\PCPlus4_Mux|adder4_3|F~0_combout ))))

	.dataa(\PC|dataOut [13]),
	.datab(\PCPlus4_Mux|adder4_3|F~0_combout ),
	.datac(\InstMem|insructionMemory~14_combout ),
	.datad(\PCBranch|adder4_3|F~0_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_3|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_3|F~1 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_3|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N4
cycloneive_lcell_comb \PC_Mux_2|y[14]~14 (
// Equation(s):
// \PC_Mux_2|y[14]~14_combout  = \PCPlus4_Mux|adder4_3|F [2] $ (((\PC_Scr~1_combout  & (\InstMem|insructionMemory~12_combout  $ (\PCBranch|adder4_3|F~1_combout )))))

	.dataa(\PCPlus4_Mux|adder4_3|F [2]),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\PCBranch|adder4_3|F~1_combout ),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[14]~14 .lut_mask = 16'h96AA;
defparam \PC_Mux_2|y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N5
dffeas \PC|dataOut[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[14] .is_wysiwyg = "true";
defparam \PC|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N12
cycloneive_lcell_comb \PCPlus4_Mux|adder4_3|F~1 (
// Equation(s):
// \PCPlus4_Mux|adder4_3|F~1_combout  = (\PCPlus4_Mux|adder4_3|F~0_combout  & \PC|dataOut [13])

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_3|F~0_combout ),
	.datac(gnd),
	.datad(\PC|dataOut [13]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_3|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_3|F~1 .lut_mask = 16'hCC00;
defparam \PCPlus4_Mux|adder4_3|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N30
cycloneive_lcell_comb \PCBranch|adder4_3|F~2 (
// Equation(s):
// \PCBranch|adder4_3|F~2_combout  = (\InstMem|insructionMemory~12_combout  & ((\PCBranch|adder4_3|F~1_combout ) # (\PCPlus4_Mux|adder4_3|F~1_combout  $ (\PC|dataOut [14])))) # (!\InstMem|insructionMemory~12_combout  & (\PCBranch|adder4_3|F~1_combout  & 
// (\PCPlus4_Mux|adder4_3|F~1_combout  $ (\PC|dataOut [14]))))

	.dataa(\PCPlus4_Mux|adder4_3|F~1_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\PC|dataOut [14]),
	.datad(\PCBranch|adder4_3|F~1_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_3|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_3|F~2 .lut_mask = 16'hDE48;
defparam \PCBranch|adder4_3|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N14
cycloneive_lcell_comb \PCPlus4_Mux|adder4_3|F[3] (
// Equation(s):
// \PCPlus4_Mux|adder4_3|F [3] = \PC|dataOut [15] $ (((\PCPlus4_Mux|adder4_3|F~0_combout  & (\PC|dataOut [14] & \PC|dataOut [13]))))

	.dataa(\PC|dataOut [15]),
	.datab(\PCPlus4_Mux|adder4_3|F~0_combout ),
	.datac(\PC|dataOut [14]),
	.datad(\PC|dataOut [13]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_3|F [3]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_3|F[3] .lut_mask = 16'h6AAA;
defparam \PCPlus4_Mux|adder4_3|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N22
cycloneive_lcell_comb \PC_Mux_2|y[15]~15 (
// Equation(s):
// \PC_Mux_2|y[15]~15_combout  = \PCPlus4_Mux|adder4_3|F [3] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_3|F~2_combout  $ (\InstMem|insructionMemory~12_combout )))))

	.dataa(\PCBranch|adder4_3|F~2_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\PCPlus4_Mux|adder4_3|F [3]),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[15]~15 .lut_mask = 16'h96F0;
defparam \PC_Mux_2|y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N23
dffeas \PC|dataOut[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[15] .is_wysiwyg = "true";
defparam \PC|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N28
cycloneive_lcell_comb \PCPlus4_Mux|adder4_3|F~2 (
// Equation(s):
// \PCPlus4_Mux|adder4_3|F~2_combout  = (\PCPlus4_Mux|adder4_3|F~0_combout  & (\PC|dataOut [14] & \PC|dataOut [13]))

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_3|F~0_combout ),
	.datac(\PC|dataOut [14]),
	.datad(\PC|dataOut [13]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_3|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_3|F~2 .lut_mask = 16'hC000;
defparam \PCPlus4_Mux|adder4_3|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N10
cycloneive_lcell_comb \PCPlus4_Mux|adder4_4|F[0] (
// Equation(s):
// \PCPlus4_Mux|adder4_4|F [0] = \PC|dataOut [16] $ (((\PC|dataOut [15] & \PCPlus4_Mux|adder4_3|F~2_combout )))

	.dataa(\PC|dataOut [15]),
	.datab(gnd),
	.datac(\PCPlus4_Mux|adder4_3|F~2_combout ),
	.datad(\PC|dataOut [16]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_4|F [0]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_4|F[0] .lut_mask = 16'h5FA0;
defparam \PCPlus4_Mux|adder4_4|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N6
cycloneive_lcell_comb \PCBranch|adder4_3|Cout~0 (
// Equation(s):
// \PCBranch|adder4_3|Cout~0_combout  = (\PCBranch|adder4_3|F~2_combout  & ((\InstMem|insructionMemory~12_combout ) # (\PC|dataOut [15] $ (\PCPlus4_Mux|adder4_3|F~2_combout )))) # (!\PCBranch|adder4_3|F~2_combout  & (\InstMem|insructionMemory~12_combout  & 
// (\PC|dataOut [15] $ (\PCPlus4_Mux|adder4_3|F~2_combout ))))

	.dataa(\PC|dataOut [15]),
	.datab(\PCPlus4_Mux|adder4_3|F~2_combout ),
	.datac(\PCBranch|adder4_3|F~2_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_3|Cout~0 .lut_mask = 16'hF660;
defparam \PCBranch|adder4_3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N16
cycloneive_lcell_comb \PC_Mux_2|y[16]~16 (
// Equation(s):
// \PC_Mux_2|y[16]~16_combout  = \PCPlus4_Mux|adder4_4|F [0] $ (((\PC_Scr~1_combout  & (\Sign_Extend_1|Out [16] $ (\PCBranch|adder4_3|Cout~0_combout )))))

	.dataa(\PCPlus4_Mux|adder4_4|F [0]),
	.datab(\Sign_Extend_1|Out [16]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCBranch|adder4_3|Cout~0_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[16]~16 .lut_mask = 16'h9A6A;
defparam \PC_Mux_2|y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y61_N17
dffeas \PC|dataOut[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[16] .is_wysiwyg = "true";
defparam \PC|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N26
cycloneive_lcell_comb \PCBranch|adder4_4|F~0 (
// Equation(s):
// \PCBranch|adder4_4|F~0_combout  = (\PCPlus4_Mux|adder4_4|F [0] & ((\PCBranch|adder4_3|Cout~0_combout ) # ((\InstMem|insructionMemory~12_combout  & !\CLU|WideOr8~0_combout )))) # (!\PCPlus4_Mux|adder4_4|F [0] & (\InstMem|insructionMemory~12_combout  & 
// (!\CLU|WideOr8~0_combout  & \PCBranch|adder4_3|Cout~0_combout )))

	.dataa(\PCPlus4_Mux|adder4_4|F [0]),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\CLU|WideOr8~0_combout ),
	.datad(\PCBranch|adder4_3|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_4|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_4|F~0 .lut_mask = 16'hAE08;
defparam \PCBranch|adder4_4|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N20
cycloneive_lcell_comb \PCPlus4_Mux|adder4_4|F[1] (
// Equation(s):
// \PCPlus4_Mux|adder4_4|F [1] = \PC|dataOut [17] $ (((\PC|dataOut [15] & (\PCPlus4_Mux|adder4_3|F~2_combout  & \PC|dataOut [16]))))

	.dataa(\PC|dataOut [15]),
	.datab(\PC|dataOut [17]),
	.datac(\PCPlus4_Mux|adder4_3|F~2_combout ),
	.datad(\PC|dataOut [16]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_4|F [1]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_4|F[1] .lut_mask = 16'h6CCC;
defparam \PCPlus4_Mux|adder4_4|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N18
cycloneive_lcell_comb \PC_Mux_2|y[17]~17 (
// Equation(s):
// \PC_Mux_2|y[17]~17_combout  = \PCPlus4_Mux|adder4_4|F [1] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_4|F~0_combout  $ (\Sign_Extend_1|Out [16])))))

	.dataa(\PCBranch|adder4_4|F~0_combout ),
	.datab(\PCPlus4_Mux|adder4_4|F [1]),
	.datac(\Sign_Extend_1|Out [16]),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[17]~17 .lut_mask = 16'h96CC;
defparam \PC_Mux_2|y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y61_N19
dffeas \PC|dataOut[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[17] .is_wysiwyg = "true";
defparam \PC|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N12
cycloneive_lcell_comb \PCPlus4_Mux|adder4_4|F~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_4|F~0_combout  = (\PC|dataOut [15] & (\PC|dataOut [17] & (\PCPlus4_Mux|adder4_3|F~2_combout  & \PC|dataOut [16])))

	.dataa(\PC|dataOut [15]),
	.datab(\PC|dataOut [17]),
	.datac(\PCPlus4_Mux|adder4_3|F~2_combout ),
	.datad(\PC|dataOut [16]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_4|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_4|F~0 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_4|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N14
cycloneive_lcell_comb \PCPlus4_Mux|adder4_4|F[2] (
// Equation(s):
// \PCPlus4_Mux|adder4_4|F [2] = \PCPlus4_Mux|adder4_4|F~0_combout  $ (\PC|dataOut [18])

	.dataa(\PCPlus4_Mux|adder4_4|F~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|dataOut [18]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_4|F [2]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_4|F[2] .lut_mask = 16'h55AA;
defparam \PCPlus4_Mux|adder4_4|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N22
cycloneive_lcell_comb \PCBranch|adder4_4|F~1 (
// Equation(s):
// \PCBranch|adder4_4|F~1_combout  = (\PCBranch|adder4_4|F~0_combout  & ((\PCPlus4_Mux|adder4_4|F [1]) # ((!\CLU|WideOr8~0_combout  & \InstMem|insructionMemory~12_combout )))) # (!\PCBranch|adder4_4|F~0_combout  & (!\CLU|WideOr8~0_combout  & 
// (\InstMem|insructionMemory~12_combout  & \PCPlus4_Mux|adder4_4|F [1])))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\PCBranch|adder4_4|F~0_combout ),
	.datad(\PCPlus4_Mux|adder4_4|F [1]),
	.cin(gnd),
	.combout(\PCBranch|adder4_4|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_4|F~1 .lut_mask = 16'hF440;
defparam \PCBranch|adder4_4|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N0
cycloneive_lcell_comb \PC_Mux_2|y[18]~18 (
// Equation(s):
// \PC_Mux_2|y[18]~18_combout  = \PCPlus4_Mux|adder4_4|F [2] $ (((\PC_Scr~1_combout  & (\Sign_Extend_1|Out [16] $ (\PCBranch|adder4_4|F~1_combout )))))

	.dataa(\Sign_Extend_1|Out [16]),
	.datab(\PCPlus4_Mux|adder4_4|F [2]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCBranch|adder4_4|F~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[18]~18 .lut_mask = 16'h9C6C;
defparam \PC_Mux_2|y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N1
dffeas \PC|dataOut[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[18] .is_wysiwyg = "true";
defparam \PC|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N22
cycloneive_lcell_comb \PCBranch|adder4_4|F~2 (
// Equation(s):
// \PCBranch|adder4_4|F~2_combout  = (\PCPlus4_Mux|adder4_4|F [2] & ((\PCBranch|adder4_4|F~1_combout ) # ((!\CLU|WideOr8~0_combout  & \InstMem|insructionMemory~12_combout )))) # (!\PCPlus4_Mux|adder4_4|F [2] & (!\CLU|WideOr8~0_combout  & 
// (\InstMem|insructionMemory~12_combout  & \PCBranch|adder4_4|F~1_combout )))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\PCPlus4_Mux|adder4_4|F [2]),
	.datac(\InstMem|insructionMemory~12_combout ),
	.datad(\PCBranch|adder4_4|F~1_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_4|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_4|F~2 .lut_mask = 16'hDC40;
defparam \PCBranch|adder4_4|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N12
cycloneive_lcell_comb \PCPlus4_Mux|adder4_4|F[3] (
// Equation(s):
// \PCPlus4_Mux|adder4_4|F [3] = \PC|dataOut [19] $ (((\PCPlus4_Mux|adder4_4|F~0_combout  & \PC|dataOut [18])))

	.dataa(\PCPlus4_Mux|adder4_4|F~0_combout ),
	.datab(gnd),
	.datac(\PC|dataOut [19]),
	.datad(\PC|dataOut [18]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_4|F [3]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_4|F[3] .lut_mask = 16'h5AF0;
defparam \PCPlus4_Mux|adder4_4|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N30
cycloneive_lcell_comb \PC_Mux_2|y[19]~19 (
// Equation(s):
// \PC_Mux_2|y[19]~19_combout  = \PCPlus4_Mux|adder4_4|F [3] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_4|F~2_combout  $ (\Sign_Extend_1|Out [16])))))

	.dataa(\PCBranch|adder4_4|F~2_combout ),
	.datab(\Sign_Extend_1|Out [16]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCPlus4_Mux|adder4_4|F [3]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[19]~19 .lut_mask = 16'h9F60;
defparam \PC_Mux_2|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N31
dffeas \PC|dataOut[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[19] .is_wysiwyg = "true";
defparam \PC|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N26
cycloneive_lcell_comb \PCBranch|adder4_4|Cout~0 (
// Equation(s):
// \PCBranch|adder4_4|Cout~0_combout  = (\PCBranch|adder4_4|F~2_combout  & ((\PCPlus4_Mux|adder4_4|F [3]) # ((!\CLU|WideOr8~0_combout  & \InstMem|insructionMemory~12_combout )))) # (!\PCBranch|adder4_4|F~2_combout  & (!\CLU|WideOr8~0_combout  & 
// (\InstMem|insructionMemory~12_combout  & \PCPlus4_Mux|adder4_4|F [3])))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\PCBranch|adder4_4|F~2_combout ),
	.datad(\PCPlus4_Mux|adder4_4|F [3]),
	.cin(gnd),
	.combout(\PCBranch|adder4_4|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_4|Cout~0 .lut_mask = 16'hF440;
defparam \PCBranch|adder4_4|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N8
cycloneive_lcell_comb \PCPlus4_Mux|adder4_5|F[0] (
// Equation(s):
// \PCPlus4_Mux|adder4_5|F [0] = \PC|dataOut [20] $ (((\PCPlus4_Mux|adder4_4|F~0_combout  & (\PC|dataOut [18] & \PC|dataOut [19]))))

	.dataa(\PCPlus4_Mux|adder4_4|F~0_combout ),
	.datab(\PC|dataOut [18]),
	.datac(\PC|dataOut [19]),
	.datad(\PC|dataOut [20]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_5|F [0]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_5|F[0] .lut_mask = 16'h7F80;
defparam \PCPlus4_Mux|adder4_5|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N16
cycloneive_lcell_comb \PC_Mux_2|y[20]~20 (
// Equation(s):
// \PC_Mux_2|y[20]~20_combout  = \PCPlus4_Mux|adder4_5|F [0] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_4|Cout~0_combout  $ (\Sign_Extend_1|Out [16])))))

	.dataa(\PCBranch|adder4_4|Cout~0_combout ),
	.datab(\PCPlus4_Mux|adder4_5|F [0]),
	.datac(\PC_Scr~1_combout ),
	.datad(\Sign_Extend_1|Out [16]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[20]~20 .lut_mask = 16'h9C6C;
defparam \PC_Mux_2|y[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N17
dffeas \PC|dataOut[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[20] .is_wysiwyg = "true";
defparam \PC|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N24
cycloneive_lcell_comb \PCPlus4_Mux|adder4_5|F~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_5|F~0_combout  = (\PCPlus4_Mux|adder4_4|F~0_combout  & (\PC|dataOut [18] & (\PC|dataOut [19] & \PC|dataOut [20])))

	.dataa(\PCPlus4_Mux|adder4_4|F~0_combout ),
	.datab(\PC|dataOut [18]),
	.datac(\PC|dataOut [19]),
	.datad(\PC|dataOut [20]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_5|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_5|F~0 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_5|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N18
cycloneive_lcell_comb \PCPlus4_Mux|adder4_5|F[1] (
// Equation(s):
// \PCPlus4_Mux|adder4_5|F [1] = \PCPlus4_Mux|adder4_5|F~0_combout  $ (\PC|dataOut [21])

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_5|F~0_combout ),
	.datac(gnd),
	.datad(\PC|dataOut [21]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_5|F [1]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_5|F[1] .lut_mask = 16'h33CC;
defparam \PCPlus4_Mux|adder4_5|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N28
cycloneive_lcell_comb \PCBranch|adder4_5|F~0 (
// Equation(s):
// \PCBranch|adder4_5|F~0_combout  = (\PCPlus4_Mux|adder4_4|F [3] & ((\Sign_Extend_1|Out [16]) # ((\PCPlus4_Mux|adder4_5|F [0] & \PCBranch|adder4_4|F~2_combout )))) # (!\PCPlus4_Mux|adder4_4|F [3] & (\Sign_Extend_1|Out [16] & ((\PCPlus4_Mux|adder4_5|F [0]) # 
// (\PCBranch|adder4_4|F~2_combout ))))

	.dataa(\PCPlus4_Mux|adder4_4|F [3]),
	.datab(\PCPlus4_Mux|adder4_5|F [0]),
	.datac(\PCBranch|adder4_4|F~2_combout ),
	.datad(\Sign_Extend_1|Out [16]),
	.cin(gnd),
	.combout(\PCBranch|adder4_5|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_5|F~0 .lut_mask = 16'hFE80;
defparam \PCBranch|adder4_5|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N2
cycloneive_lcell_comb \PC_Mux_2|y[21]~21 (
// Equation(s):
// \PC_Mux_2|y[21]~21_combout  = \PCPlus4_Mux|adder4_5|F [1] $ (((\PC_Scr~1_combout  & (\Sign_Extend_1|Out [16] $ (\PCBranch|adder4_5|F~0_combout )))))

	.dataa(\Sign_Extend_1|Out [16]),
	.datab(\PCPlus4_Mux|adder4_5|F [1]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCBranch|adder4_5|F~0_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[21]~21 .lut_mask = 16'h9C6C;
defparam \PC_Mux_2|y[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N3
dffeas \PC|dataOut[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[21] .is_wysiwyg = "true";
defparam \PC|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N22
cycloneive_lcell_comb \PCPlus4_Mux|adder4_5|F[2] (
// Equation(s):
// \PCPlus4_Mux|adder4_5|F [2] = \PC|dataOut [22] $ (((\PC|dataOut [21] & \PCPlus4_Mux|adder4_5|F~0_combout )))

	.dataa(\PC|dataOut [21]),
	.datab(\PCPlus4_Mux|adder4_5|F~0_combout ),
	.datac(gnd),
	.datad(\PC|dataOut [22]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_5|F [2]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_5|F[2] .lut_mask = 16'h7788;
defparam \PCPlus4_Mux|adder4_5|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N10
cycloneive_lcell_comb \PCBranch|adder4_5|F~1 (
// Equation(s):
// \PCBranch|adder4_5|F~1_combout  = (\PCPlus4_Mux|adder4_5|F [1] & ((\PCBranch|adder4_5|F~0_combout ) # ((!\CLU|WideOr8~0_combout  & \InstMem|insructionMemory~12_combout )))) # (!\PCPlus4_Mux|adder4_5|F [1] & (!\CLU|WideOr8~0_combout  & 
// (\InstMem|insructionMemory~12_combout  & \PCBranch|adder4_5|F~0_combout )))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\PCPlus4_Mux|adder4_5|F [1]),
	.datac(\InstMem|insructionMemory~12_combout ),
	.datad(\PCBranch|adder4_5|F~0_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_5|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_5|F~1 .lut_mask = 16'hDC40;
defparam \PCBranch|adder4_5|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N28
cycloneive_lcell_comb \PC_Mux_2|y[22]~22 (
// Equation(s):
// \PC_Mux_2|y[22]~22_combout  = \PCPlus4_Mux|adder4_5|F [2] $ (((\PC_Scr~1_combout  & (\Sign_Extend_1|Out [16] $ (\PCBranch|adder4_5|F~1_combout )))))

	.dataa(\PCPlus4_Mux|adder4_5|F [2]),
	.datab(\Sign_Extend_1|Out [16]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCBranch|adder4_5|F~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[22]~22 .lut_mask = 16'h9A6A;
defparam \PC_Mux_2|y[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N29
dffeas \PC|dataOut[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[22] .is_wysiwyg = "true";
defparam \PC|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N30
cycloneive_lcell_comb \PCBranch|adder4_5|F~2 (
// Equation(s):
// \PCBranch|adder4_5|F~2_combout  = (\PCPlus4_Mux|adder4_5|F [2] & ((\PCBranch|adder4_5|F~1_combout ) # ((\InstMem|insructionMemory~12_combout  & !\CLU|WideOr8~0_combout )))) # (!\PCPlus4_Mux|adder4_5|F [2] & (\InstMem|insructionMemory~12_combout  & 
// (!\CLU|WideOr8~0_combout  & \PCBranch|adder4_5|F~1_combout )))

	.dataa(\PCPlus4_Mux|adder4_5|F [2]),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\CLU|WideOr8~0_combout ),
	.datad(\PCBranch|adder4_5|F~1_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_5|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_5|F~2 .lut_mask = 16'hAE08;
defparam \PCBranch|adder4_5|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N0
cycloneive_lcell_comb \PCPlus4_Mux|adder4_5|F[3] (
// Equation(s):
// \PCPlus4_Mux|adder4_5|F [3] = \PC|dataOut [23] $ (((\PC|dataOut [21] & (\PC|dataOut [22] & \PCPlus4_Mux|adder4_5|F~0_combout ))))

	.dataa(\PC|dataOut [21]),
	.datab(\PC|dataOut [22]),
	.datac(\PC|dataOut [23]),
	.datad(\PCPlus4_Mux|adder4_5|F~0_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_5|F [3]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_5|F[3] .lut_mask = 16'h78F0;
defparam \PCPlus4_Mux|adder4_5|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N2
cycloneive_lcell_comb \PC_Mux_2|y[23]~23 (
// Equation(s):
// \PC_Mux_2|y[23]~23_combout  = \PCPlus4_Mux|adder4_5|F [3] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_5|F~2_combout  $ (\Sign_Extend_1|Out [16])))))

	.dataa(\PCBranch|adder4_5|F~2_combout ),
	.datab(\Sign_Extend_1|Out [16]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCPlus4_Mux|adder4_5|F [3]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[23]~23 .lut_mask = 16'h9F60;
defparam \PC_Mux_2|y[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N3
dffeas \PC|dataOut[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[23] .is_wysiwyg = "true";
defparam \PC|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N20
cycloneive_lcell_comb \PCBranch|adder4_5|Cout~0 (
// Equation(s):
// \PCBranch|adder4_5|Cout~0_combout  = (\PCBranch|adder4_5|F~2_combout  & ((\PCPlus4_Mux|adder4_5|F [3]) # ((\InstMem|insructionMemory~12_combout  & !\CLU|WideOr8~0_combout )))) # (!\PCBranch|adder4_5|F~2_combout  & (\InstMem|insructionMemory~12_combout  & 
// (!\CLU|WideOr8~0_combout  & \PCPlus4_Mux|adder4_5|F [3])))

	.dataa(\PCBranch|adder4_5|F~2_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\CLU|WideOr8~0_combout ),
	.datad(\PCPlus4_Mux|adder4_5|F [3]),
	.cin(gnd),
	.combout(\PCBranch|adder4_5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_5|Cout~0 .lut_mask = 16'hAE08;
defparam \PCBranch|adder4_5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N24
cycloneive_lcell_comb \PCPlus4_Mux|adder4_5|Cout~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_5|Cout~0_combout  = (\PC|dataOut [21] & (\PC|dataOut [22] & (\PC|dataOut [23] & \PCPlus4_Mux|adder4_5|F~0_combout )))

	.dataa(\PC|dataOut [21]),
	.datab(\PC|dataOut [22]),
	.datac(\PC|dataOut [23]),
	.datad(\PCPlus4_Mux|adder4_5|F~0_combout ),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_5|Cout~0 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N18
cycloneive_lcell_comb \PCPlus4_Mux|adder4_6|F[0] (
// Equation(s):
// \PCPlus4_Mux|adder4_6|F [0] = \PCPlus4_Mux|adder4_5|Cout~0_combout  $ (\PC|dataOut [24])

	.dataa(gnd),
	.datab(\PCPlus4_Mux|adder4_5|Cout~0_combout ),
	.datac(gnd),
	.datad(\PC|dataOut [24]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_6|F [0]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_6|F[0] .lut_mask = 16'h33CC;
defparam \PCPlus4_Mux|adder4_6|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N8
cycloneive_lcell_comb \PC_Mux_2|y[24]~24 (
// Equation(s):
// \PC_Mux_2|y[24]~24_combout  = \PCPlus4_Mux|adder4_6|F [0] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_5|Cout~0_combout  $ (\Sign_Extend_1|Out [16])))))

	.dataa(\PCBranch|adder4_5|Cout~0_combout ),
	.datab(\Sign_Extend_1|Out [16]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCPlus4_Mux|adder4_6|F [0]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[24]~24 .lut_mask = 16'h9F60;
defparam \PC_Mux_2|y[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N9
dffeas \PC|dataOut[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[24] .is_wysiwyg = "true";
defparam \PC|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N6
cycloneive_lcell_comb \PCPlus4_Mux|adder4_6|F[1] (
// Equation(s):
// \PCPlus4_Mux|adder4_6|F [1] = \PC|dataOut [25] $ (((\PCPlus4_Mux|adder4_5|Cout~0_combout  & \PC|dataOut [24])))

	.dataa(\PC|dataOut [25]),
	.datab(\PCPlus4_Mux|adder4_5|Cout~0_combout ),
	.datac(gnd),
	.datad(\PC|dataOut [24]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_6|F [1]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_6|F[1] .lut_mask = 16'h66AA;
defparam \PCPlus4_Mux|adder4_6|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N12
cycloneive_lcell_comb \PCBranch|adder4_6|F~0 (
// Equation(s):
// \PCBranch|adder4_6|F~0_combout  = (\PCBranch|adder4_5|F~2_combout  & ((\Sign_Extend_1|Out [16]) # ((\PCPlus4_Mux|adder4_5|F [3] & \PCPlus4_Mux|adder4_6|F [0])))) # (!\PCBranch|adder4_5|F~2_combout  & (\Sign_Extend_1|Out [16] & ((\PCPlus4_Mux|adder4_5|F 
// [3]) # (\PCPlus4_Mux|adder4_6|F [0]))))

	.dataa(\PCBranch|adder4_5|F~2_combout ),
	.datab(\PCPlus4_Mux|adder4_5|F [3]),
	.datac(\Sign_Extend_1|Out [16]),
	.datad(\PCPlus4_Mux|adder4_6|F [0]),
	.cin(gnd),
	.combout(\PCBranch|adder4_6|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_6|F~0 .lut_mask = 16'hF8E0;
defparam \PCBranch|adder4_6|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N10
cycloneive_lcell_comb \PC_Mux_2|y[25]~25 (
// Equation(s):
// \PC_Mux_2|y[25]~25_combout  = \PCPlus4_Mux|adder4_6|F [1] $ (((\PC_Scr~1_combout  & (\Sign_Extend_1|Out [16] $ (\PCBranch|adder4_6|F~0_combout )))))

	.dataa(\PCPlus4_Mux|adder4_6|F [1]),
	.datab(\Sign_Extend_1|Out [16]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCBranch|adder4_6|F~0_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[25]~25 .lut_mask = 16'h9A6A;
defparam \PC_Mux_2|y[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N11
dffeas \PC|dataOut[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[25] .is_wysiwyg = "true";
defparam \PC|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N26
cycloneive_lcell_comb \PCPlus4_Mux|adder4_6|F[2] (
// Equation(s):
// \PCPlus4_Mux|adder4_6|F [2] = \PC|dataOut [26] $ (((\PC|dataOut [24] & (\PCPlus4_Mux|adder4_5|Cout~0_combout  & \PC|dataOut [25]))))

	.dataa(\PC|dataOut [24]),
	.datab(\PCPlus4_Mux|adder4_5|Cout~0_combout ),
	.datac(\PC|dataOut [26]),
	.datad(\PC|dataOut [25]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_6|F [2]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_6|F[2] .lut_mask = 16'h78F0;
defparam \PCPlus4_Mux|adder4_6|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N4
cycloneive_lcell_comb \PCBranch|adder4_6|F~1 (
// Equation(s):
// \PCBranch|adder4_6|F~1_combout  = (\PCPlus4_Mux|adder4_6|F [1] & ((\PCBranch|adder4_6|F~0_combout ) # ((\InstMem|insructionMemory~12_combout  & !\CLU|WideOr8~0_combout )))) # (!\PCPlus4_Mux|adder4_6|F [1] & (\InstMem|insructionMemory~12_combout  & 
// (!\CLU|WideOr8~0_combout  & \PCBranch|adder4_6|F~0_combout )))

	.dataa(\PCPlus4_Mux|adder4_6|F [1]),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\CLU|WideOr8~0_combout ),
	.datad(\PCBranch|adder4_6|F~0_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_6|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_6|F~1 .lut_mask = 16'hAE08;
defparam \PCBranch|adder4_6|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N16
cycloneive_lcell_comb \PC_Mux_2|y[26]~26 (
// Equation(s):
// \PC_Mux_2|y[26]~26_combout  = \PCPlus4_Mux|adder4_6|F [2] $ (((\PC_Scr~1_combout  & (\Sign_Extend_1|Out [16] $ (\PCBranch|adder4_6|F~1_combout )))))

	.dataa(\PCPlus4_Mux|adder4_6|F [2]),
	.datab(\Sign_Extend_1|Out [16]),
	.datac(\PCBranch|adder4_6|F~1_combout ),
	.datad(\PC_Scr~1_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[26]~26 .lut_mask = 16'h96AA;
defparam \PC_Mux_2|y[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N17
dffeas \PC|dataOut[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[26] .is_wysiwyg = "true";
defparam \PC|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N14
cycloneive_lcell_comb \PCPlus4_Mux|adder4_6|F~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_6|F~0_combout  = (\PC|dataOut [24] & (\PCPlus4_Mux|adder4_5|Cout~0_combout  & (\PC|dataOut [26] & \PC|dataOut [25])))

	.dataa(\PC|dataOut [24]),
	.datab(\PCPlus4_Mux|adder4_5|Cout~0_combout ),
	.datac(\PC|dataOut [26]),
	.datad(\PC|dataOut [25]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_6|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_6|F~0 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_6|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N14
cycloneive_lcell_comb \PCPlus4_Mux|adder4_6|F[3] (
// Equation(s):
// \PCPlus4_Mux|adder4_6|F [3] = \PC|dataOut [27] $ (\PCPlus4_Mux|adder4_6|F~0_combout )

	.dataa(gnd),
	.datab(\PC|dataOut [27]),
	.datac(\PCPlus4_Mux|adder4_6|F~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_6|F [3]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_6|F[3] .lut_mask = 16'h3C3C;
defparam \PCPlus4_Mux|adder4_6|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N20
cycloneive_lcell_comb \PCBranch|adder4_6|F~2 (
// Equation(s):
// \PCBranch|adder4_6|F~2_combout  = (\PCPlus4_Mux|adder4_6|F [2] & ((\PCBranch|adder4_6|F~1_combout ) # ((!\CLU|WideOr8~0_combout  & \InstMem|insructionMemory~12_combout )))) # (!\PCPlus4_Mux|adder4_6|F [2] & (!\CLU|WideOr8~0_combout  & 
// (\InstMem|insructionMemory~12_combout  & \PCBranch|adder4_6|F~1_combout )))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\PCPlus4_Mux|adder4_6|F [2]),
	.datac(\InstMem|insructionMemory~12_combout ),
	.datad(\PCBranch|adder4_6|F~1_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_6|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_6|F~2 .lut_mask = 16'hDC40;
defparam \PCBranch|adder4_6|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N0
cycloneive_lcell_comb \PC_Mux_2|y[27]~27 (
// Equation(s):
// \PC_Mux_2|y[27]~27_combout  = \PCPlus4_Mux|adder4_6|F [3] $ (((\PC_Scr~1_combout  & (\Sign_Extend_1|Out [16] $ (\PCBranch|adder4_6|F~2_combout )))))

	.dataa(\Sign_Extend_1|Out [16]),
	.datab(\PCPlus4_Mux|adder4_6|F [3]),
	.datac(\PC_Scr~1_combout ),
	.datad(\PCBranch|adder4_6|F~2_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[27]~27 .lut_mask = 16'h9C6C;
defparam \PC_Mux_2|y[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N1
dffeas \PC|dataOut[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[27] .is_wysiwyg = "true";
defparam \PC|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N10
cycloneive_lcell_comb \PCBranch|adder4_6|Cout~0 (
// Equation(s):
// \PCBranch|adder4_6|Cout~0_combout  = (\PCPlus4_Mux|adder4_6|F [3] & ((\PCBranch|adder4_6|F~2_combout ) # ((!\CLU|WideOr8~0_combout  & \InstMem|insructionMemory~12_combout )))) # (!\PCPlus4_Mux|adder4_6|F [3] & (!\CLU|WideOr8~0_combout  & 
// (\InstMem|insructionMemory~12_combout  & \PCBranch|adder4_6|F~2_combout )))

	.dataa(\CLU|WideOr8~0_combout ),
	.datab(\InstMem|insructionMemory~12_combout ),
	.datac(\PCPlus4_Mux|adder4_6|F [3]),
	.datad(\PCBranch|adder4_6|F~2_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_6|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_6|Cout~0 .lut_mask = 16'hF440;
defparam \PCBranch|adder4_6|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N20
cycloneive_lcell_comb \PCPlus4_Mux|adder4_7|F[0] (
// Equation(s):
// \PCPlus4_Mux|adder4_7|F [0] = \PC|dataOut [28] $ (((\PCPlus4_Mux|adder4_6|F~0_combout  & \PC|dataOut [27])))

	.dataa(gnd),
	.datab(\PC|dataOut [28]),
	.datac(\PCPlus4_Mux|adder4_6|F~0_combout ),
	.datad(\PC|dataOut [27]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_7|F [0]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_7|F[0] .lut_mask = 16'h3CCC;
defparam \PCPlus4_Mux|adder4_7|F[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N2
cycloneive_lcell_comb \PC_Mux_2|y[28]~28 (
// Equation(s):
// \PC_Mux_2|y[28]~28_combout  = \PCPlus4_Mux|adder4_7|F [0] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_6|Cout~0_combout  $ (\Sign_Extend_1|Out [16])))))

	.dataa(\PCBranch|adder4_6|Cout~0_combout ),
	.datab(\PCPlus4_Mux|adder4_7|F [0]),
	.datac(\PC_Scr~1_combout ),
	.datad(\Sign_Extend_1|Out [16]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[28]~28 .lut_mask = 16'h9C6C;
defparam \PC_Mux_2|y[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N3
dffeas \PC|dataOut[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[28] .is_wysiwyg = "true";
defparam \PC|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N22
cycloneive_lcell_comb \PCBranch|adder4_7|F~0 (
// Equation(s):
// \PCBranch|adder4_7|F~0_combout  = (\Sign_Extend_1|Out [16] & ((\PCPlus4_Mux|adder4_7|F [0]) # ((\PCPlus4_Mux|adder4_6|F [3]) # (\PCBranch|adder4_6|F~2_combout )))) # (!\Sign_Extend_1|Out [16] & (\PCPlus4_Mux|adder4_7|F [0] & (\PCPlus4_Mux|adder4_6|F [3] & 
// \PCBranch|adder4_6|F~2_combout )))

	.dataa(\Sign_Extend_1|Out [16]),
	.datab(\PCPlus4_Mux|adder4_7|F [0]),
	.datac(\PCPlus4_Mux|adder4_6|F [3]),
	.datad(\PCBranch|adder4_6|F~2_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_7|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_7|F~0 .lut_mask = 16'hEAA8;
defparam \PCBranch|adder4_7|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N16
cycloneive_lcell_comb \PCPlus4_Mux|adder4_7|F[1] (
// Equation(s):
// \PCPlus4_Mux|adder4_7|F [1] = \PC|dataOut [29] $ (((\PC|dataOut [28] & (\PCPlus4_Mux|adder4_6|F~0_combout  & \PC|dataOut [27]))))

	.dataa(\PC|dataOut [29]),
	.datab(\PC|dataOut [28]),
	.datac(\PCPlus4_Mux|adder4_6|F~0_combout ),
	.datad(\PC|dataOut [27]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_7|F [1]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_7|F[1] .lut_mask = 16'h6AAA;
defparam \PCPlus4_Mux|adder4_7|F[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N4
cycloneive_lcell_comb \PC_Mux_2|y[29]~29 (
// Equation(s):
// \PC_Mux_2|y[29]~29_combout  = \PCPlus4_Mux|adder4_7|F [1] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_7|F~0_combout  $ (\Sign_Extend_1|Out [16])))))

	.dataa(\PCBranch|adder4_7|F~0_combout ),
	.datab(\PCPlus4_Mux|adder4_7|F [1]),
	.datac(\PC_Scr~1_combout ),
	.datad(\Sign_Extend_1|Out [16]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[29]~29 .lut_mask = 16'h9C6C;
defparam \PC_Mux_2|y[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N5
dffeas \PC|dataOut[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[29] .is_wysiwyg = "true";
defparam \PC|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N12
cycloneive_lcell_comb \PCPlus4_Mux|adder4_7|F~0 (
// Equation(s):
// \PCPlus4_Mux|adder4_7|F~0_combout  = (\PC|dataOut [29] & (\PC|dataOut [28] & (\PCPlus4_Mux|adder4_6|F~0_combout  & \PC|dataOut [27])))

	.dataa(\PC|dataOut [29]),
	.datab(\PC|dataOut [28]),
	.datac(\PCPlus4_Mux|adder4_6|F~0_combout ),
	.datad(\PC|dataOut [27]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_7|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_7|F~0 .lut_mask = 16'h8000;
defparam \PCPlus4_Mux|adder4_7|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N26
cycloneive_lcell_comb \PCPlus4_Mux|adder4_7|F[2] (
// Equation(s):
// \PCPlus4_Mux|adder4_7|F [2] = \PCPlus4_Mux|adder4_7|F~0_combout  $ (\PC|dataOut [30])

	.dataa(\PCPlus4_Mux|adder4_7|F~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|dataOut [30]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_7|F [2]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_7|F[2] .lut_mask = 16'h55AA;
defparam \PCPlus4_Mux|adder4_7|F[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N8
cycloneive_lcell_comb \PCBranch|adder4_7|F~1 (
// Equation(s):
// \PCBranch|adder4_7|F~1_combout  = (\PCBranch|adder4_7|F~0_combout  & ((\PCPlus4_Mux|adder4_7|F [1]) # ((\InstMem|insructionMemory~12_combout  & !\CLU|WideOr8~0_combout )))) # (!\PCBranch|adder4_7|F~0_combout  & (\InstMem|insructionMemory~12_combout  & 
// (!\CLU|WideOr8~0_combout  & \PCPlus4_Mux|adder4_7|F [1])))

	.dataa(\InstMem|insructionMemory~12_combout ),
	.datab(\CLU|WideOr8~0_combout ),
	.datac(\PCBranch|adder4_7|F~0_combout ),
	.datad(\PCPlus4_Mux|adder4_7|F [1]),
	.cin(gnd),
	.combout(\PCBranch|adder4_7|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_7|F~1 .lut_mask = 16'hF220;
defparam \PCBranch|adder4_7|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N18
cycloneive_lcell_comb \PC_Mux_2|y[30]~30 (
// Equation(s):
// \PC_Mux_2|y[30]~30_combout  = \PCPlus4_Mux|adder4_7|F [2] $ (((\PC_Scr~1_combout  & (\PCBranch|adder4_7|F~1_combout  $ (\Sign_Extend_1|Out [16])))))

	.dataa(\PCPlus4_Mux|adder4_7|F [2]),
	.datab(\PCBranch|adder4_7|F~1_combout ),
	.datac(\PC_Scr~1_combout ),
	.datad(\Sign_Extend_1|Out [16]),
	.cin(gnd),
	.combout(\PC_Mux_2|y[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[30]~30 .lut_mask = 16'h9A6A;
defparam \PC_Mux_2|y[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N19
dffeas \PC|dataOut[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[30] .is_wysiwyg = "true";
defparam \PC|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N30
cycloneive_lcell_comb \PCPlus4_Mux|adder4_7|F[3] (
// Equation(s):
// \PCPlus4_Mux|adder4_7|F [3] = \PC|dataOut [31] $ (((\PCPlus4_Mux|adder4_7|F~0_combout  & \PC|dataOut [30])))

	.dataa(\PCPlus4_Mux|adder4_7|F~0_combout ),
	.datab(\PC|dataOut [30]),
	.datac(gnd),
	.datad(\PC|dataOut [31]),
	.cin(gnd),
	.combout(\PCPlus4_Mux|adder4_7|F [3]),
	.cout());
// synopsys translate_off
defparam \PCPlus4_Mux|adder4_7|F[3] .lut_mask = 16'h7788;
defparam \PCPlus4_Mux|adder4_7|F[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N24
cycloneive_lcell_comb \PCBranch|adder4_7|F~2 (
// Equation(s):
// \PCBranch|adder4_7|F~2_combout  = (\PCPlus4_Mux|adder4_7|F [2] & ((\PCBranch|adder4_7|F~1_combout ) # ((!\CLU|WideOr8~0_combout  & \InstMem|insructionMemory~12_combout )))) # (!\PCPlus4_Mux|adder4_7|F [2] & (!\CLU|WideOr8~0_combout  & 
// (\PCBranch|adder4_7|F~1_combout  & \InstMem|insructionMemory~12_combout )))

	.dataa(\PCPlus4_Mux|adder4_7|F [2]),
	.datab(\CLU|WideOr8~0_combout ),
	.datac(\PCBranch|adder4_7|F~1_combout ),
	.datad(\InstMem|insructionMemory~12_combout ),
	.cin(gnd),
	.combout(\PCBranch|adder4_7|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCBranch|adder4_7|F~2 .lut_mask = 16'hB2A0;
defparam \PCBranch|adder4_7|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N28
cycloneive_lcell_comb \PC_Mux_2|y[31]~31 (
// Equation(s):
// \PC_Mux_2|y[31]~31_combout  = \PCPlus4_Mux|adder4_7|F [3] $ (((\PC_Scr~1_combout  & (\Sign_Extend_1|Out [16] $ (\PCBranch|adder4_7|F~2_combout )))))

	.dataa(\PC_Scr~1_combout ),
	.datab(\Sign_Extend_1|Out [16]),
	.datac(\PCPlus4_Mux|adder4_7|F [3]),
	.datad(\PCBranch|adder4_7|F~2_combout ),
	.cin(gnd),
	.combout(\PC_Mux_2|y[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Mux_2|y[31]~31 .lut_mask = 16'hD278;
defparam \PC_Mux_2|y[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N29
dffeas \PC|dataOut[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_Mux_2|y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dataOut[31] .is_wysiwyg = "true";
defparam \PC|dataOut[31] .power_up = "low";
// synopsys translate_on

assign PC_Value[0] = \PC_Value[0]~output_o ;

assign PC_Value[1] = \PC_Value[1]~output_o ;

assign PC_Value[2] = \PC_Value[2]~output_o ;

assign PC_Value[3] = \PC_Value[3]~output_o ;

assign PC_Value[4] = \PC_Value[4]~output_o ;

assign PC_Value[5] = \PC_Value[5]~output_o ;

assign PC_Value[6] = \PC_Value[6]~output_o ;

assign PC_Value[7] = \PC_Value[7]~output_o ;

assign PC_Value[8] = \PC_Value[8]~output_o ;

assign PC_Value[9] = \PC_Value[9]~output_o ;

assign PC_Value[10] = \PC_Value[10]~output_o ;

assign PC_Value[11] = \PC_Value[11]~output_o ;

assign PC_Value[12] = \PC_Value[12]~output_o ;

assign PC_Value[13] = \PC_Value[13]~output_o ;

assign PC_Value[14] = \PC_Value[14]~output_o ;

assign PC_Value[15] = \PC_Value[15]~output_o ;

assign PC_Value[16] = \PC_Value[16]~output_o ;

assign PC_Value[17] = \PC_Value[17]~output_o ;

assign PC_Value[18] = \PC_Value[18]~output_o ;

assign PC_Value[19] = \PC_Value[19]~output_o ;

assign PC_Value[20] = \PC_Value[20]~output_o ;

assign PC_Value[21] = \PC_Value[21]~output_o ;

assign PC_Value[22] = \PC_Value[22]~output_o ;

assign PC_Value[23] = \PC_Value[23]~output_o ;

assign PC_Value[24] = \PC_Value[24]~output_o ;

assign PC_Value[25] = \PC_Value[25]~output_o ;

assign PC_Value[26] = \PC_Value[26]~output_o ;

assign PC_Value[27] = \PC_Value[27]~output_o ;

assign PC_Value[28] = \PC_Value[28]~output_o ;

assign PC_Value[29] = \PC_Value[29]~output_o ;

assign PC_Value[30] = \PC_Value[30]~output_o ;

assign PC_Value[31] = \PC_Value[31]~output_o ;

assign Instruction[0] = \Instruction[0]~output_o ;

assign Instruction[1] = \Instruction[1]~output_o ;

assign Instruction[2] = \Instruction[2]~output_o ;

assign Instruction[3] = \Instruction[3]~output_o ;

assign Instruction[4] = \Instruction[4]~output_o ;

assign Instruction[5] = \Instruction[5]~output_o ;

assign Instruction[6] = \Instruction[6]~output_o ;

assign Instruction[7] = \Instruction[7]~output_o ;

assign Instruction[8] = \Instruction[8]~output_o ;

assign Instruction[9] = \Instruction[9]~output_o ;

assign Instruction[10] = \Instruction[10]~output_o ;

assign Instruction[11] = \Instruction[11]~output_o ;

assign Instruction[12] = \Instruction[12]~output_o ;

assign Instruction[13] = \Instruction[13]~output_o ;

assign Instruction[14] = \Instruction[14]~output_o ;

assign Instruction[15] = \Instruction[15]~output_o ;

assign Instruction[16] = \Instruction[16]~output_o ;

assign Instruction[17] = \Instruction[17]~output_o ;

assign Instruction[18] = \Instruction[18]~output_o ;

assign Instruction[19] = \Instruction[19]~output_o ;

assign Instruction[20] = \Instruction[20]~output_o ;

assign Instruction[21] = \Instruction[21]~output_o ;

assign Instruction[22] = \Instruction[22]~output_o ;

assign Instruction[23] = \Instruction[23]~output_o ;

assign Instruction[24] = \Instruction[24]~output_o ;

assign Instruction[25] = \Instruction[25]~output_o ;

assign Instruction[26] = \Instruction[26]~output_o ;

assign Instruction[27] = \Instruction[27]~output_o ;

assign Instruction[28] = \Instruction[28]~output_o ;

assign Instruction[29] = \Instruction[29]~output_o ;

assign Instruction[30] = \Instruction[30]~output_o ;

assign Instruction[31] = \Instruction[31]~output_o ;

assign Jump = \Jump~output_o ;

assign PC_Scr = \PC_Scr~output_o ;

assign Result[0] = \Result[0]~output_o ;

assign Result[1] = \Result[1]~output_o ;

assign Result[2] = \Result[2]~output_o ;

assign Result[3] = \Result[3]~output_o ;

assign Result[4] = \Result[4]~output_o ;

assign Result[5] = \Result[5]~output_o ;

assign Result[6] = \Result[6]~output_o ;

assign Result[7] = \Result[7]~output_o ;

assign Result[8] = \Result[8]~output_o ;

assign Result[9] = \Result[9]~output_o ;

assign Result[10] = \Result[10]~output_o ;

assign Result[11] = \Result[11]~output_o ;

assign Result[12] = \Result[12]~output_o ;

assign Result[13] = \Result[13]~output_o ;

assign Result[14] = \Result[14]~output_o ;

assign Result[15] = \Result[15]~output_o ;

assign Result[16] = \Result[16]~output_o ;

assign Result[17] = \Result[17]~output_o ;

assign Result[18] = \Result[18]~output_o ;

assign Result[19] = \Result[19]~output_o ;

assign Result[20] = \Result[20]~output_o ;

assign Result[21] = \Result[21]~output_o ;

assign Result[22] = \Result[22]~output_o ;

assign Result[23] = \Result[23]~output_o ;

assign Result[24] = \Result[24]~output_o ;

assign Result[25] = \Result[25]~output_o ;

assign Result[26] = \Result[26]~output_o ;

assign Result[27] = \Result[27]~output_o ;

assign Result[28] = \Result[28]~output_o ;

assign Result[29] = \Result[29]~output_o ;

assign Result[30] = \Result[30]~output_o ;

assign Result[31] = \Result[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
