============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 14:18:37 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.294163s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (71.2%)

RUN-1004 : used memory is 264 MB, reserved memory is 240 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4247722655744"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83163451752448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 35 trigger nets, 35 data nets.
KIT-1004 : Chipwatcher code = 1001010100001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=112) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=112) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=112)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=112)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12411/21 useful/useless nets, 10489/13 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-1032 : 12122/6 useful/useless nets, 10891/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12106/16 useful/useless nets, 10879/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 389 better
SYN-1014 : Optimize round 2
SYN-1032 : 11832/30 useful/useless nets, 10605/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 12285/2 useful/useless nets, 11061/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50152, tnet num: 12285, tinst num: 11060, tnode num: 61068, tedge num: 81361.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 212 (3.50), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 212 (3.50), #lev = 7 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 502 instances into 212 LUTs, name keeping = 74%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 356 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.769317s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (83.9%)

RUN-1004 : used memory is 292 MB, reserved memory is 273 MB, peak memory is 404 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.780115s wall, 2.218750s user + 0.093750s system = 2.312500s CPU (83.2%)

RUN-1004 : used memory is 292 MB, reserved memory is 273 MB, peak memory is 404 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11337/17 useful/useless nets, 10104/9 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (242 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10104 instances
RUN-0007 : 6115 luts, 3084 seqs, 498 mslices, 270 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 11337 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6704 nets have 2 pins
RUN-1001 : 3338 nets have [3 - 5] pins
RUN-1001 : 781 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 197 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1374     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     711     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  55   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 75
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10102 instances, 6115 luts, 3084 seqs, 768 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48012, tnet num: 11335, tinst num: 10102, tnode num: 58234, tedge num: 78674.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.975362s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (88.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.66284e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10102.
PHY-3001 : Level 1 #clusters 1489.
PHY-3001 : End clustering;  0.081493s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 830885, overlap = 302.406
PHY-3002 : Step(2): len = 716138, overlap = 338.719
PHY-3002 : Step(3): len = 518909, overlap = 420.656
PHY-3002 : Step(4): len = 468002, overlap = 457.562
PHY-3002 : Step(5): len = 379379, overlap = 519.469
PHY-3002 : Step(6): len = 330561, overlap = 562.125
PHY-3002 : Step(7): len = 267346, overlap = 644.656
PHY-3002 : Step(8): len = 235084, overlap = 693.719
PHY-3002 : Step(9): len = 195146, overlap = 722.5
PHY-3002 : Step(10): len = 180229, overlap = 738.594
PHY-3002 : Step(11): len = 160620, overlap = 757.281
PHY-3002 : Step(12): len = 147517, overlap = 779.562
PHY-3002 : Step(13): len = 133237, overlap = 826.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.92643e-06
PHY-3002 : Step(14): len = 144139, overlap = 784.312
PHY-3002 : Step(15): len = 180151, overlap = 694.031
PHY-3002 : Step(16): len = 188058, overlap = 604.312
PHY-3002 : Step(17): len = 190933, overlap = 569.25
PHY-3002 : Step(18): len = 189596, overlap = 567.844
PHY-3002 : Step(19): len = 187154, overlap = 561.5
PHY-3002 : Step(20): len = 182948, overlap = 585.625
PHY-3002 : Step(21): len = 178642, overlap = 610.562
PHY-3002 : Step(22): len = 175073, overlap = 620.75
PHY-3002 : Step(23): len = 171913, overlap = 632.969
PHY-3002 : Step(24): len = 170646, overlap = 640.844
PHY-3002 : Step(25): len = 169032, overlap = 658.594
PHY-3002 : Step(26): len = 168168, overlap = 679.438
PHY-3002 : Step(27): len = 166203, overlap = 680.906
PHY-3002 : Step(28): len = 165588, overlap = 676.875
PHY-3002 : Step(29): len = 164457, overlap = 674.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.85286e-06
PHY-3002 : Step(30): len = 170379, overlap = 660.344
PHY-3002 : Step(31): len = 181738, overlap = 603.781
PHY-3002 : Step(32): len = 187691, overlap = 567.812
PHY-3002 : Step(33): len = 192439, overlap = 564.812
PHY-3002 : Step(34): len = 194901, overlap = 548.156
PHY-3002 : Step(35): len = 195698, overlap = 556.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.70571e-06
PHY-3002 : Step(36): len = 206016, overlap = 537
PHY-3002 : Step(37): len = 225064, overlap = 496
PHY-3002 : Step(38): len = 234247, overlap = 464.969
PHY-3002 : Step(39): len = 237902, overlap = 459.156
PHY-3002 : Step(40): len = 237590, overlap = 454.219
PHY-3002 : Step(41): len = 235729, overlap = 455.438
PHY-3002 : Step(42): len = 234197, overlap = 453.188
PHY-3002 : Step(43): len = 233350, overlap = 445.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.54114e-05
PHY-3002 : Step(44): len = 248353, overlap = 425.625
PHY-3002 : Step(45): len = 265214, overlap = 388.375
PHY-3002 : Step(46): len = 275419, overlap = 348.875
PHY-3002 : Step(47): len = 280208, overlap = 352.656
PHY-3002 : Step(48): len = 281683, overlap = 357.375
PHY-3002 : Step(49): len = 282560, overlap = 354.594
PHY-3002 : Step(50): len = 281620, overlap = 335.438
PHY-3002 : Step(51): len = 280556, overlap = 328.938
PHY-3002 : Step(52): len = 278776, overlap = 322.375
PHY-3002 : Step(53): len = 277493, overlap = 311.188
PHY-3002 : Step(54): len = 277286, overlap = 316.125
PHY-3002 : Step(55): len = 276231, overlap = 300.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.08228e-05
PHY-3002 : Step(56): len = 290929, overlap = 276
PHY-3002 : Step(57): len = 310462, overlap = 213.156
PHY-3002 : Step(58): len = 321082, overlap = 218.375
PHY-3002 : Step(59): len = 324332, overlap = 225.688
PHY-3002 : Step(60): len = 325069, overlap = 236.625
PHY-3002 : Step(61): len = 325751, overlap = 224.75
PHY-3002 : Step(62): len = 324499, overlap = 222.938
PHY-3002 : Step(63): len = 322729, overlap = 222.938
PHY-3002 : Step(64): len = 320271, overlap = 231.812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.16457e-05
PHY-3002 : Step(65): len = 333526, overlap = 213.375
PHY-3002 : Step(66): len = 348725, overlap = 182.062
PHY-3002 : Step(67): len = 354221, overlap = 155.344
PHY-3002 : Step(68): len = 355898, overlap = 148.344
PHY-3002 : Step(69): len = 357542, overlap = 147.156
PHY-3002 : Step(70): len = 359891, overlap = 145.719
PHY-3002 : Step(71): len = 360014, overlap = 147.219
PHY-3002 : Step(72): len = 360229, overlap = 146.938
PHY-3002 : Step(73): len = 360594, overlap = 155.75
PHY-3002 : Step(74): len = 360822, overlap = 153.969
PHY-3002 : Step(75): len = 359191, overlap = 161.281
PHY-3002 : Step(76): len = 360002, overlap = 155.438
PHY-3002 : Step(77): len = 360029, overlap = 148.969
PHY-3002 : Step(78): len = 360187, overlap = 154.188
PHY-3002 : Step(79): len = 358099, overlap = 145.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000123291
PHY-3002 : Step(80): len = 370331, overlap = 130.406
PHY-3002 : Step(81): len = 378213, overlap = 123.562
PHY-3002 : Step(82): len = 379212, overlap = 115.25
PHY-3002 : Step(83): len = 381411, overlap = 119.906
PHY-3002 : Step(84): len = 384815, overlap = 113.812
PHY-3002 : Step(85): len = 386591, overlap = 112.156
PHY-3002 : Step(86): len = 384718, overlap = 109.562
PHY-3002 : Step(87): len = 385053, overlap = 114.531
PHY-3002 : Step(88): len = 386551, overlap = 103.875
PHY-3002 : Step(89): len = 387687, overlap = 102.594
PHY-3002 : Step(90): len = 386503, overlap = 100.562
PHY-3002 : Step(91): len = 386958, overlap = 97.25
PHY-3002 : Step(92): len = 387601, overlap = 99.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000246583
PHY-3002 : Step(93): len = 396434, overlap = 94.3438
PHY-3002 : Step(94): len = 401957, overlap = 81.625
PHY-3002 : Step(95): len = 401480, overlap = 74.2188
PHY-3002 : Step(96): len = 402181, overlap = 71.5
PHY-3002 : Step(97): len = 405334, overlap = 69.1562
PHY-3002 : Step(98): len = 407876, overlap = 63.0938
PHY-3002 : Step(99): len = 407665, overlap = 58.7188
PHY-3002 : Step(100): len = 408066, overlap = 60.5
PHY-3002 : Step(101): len = 409123, overlap = 65.4688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000493166
PHY-3002 : Step(102): len = 415123, overlap = 59.1875
PHY-3002 : Step(103): len = 419870, overlap = 53.9688
PHY-3002 : Step(104): len = 420108, overlap = 60.7188
PHY-3002 : Step(105): len = 420687, overlap = 62.125
PHY-3002 : Step(106): len = 422792, overlap = 53.1875
PHY-3002 : Step(107): len = 423992, overlap = 53.0625
PHY-3002 : Step(108): len = 422984, overlap = 54.8438
PHY-3002 : Step(109): len = 423003, overlap = 58.5625
PHY-3002 : Step(110): len = 424160, overlap = 56.0625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000985018
PHY-3002 : Step(111): len = 427368, overlap = 64.2188
PHY-3002 : Step(112): len = 430420, overlap = 63.3125
PHY-3002 : Step(113): len = 431091, overlap = 57.5312
PHY-3002 : Step(114): len = 431979, overlap = 61.25
PHY-3002 : Step(115): len = 434033, overlap = 49.9375
PHY-3002 : Step(116): len = 436850, overlap = 48.4375
PHY-3002 : Step(117): len = 436747, overlap = 38.8438
PHY-3002 : Step(118): len = 437301, overlap = 41.125
PHY-3002 : Step(119): len = 438972, overlap = 39.7188
PHY-3002 : Step(120): len = 440355, overlap = 45.1875
PHY-3002 : Step(121): len = 440155, overlap = 48.625
PHY-3002 : Step(122): len = 439748, overlap = 53.2188
PHY-3002 : Step(123): len = 440368, overlap = 45.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00169354
PHY-3002 : Step(124): len = 441602, overlap = 44.625
PHY-3002 : Step(125): len = 443300, overlap = 41.8125
PHY-3002 : Step(126): len = 444479, overlap = 46.6562
PHY-3002 : Step(127): len = 446086, overlap = 48.3438
PHY-3002 : Step(128): len = 448092, overlap = 39.0312
PHY-3002 : Step(129): len = 449677, overlap = 32.9062
PHY-3002 : Step(130): len = 449703, overlap = 32.2812
PHY-3002 : Step(131): len = 450308, overlap = 34.6562
PHY-3002 : Step(132): len = 451007, overlap = 32.7812
PHY-3002 : Step(133): len = 451362, overlap = 27.125
PHY-3002 : Step(134): len = 450537, overlap = 30.75
PHY-3002 : Step(135): len = 450136, overlap = 34.9062
PHY-3002 : Step(136): len = 450353, overlap = 30.8125
PHY-3002 : Step(137): len = 450672, overlap = 31.9375
PHY-3002 : Step(138): len = 450362, overlap = 32.25
PHY-3002 : Step(139): len = 450148, overlap = 34.5
PHY-3002 : Step(140): len = 450308, overlap = 33.6875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00296553
PHY-3002 : Step(141): len = 451280, overlap = 34.4688
PHY-3002 : Step(142): len = 452591, overlap = 32.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023604s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 0/11337.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 584664, over cnt = 1308(3%), over = 7693, worst = 43
PHY-1001 : End global iterations;  0.326970s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (47.8%)

PHY-1001 : Congestion index: top1 = 83.02, top5 = 62.03, top10 = 52.51, top15 = 46.29.
PHY-3001 : End congestion estimation;  0.441656s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (63.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391264s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (75.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000223078
PHY-3002 : Step(143): len = 484535, overlap = 36.4375
PHY-3002 : Step(144): len = 489720, overlap = 29.4688
PHY-3002 : Step(145): len = 487570, overlap = 28.6875
PHY-3002 : Step(146): len = 484463, overlap = 28.0625
PHY-3002 : Step(147): len = 483858, overlap = 27.8125
PHY-3002 : Step(148): len = 483066, overlap = 24.1562
PHY-3002 : Step(149): len = 482156, overlap = 24.0312
PHY-3002 : Step(150): len = 481342, overlap = 18.2812
PHY-3002 : Step(151): len = 480917, overlap = 16.0312
PHY-3002 : Step(152): len = 477687, overlap = 17.4062
PHY-3002 : Step(153): len = 475166, overlap = 17.5938
PHY-3002 : Step(154): len = 472564, overlap = 17.4688
PHY-3002 : Step(155): len = 470026, overlap = 15
PHY-3002 : Step(156): len = 467569, overlap = 15
PHY-3002 : Step(157): len = 465122, overlap = 15.4375
PHY-3002 : Step(158): len = 463249, overlap = 13.3125
PHY-3002 : Step(159): len = 462057, overlap = 13.4688
PHY-3002 : Step(160): len = 460749, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000446156
PHY-3002 : Step(161): len = 461675, overlap = 14.9062
PHY-3002 : Step(162): len = 466012, overlap = 12.5312
PHY-3002 : Step(163): len = 468449, overlap = 11.875
PHY-3002 : Step(164): len = 469950, overlap = 11.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000892312
PHY-3002 : Step(165): len = 471532, overlap = 11.125
PHY-3002 : Step(166): len = 477190, overlap = 11.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 155/11337.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 575576, over cnt = 1756(4%), over = 6988, worst = 36
PHY-1001 : End global iterations;  0.367013s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (93.7%)

PHY-1001 : Congestion index: top1 = 70.80, top5 = 53.99, top10 = 47.36, top15 = 43.31.
PHY-3001 : End congestion estimation;  0.494039s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (88.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.396641s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (90.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000198793
PHY-3002 : Step(167): len = 476337, overlap = 136.812
PHY-3002 : Step(168): len = 481407, overlap = 97.5938
PHY-3002 : Step(169): len = 478606, overlap = 82.6562
PHY-3002 : Step(170): len = 476298, overlap = 67.7812
PHY-3002 : Step(171): len = 473024, overlap = 61.0938
PHY-3002 : Step(172): len = 470651, overlap = 55.625
PHY-3002 : Step(173): len = 467739, overlap = 50.9375
PHY-3002 : Step(174): len = 465295, overlap = 51.5312
PHY-3002 : Step(175): len = 462058, overlap = 47.8125
PHY-3002 : Step(176): len = 459666, overlap = 48.5625
PHY-3002 : Step(177): len = 457264, overlap = 47.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000397586
PHY-3002 : Step(178): len = 458770, overlap = 41.0625
PHY-3002 : Step(179): len = 462150, overlap = 34.4688
PHY-3002 : Step(180): len = 465287, overlap = 28.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000795173
PHY-3002 : Step(181): len = 467039, overlap = 28.8438
PHY-3002 : Step(182): len = 472238, overlap = 28
PHY-3002 : Step(183): len = 477214, overlap = 25.8438
PHY-3002 : Step(184): len = 480315, overlap = 23.8438
PHY-3002 : Step(185): len = 480979, overlap = 23.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48012, tnet num: 11335, tinst num: 10102, tnode num: 58234, tedge num: 78674.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 238.66 peak overflow 2.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 624/11337.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589152, over cnt = 1923(5%), over = 6416, worst = 29
PHY-1001 : End global iterations;  0.410358s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 62.35, top5 = 49.49, top10 = 43.92, top15 = 40.64.
PHY-1001 : End incremental global routing;  0.543798s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (51.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.432949s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (75.8%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9992 has valid locations, 50 needs to be replaced
PHY-3001 : design contains 10146 instances, 6122 luts, 3121 seqs, 768 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 484740
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 9646/11381.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 592384, over cnt = 1916(5%), over = 6433, worst = 29
PHY-1001 : End global iterations;  0.080636s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (58.1%)

PHY-1001 : Congestion index: top1 = 62.52, top5 = 49.54, top10 = 43.98, top15 = 40.73.
PHY-3001 : End congestion estimation;  0.232145s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (74.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48181, tnet num: 11379, tinst num: 10146, tnode num: 58514, tedge num: 78924.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.169794s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (69.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(186): len = 484502, overlap = 0
PHY-3002 : Step(187): len = 484478, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 9671/11381.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 592112, over cnt = 1921(5%), over = 6442, worst = 29
PHY-1001 : End global iterations;  0.076145s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (82.1%)

PHY-1001 : Congestion index: top1 = 62.67, top5 = 49.57, top10 = 44.00, top15 = 40.74.
PHY-3001 : End congestion estimation;  0.223106s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (91.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.436862s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (60.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000921841
PHY-3002 : Step(188): len = 484444, overlap = 23.3438
PHY-3002 : Step(189): len = 484688, overlap = 23.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00184368
PHY-3002 : Step(190): len = 484648, overlap = 23.1562
PHY-3002 : Step(191): len = 484657, overlap = 23.4375
PHY-3001 : Final: Len = 484657, Over = 23.4375
PHY-3001 : End incremental placement;  2.361000s wall, 1.609375s user + 0.062500s system = 1.671875s CPU (70.8%)

OPT-1001 : Total overflow 239.22 peak overflow 2.84
OPT-1001 : End high-fanout net optimization;  3.577147s wall, 2.375000s user + 0.062500s system = 2.437500s CPU (68.1%)

OPT-1001 : Current memory(MB): used = 506, reserve = 487, peak = 516.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 9658/11381.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 592048, over cnt = 1913(5%), over = 6349, worst = 29
PHY-1002 : len = 623960, over cnt = 1145(3%), over = 2664, worst = 17
PHY-1002 : len = 642216, over cnt = 333(0%), over = 751, worst = 12
PHY-1002 : len = 646312, over cnt = 41(0%), over = 87, worst = 8
PHY-1002 : len = 647128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.644699s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 51.36, top5 = 43.89, top10 = 40.39, top15 = 38.10.
OPT-1001 : End congestion update;  0.794504s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (72.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.325875s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (76.7%)

OPT-0007 : Start: WNS -3995 TNS -41443 NUM_FEPS 25
OPT-0007 : Iter 1: improved WNS -3995 TNS -40843 NUM_FEPS 25 with 13 cells processed and 300 slack improved
OPT-0007 : Iter 2: improved WNS -3995 TNS -40843 NUM_FEPS 25 with 3 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.136605s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (72.9%)

OPT-1001 : Current memory(MB): used = 507, reserve = 489, peak = 516.
OPT-1001 : End physical optimization;  5.722653s wall, 3.828125s user + 0.078125s system = 3.906250s CPU (68.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6122 LUT to BLE ...
SYN-4008 : Packed 6122 LUT and 1145 SEQ to BLE.
SYN-4003 : Packing 1976 remaining SEQ's ...
SYN-4005 : Packed 1453 SEQ with LUT/SLICE
SYN-4006 : 3661 single LUT's are left
SYN-4006 : 523 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6645/7978 primitive instances ...
SYN-4036 : The kept net ISP/bypas_clken is useless
SYN-4036 : The kept net ISP/bypas_clken is useless
PHY-3001 : End packing;  0.433367s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (68.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4598 instances
RUN-1001 : 2230 mslices, 2231 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 10435 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5480 nets have 2 pins
RUN-1001 : 3524 nets have [3 - 5] pins
RUN-1001 : 855 nets have [6 - 10] pins
RUN-1001 : 322 nets have [11 - 20] pins
RUN-1001 : 237 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4596 instances, 4461 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 499466, Over = 81.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 5415/10435.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 641032, over cnt = 1104(3%), over = 1697, worst = 9
PHY-1002 : len = 645144, over cnt = 662(1%), over = 908, worst = 7
PHY-1002 : len = 653024, over cnt = 202(0%), over = 264, worst = 5
PHY-1002 : len = 654984, over cnt = 52(0%), over = 68, worst = 3
PHY-1002 : len = 656288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.757117s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (80.5%)

PHY-1001 : Congestion index: top1 = 52.48, top5 = 45.12, top10 = 41.10, top15 = 38.66.
PHY-3001 : End congestion estimation;  0.963800s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (74.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45411, tnet num: 10433, tinst num: 4596, tnode num: 53485, tedge num: 76881.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.300165s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (88.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.54009e-05
PHY-3002 : Step(192): len = 490251, overlap = 83
PHY-3002 : Step(193): len = 484640, overlap = 93
PHY-3002 : Step(194): len = 480732, overlap = 98.75
PHY-3002 : Step(195): len = 478087, overlap = 99.75
PHY-3002 : Step(196): len = 476119, overlap = 101.5
PHY-3002 : Step(197): len = 474991, overlap = 102
PHY-3002 : Step(198): len = 474247, overlap = 98.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150802
PHY-3002 : Step(199): len = 481047, overlap = 87.25
PHY-3002 : Step(200): len = 485187, overlap = 77.5
PHY-3002 : Step(201): len = 487079, overlap = 77
PHY-3002 : Step(202): len = 488609, overlap = 77.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000301604
PHY-3002 : Step(203): len = 493621, overlap = 72.75
PHY-3002 : Step(204): len = 499827, overlap = 69.75
PHY-3002 : Step(205): len = 505352, overlap = 70.5
PHY-3002 : Step(206): len = 506625, overlap = 64.5
PHY-3002 : Step(207): len = 507336, overlap = 66.5
PHY-3002 : Step(208): len = 507347, overlap = 62.75
PHY-3002 : Step(209): len = 507229, overlap = 60.25
PHY-3002 : Step(210): len = 505996, overlap = 63
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.919280s wall, 0.203125s user + 0.296875s system = 0.500000s CPU (54.4%)

PHY-3001 : Trial Legalized: Len = 544918
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 625/10435.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 661632, over cnt = 1404(3%), over = 2274, worst = 7
PHY-1002 : len = 670800, over cnt = 717(2%), over = 994, worst = 5
PHY-1002 : len = 679256, over cnt = 194(0%), over = 269, worst = 4
PHY-1002 : len = 681920, over cnt = 50(0%), over = 66, worst = 4
PHY-1002 : len = 682720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.009015s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (75.9%)

PHY-1001 : Congestion index: top1 = 51.29, top5 = 44.57, top10 = 41.14, top15 = 38.86.
PHY-3001 : End congestion estimation;  1.229190s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (76.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.422059s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (70.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180309
PHY-3002 : Step(211): len = 530065, overlap = 8
PHY-3002 : Step(212): len = 521842, overlap = 21
PHY-3002 : Step(213): len = 515132, overlap = 32.5
PHY-3002 : Step(214): len = 510708, overlap = 42.25
PHY-3002 : Step(215): len = 508710, overlap = 45.75
PHY-3002 : Step(216): len = 507267, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000360618
PHY-3002 : Step(217): len = 511913, overlap = 41
PHY-3002 : Step(218): len = 515118, overlap = 39
PHY-3002 : Step(219): len = 517218, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000721237
PHY-3002 : Step(220): len = 521492, overlap = 36.75
PHY-3002 : Step(221): len = 528201, overlap = 34.5
PHY-3002 : Step(222): len = 531737, overlap = 37
PHY-3002 : Step(223): len = 530624, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 542964, Over = 0
PHY-3001 : Spreading special nets. 35 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029266s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.8%)

PHY-3001 : 48 instances has been re-located, deltaX = 9, deltaY = 29, maxDist = 1.
PHY-3001 : Final: Len = 543524, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45411, tnet num: 10433, tinst num: 4596, tnode num: 53485, tedge num: 76881.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.051278s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (63.9%)

RUN-1004 : used memory is 483 MB, reserved memory is 473 MB, peak memory is 531 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 3102/10435.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 672744, over cnt = 1338(3%), over = 2008, worst = 7
PHY-1002 : len = 678448, over cnt = 742(2%), over = 1015, worst = 6
PHY-1002 : len = 686232, over cnt = 248(0%), over = 326, worst = 4
PHY-1002 : len = 688048, over cnt = 140(0%), over = 179, worst = 4
PHY-1002 : len = 689776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.865213s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (54.2%)

PHY-1001 : Congestion index: top1 = 47.80, top5 = 42.78, top10 = 39.79, top15 = 37.62.
PHY-1001 : End incremental global routing;  1.080961s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (54.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423366s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.7%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4489 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 4606 instances, 4471 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 545841
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 9593/10448.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 692240, over cnt = 35(0%), over = 35, worst = 1
PHY-1002 : len = 692256, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 692368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.277797s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (33.7%)

PHY-1001 : Congestion index: top1 = 47.84, top5 = 42.80, top10 = 39.87, top15 = 37.73.
PHY-3001 : End congestion estimation;  0.492861s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (47.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45524, tnet num: 10446, tinst num: 4606, tnode num: 53631, tedge num: 77056.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10446 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.417196s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (82.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(224): len = 544755, overlap = 0
PHY-3002 : Step(225): len = 544684, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 9580/10448.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 690552, over cnt = 38(0%), over = 47, worst = 3
PHY-1002 : len = 690672, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 690768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275337s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (62.4%)

PHY-1001 : Congestion index: top1 = 47.97, top5 = 42.87, top10 = 39.85, top15 = 37.68.
PHY-3001 : End congestion estimation;  0.493464s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (57.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10446 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.604295s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (67.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.17025e-05
PHY-3002 : Step(226): len = 544791, overlap = 0.25
PHY-3002 : Step(227): len = 544791, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004007s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (390.0%)

PHY-3001 : Legalized: Len = 544792, Over = 0
PHY-3001 : End spreading;  0.025564s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.1%)

PHY-3001 : Final: Len = 544792, Over = 0
PHY-3001 : End incremental placement;  3.278170s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (69.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.061564s wall, 3.343750s user + 0.031250s system = 3.375000s CPU (66.7%)

OPT-1001 : Current memory(MB): used = 543, reserve = 527, peak = 545.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 9593/10448.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 690800, over cnt = 36(0%), over = 41, worst = 3
PHY-1002 : len = 691040, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 691080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.254992s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (73.5%)

PHY-1001 : Congestion index: top1 = 48.02, top5 = 42.84, top10 = 39.85, top15 = 37.70.
OPT-1001 : End congestion update;  0.456220s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (71.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10446 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357861s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.5%)

OPT-0007 : Start: WNS -3615 TNS -38861 NUM_FEPS 24
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4502 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4606 instances, 4471 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 552702, Over = 0
PHY-3001 : End spreading;  0.027058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 552702, Over = 0
PHY-3001 : End incremental legalization;  0.199268s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (47.0%)

OPT-0007 : Iter 1: improved WNS -3515 TNS -24992 NUM_FEPS 18 with 37 cells processed and 11458 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4502 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4606 instances, 4471 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 553758, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026600s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 553798, Over = 0
PHY-3001 : End incremental legalization;  0.212587s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (44.1%)

OPT-0007 : Iter 2: improved WNS -3465 TNS -28036 NUM_FEPS 38 with 20 cells processed and 2008 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4502 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4606 instances, 4471 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 556100, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025165s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.1%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 556140, Over = 0
PHY-3001 : End incremental legalization;  0.198827s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.9%)

OPT-0007 : Iter 3: improved WNS -3458 TNS -21623 NUM_FEPS 16 with 19 cells processed and 3996 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4502 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4606 instances, 4471 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 556844, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028090s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 556884, Over = 0
PHY-3001 : End incremental legalization;  0.209722s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (59.6%)

OPT-0007 : Iter 4: improved WNS -3458 TNS -21473 NUM_FEPS 16 with 8 cells processed and 330 slack improved
OPT-1001 : End path based optimization;  1.977839s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (53.7%)

OPT-1001 : Current memory(MB): used = 544, reserve = 528, peak = 546.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10446 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331987s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (61.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Reuse net number 9406/10448.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702904, over cnt = 71(0%), over = 86, worst = 3
PHY-1002 : len = 703088, over cnt = 30(0%), over = 36, worst = 3
PHY-1002 : len = 703432, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 703504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.384404s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (61.0%)

PHY-1001 : Congestion index: top1 = 48.41, top5 = 43.07, top10 = 40.07, top15 = 37.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10446 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.356274s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (61.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3458 TNS -21709 NUM_FEPS 20
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3458ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3458ps with logic level 2 and starts from PAD
RUN-1001 :       #3 path slack -3365ps with logic level 2 and starts from PAD
RUN-1001 :       #4 path slack -3365ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10448 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10448 nets
OPT-1001 : End physical optimization;  9.562447s wall, 6.015625s user + 0.031250s system = 6.046875s CPU (63.2%)

RUN-1003 : finish command "place" in  29.025177s wall, 17.671875s user + 1.515625s system = 19.187500s CPU (66.1%)

RUN-1004 : used memory is 455 MB, reserved memory is 435 MB, peak memory is 546 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.113859s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (84.2%)

RUN-1004 : used memory is 457 MB, reserved memory is 438 MB, peak memory is 546 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4608 instances
RUN-1001 : 2234 mslices, 2237 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 10448 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5474 nets have 2 pins
RUN-1001 : 3533 nets have [3 - 5] pins
RUN-1001 : 858 nets have [6 - 10] pins
RUN-1001 : 324 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45524, tnet num: 10446, tinst num: 4606, tnode num: 53631, tedge num: 77056.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2234 mslices, 2237 lslices, 101 pads, 28 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10446 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 668456, over cnt = 1389(3%), over = 2197, worst = 8
PHY-1002 : len = 678840, over cnt = 635(1%), over = 847, worst = 6
PHY-1002 : len = 684640, over cnt = 240(0%), over = 309, worst = 5
PHY-1002 : len = 687936, over cnt = 42(0%), over = 56, worst = 4
PHY-1002 : len = 688656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.813062s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (46.1%)

PHY-1001 : Congestion index: top1 = 47.65, top5 = 42.80, top10 = 39.62, top15 = 37.48.
PHY-1001 : End global routing;  1.000451s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (48.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 547, reserve = 534, peak = 547.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net ISP/bypas_clken is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 799, reserve = 786, peak = 799.
PHY-1001 : End build detailed router design. 2.788416s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (85.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 129248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.475130s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (76.3%)

PHY-1001 : Current memory(MB): used = 834, reserve = 822, peak = 834.
PHY-1001 : End phase 1; 1.480751s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (77.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.7788e+06, over cnt = 668(0%), over = 671, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 836, reserve = 824, peak = 836.
PHY-1001 : End initial routed; 20.217162s wall, 17.187500s user + 0.125000s system = 17.312500s CPU (85.6%)

PHY-1001 : Update timing.....
PHY-1001 : 278/9769(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.276   |  -133.437  |  93   
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.607561s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (65.1%)

PHY-1001 : Current memory(MB): used = 845, reserve = 833, peak = 845.
PHY-1001 : End phase 2; 21.824786s wall, 18.234375s user + 0.125000s system = 18.359375s CPU (84.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 26 pins with SWNS -3.297ns STNS -125.320ns FEP 93.
PHY-1001 : End OPT Iter 1; 0.147045s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.5%)

PHY-1022 : len = 1.77898e+06, over cnt = 690(0%), over = 693, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.282784s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (55.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.75948e+06, over cnt = 174(0%), over = 175, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.860182s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (79.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.75664e+06, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.309978s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (60.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.75667e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.148919s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (73.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.75672e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.115369s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (67.7%)

PHY-1001 : Update timing.....
PHY-1001 : 274/9769(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.297   |  -125.672  |  93   
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.621529s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (82.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 193 feed throughs used by 137 nets
PHY-1001 : End commit to database; 1.123367s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (80.7%)

PHY-1001 : Current memory(MB): used = 913, reserve = 903, peak = 913.
PHY-1001 : End phase 3; 4.655222s wall, 3.609375s user + 0.031250s system = 3.640625s CPU (78.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -3.297ns STNS -124.278ns FEP 93.
PHY-1001 : End OPT Iter 1; 0.139444s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (67.2%)

PHY-1022 : len = 1.75672e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.280642s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (77.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.297ns, -124.278ns, 93}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.75671e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.103028s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (60.7%)

PHY-1001 : Update timing.....
PHY-1001 : 274/9769(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.297   |  -124.907  |  93   
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.599476s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (84.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 194 feed throughs used by 138 nets
PHY-1001 : End commit to database; 1.197725s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (82.2%)

PHY-1001 : Current memory(MB): used = 919, reserve = 909, peak = 919.
PHY-1001 : End phase 4; 3.207145s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (81.4%)

PHY-1003 : Routed, final wirelength = 1.75671e+06
PHY-1001 : Current memory(MB): used = 920, reserve = 911, peak = 920.
PHY-1001 : End export database. 0.032009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (48.8%)

PHY-1001 : End detail routing;  34.226029s wall, 28.140625s user + 0.171875s system = 28.312500s CPU (82.7%)

RUN-1003 : finish command "route" in  36.635974s wall, 29.218750s user + 0.171875s system = 29.390625s CPU (80.2%)

RUN-1004 : used memory is 865 MB, reserved memory is 854 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8072   out of  19600   41.18%
#reg                     3263   out of  19600   16.65%
#le                      8587
  #lut only              5324   out of   8587   62.00%
  #reg only               515   out of   8587    6.00%
  #lut&reg               2748   out of   8587   32.00%
#dsp                        3   out of     29   10.34%
#bram                      20   out of     64   31.25%
  #bram9k                  20
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1606
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    258
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    192
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               144
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8587   |7304    |768     |3279    |28      |3       |
|  ISP                               |AHBISP                                        |1193   |597     |323     |696     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |587    |281     |145     |344     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |70     |27      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |0       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |67     |26      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |66     |36      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |68     |46      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                        |bypass                                        |122    |82      |40      |37      |0       |0       |
|    u_demosaic                      |demosaic                                      |397    |159     |132     |274     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |105    |35      |30      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |64     |24      |23      |42      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |77     |33      |29      |49      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |92     |37      |33      |73      |0       |0       |
|    u_gamma                         |gamma                                         |26     |26      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |11     |11      |0       |7       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |11     |11      |0       |5       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |2      |2       |0       |0       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |2      |2       |0       |0       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |16     |16      |0       |13      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |35     |35      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |7      |7       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |8      |8       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |8      |8       |0       |5       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |4      |4       |0       |3       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |13     |13      |0       |5       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |142    |71      |18      |114     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |12     |9       |0       |12      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |40     |18      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |31     |21      |0       |31      |0       |0       |
|  sd_reader                         |sd_reader                                     |611    |500     |94      |263     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |298    |258     |34      |146     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |778    |610     |118     |402     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |412    |290     |72      |280     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |144    |100     |18      |115     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |12     |6       |0       |12      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |33      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |33      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |173    |119     |30      |132     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |32     |24      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |41     |33      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |28      |0       |35      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |366    |320     |46      |122     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |60     |48      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |50     |50      |0       |9       |0       |0       |
|      sdram_init_inst               |sdram_init                                    |48     |44      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |123    |105     |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |85     |73      |12      |31      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5042   |4965    |51      |1365    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |156    |91      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |541    |360     |93      |341     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |541    |360     |93      |341     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |234    |151     |0       |219     |0       |0       |
|        reg_inst                    |register                                      |232    |149     |0       |217     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |307    |209     |93      |122     |0       |0       |
|        bus_inst                    |bus_top                                       |105    |69      |36      |39      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |50     |32      |18      |17      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |52     |34      |18      |19      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |106    |77      |29      |51      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5428  
    #2          2       2072  
    #3          3       834   
    #4          4       627   
    #5        5-10      926   
    #6        11-50     478   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.354382s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (116.5%)

RUN-1004 : used memory is 866 MB, reserved memory is 854 MB, peak memory is 921 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45524, tnet num: 10446, tinst num: 4606, tnode num: 53631, tedge num: 77056.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10446 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 462cf43e66a25bbb5068b43aa458552591c233d9bdfbd528dbf5c3441b1d00df -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4606
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10448, pip num: 117935
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 194
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3133 valid insts, and 320661 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000110101001010100001011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.971802s wall, 93.656250s user + 0.968750s system = 94.625000s CPU (557.5%)

RUN-1004 : used memory is 923 MB, reserved memory is 919 MB, peak memory is 1090 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_141836.log"
