// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_mhsa_load_mat_burst_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem7_0_AWVALID,
        m_axi_gmem7_0_AWREADY,
        m_axi_gmem7_0_AWADDR,
        m_axi_gmem7_0_AWID,
        m_axi_gmem7_0_AWLEN,
        m_axi_gmem7_0_AWSIZE,
        m_axi_gmem7_0_AWBURST,
        m_axi_gmem7_0_AWLOCK,
        m_axi_gmem7_0_AWCACHE,
        m_axi_gmem7_0_AWPROT,
        m_axi_gmem7_0_AWQOS,
        m_axi_gmem7_0_AWREGION,
        m_axi_gmem7_0_AWUSER,
        m_axi_gmem7_0_WVALID,
        m_axi_gmem7_0_WREADY,
        m_axi_gmem7_0_WDATA,
        m_axi_gmem7_0_WSTRB,
        m_axi_gmem7_0_WLAST,
        m_axi_gmem7_0_WID,
        m_axi_gmem7_0_WUSER,
        m_axi_gmem7_0_ARVALID,
        m_axi_gmem7_0_ARREADY,
        m_axi_gmem7_0_ARADDR,
        m_axi_gmem7_0_ARID,
        m_axi_gmem7_0_ARLEN,
        m_axi_gmem7_0_ARSIZE,
        m_axi_gmem7_0_ARBURST,
        m_axi_gmem7_0_ARLOCK,
        m_axi_gmem7_0_ARCACHE,
        m_axi_gmem7_0_ARPROT,
        m_axi_gmem7_0_ARQOS,
        m_axi_gmem7_0_ARREGION,
        m_axi_gmem7_0_ARUSER,
        m_axi_gmem7_0_RVALID,
        m_axi_gmem7_0_RREADY,
        m_axi_gmem7_0_RDATA,
        m_axi_gmem7_0_RLAST,
        m_axi_gmem7_0_RID,
        m_axi_gmem7_0_RFIFONUM,
        m_axi_gmem7_0_RUSER,
        m_axi_gmem7_0_RRESP,
        m_axi_gmem7_0_BVALID,
        m_axi_gmem7_0_BREADY,
        m_axi_gmem7_0_BRESP,
        m_axi_gmem7_0_BID,
        m_axi_gmem7_0_BUSER,
        mat_stream_din,
        mat_stream_full_n,
        mat_stream_write,
        mat_stream_num_data_valid,
        mat_stream_fifo_cap,
        mat
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem7_0_AWVALID;
input   m_axi_gmem7_0_AWREADY;
output  [63:0] m_axi_gmem7_0_AWADDR;
output  [0:0] m_axi_gmem7_0_AWID;
output  [31:0] m_axi_gmem7_0_AWLEN;
output  [2:0] m_axi_gmem7_0_AWSIZE;
output  [1:0] m_axi_gmem7_0_AWBURST;
output  [1:0] m_axi_gmem7_0_AWLOCK;
output  [3:0] m_axi_gmem7_0_AWCACHE;
output  [2:0] m_axi_gmem7_0_AWPROT;
output  [3:0] m_axi_gmem7_0_AWQOS;
output  [3:0] m_axi_gmem7_0_AWREGION;
output  [0:0] m_axi_gmem7_0_AWUSER;
output   m_axi_gmem7_0_WVALID;
input   m_axi_gmem7_0_WREADY;
output  [31:0] m_axi_gmem7_0_WDATA;
output  [3:0] m_axi_gmem7_0_WSTRB;
output   m_axi_gmem7_0_WLAST;
output  [0:0] m_axi_gmem7_0_WID;
output  [0:0] m_axi_gmem7_0_WUSER;
output   m_axi_gmem7_0_ARVALID;
input   m_axi_gmem7_0_ARREADY;
output  [63:0] m_axi_gmem7_0_ARADDR;
output  [0:0] m_axi_gmem7_0_ARID;
output  [31:0] m_axi_gmem7_0_ARLEN;
output  [2:0] m_axi_gmem7_0_ARSIZE;
output  [1:0] m_axi_gmem7_0_ARBURST;
output  [1:0] m_axi_gmem7_0_ARLOCK;
output  [3:0] m_axi_gmem7_0_ARCACHE;
output  [2:0] m_axi_gmem7_0_ARPROT;
output  [3:0] m_axi_gmem7_0_ARQOS;
output  [3:0] m_axi_gmem7_0_ARREGION;
output  [0:0] m_axi_gmem7_0_ARUSER;
input   m_axi_gmem7_0_RVALID;
output   m_axi_gmem7_0_RREADY;
input  [31:0] m_axi_gmem7_0_RDATA;
input   m_axi_gmem7_0_RLAST;
input  [0:0] m_axi_gmem7_0_RID;
input  [12:0] m_axi_gmem7_0_RFIFONUM;
input  [0:0] m_axi_gmem7_0_RUSER;
input  [1:0] m_axi_gmem7_0_RRESP;
input   m_axi_gmem7_0_BVALID;
output   m_axi_gmem7_0_BREADY;
input  [1:0] m_axi_gmem7_0_BRESP;
input  [0:0] m_axi_gmem7_0_BID;
input  [0:0] m_axi_gmem7_0_BUSER;
output  [31:0] mat_stream_din;
input   mat_stream_full_n;
output   mat_stream_write;
input  [8:0] mat_stream_num_data_valid;
input  [8:0] mat_stream_fifo_cap;
input  [63:0] mat;

reg ap_idle;
reg m_axi_gmem7_0_ARVALID;
reg[63:0] m_axi_gmem7_0_ARADDR;
reg m_axi_gmem7_0_RREADY;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_block_state16_pp0_stage15_iter0_grp18;
reg    ap_block_pp0_stage15_subdone_grp18_done_reg;
reg    ap_block_pp0_stage15_subdone_grp18;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage15_subdone_grp19_done_reg;
reg    ap_block_pp0_stage15_subdone_grp19;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [0:0] icmp_ln25_fu_1173_p2;
reg    ap_condition_exit_pp0_iter0_stage15;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem7_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp1;
reg    ap_block_pp0_stage1_subdone_grp1_done_reg;
reg    ap_block_pp0_stage1_subdone_grp1;
reg    ap_block_pp0_stage1_subdone;
reg    gmem7_blk_n_R;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_grp12;
reg    ap_block_pp0_stage12_subdone_grp12_done_reg;
reg    ap_block_pp0_stage12_subdone_grp12;
reg    ap_block_pp0_stage12_subdone;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp2;
reg    ap_block_pp0_stage2_subdone_grp2_done_reg;
reg    ap_block_pp0_stage2_subdone_grp2;
reg    ap_block_pp0_stage2_subdone;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_grp14;
reg    ap_block_pp0_stage13_subdone_grp14_done_reg;
reg    ap_block_pp0_stage13_subdone_grp14;
reg    ap_block_pp0_stage13_subdone;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp3;
reg    ap_block_pp0_stage3_subdone_grp3_done_reg;
reg    ap_block_pp0_stage3_subdone_grp3;
reg    ap_block_pp0_stage3_subdone;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_grp16;
reg    ap_block_pp0_stage14_subdone_grp16_done_reg;
reg    ap_block_pp0_stage14_subdone_grp16;
reg    ap_block_pp0_stage14_subdone;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp4;
reg    ap_block_pp0_stage4_subdone_grp4_done_reg;
reg    ap_block_pp0_stage4_subdone_grp4;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage15_grp18;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp5;
reg    ap_block_pp0_stage5_subdone_grp5_done_reg;
reg    ap_block_pp0_stage5_subdone_grp5;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage0_grp20;
reg    ap_block_pp0_stage0_subdone_grp20_done_reg;
reg    ap_block_pp0_stage0_subdone_grp20;
reg    ap_block_pp0_stage0_subdone;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp6;
reg    ap_block_pp0_stage6_subdone_grp6_done_reg;
reg    ap_block_pp0_stage6_subdone_grp6;
reg    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage1_grp22;
reg    ap_block_pp0_stage1_subdone_grp22_done_reg;
reg    ap_block_pp0_stage1_subdone_grp22;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_grp7;
reg    ap_block_pp0_stage7_subdone_grp7_done_reg;
reg    ap_block_pp0_stage7_subdone_grp7;
reg    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage2_grp23;
reg    ap_block_pp0_stage2_subdone_grp23_done_reg;
reg    ap_block_pp0_stage2_subdone_grp23;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_grp8;
reg    ap_block_pp0_stage8_subdone_grp8_done_reg;
reg    ap_block_pp0_stage8_subdone_grp8;
reg    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage3_grp24;
reg    ap_block_pp0_stage3_subdone_grp24_done_reg;
reg    ap_block_pp0_stage3_subdone_grp24;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_grp9;
reg    ap_block_pp0_stage9_subdone_grp9_done_reg;
reg    ap_block_pp0_stage9_subdone_grp9;
reg    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage4_grp25;
reg    ap_block_pp0_stage4_subdone_grp25_done_reg;
reg    ap_block_pp0_stage4_subdone_grp25;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_grp10;
reg    ap_block_pp0_stage10_subdone_grp10_done_reg;
reg    ap_block_pp0_stage10_subdone_grp10;
reg    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage5_grp26;
reg    ap_block_pp0_stage5_subdone_grp26_done_reg;
reg    ap_block_pp0_stage5_subdone_grp26;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_grp11;
reg    ap_block_pp0_stage11_subdone_grp11_done_reg;
reg    ap_block_pp0_stage11_subdone_grp11;
reg    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage6_grp27;
reg    ap_block_pp0_stage6_subdone_grp27_done_reg;
reg    ap_block_pp0_stage6_subdone_grp27;
wire    ap_block_pp0_stage12_grp13;
reg    ap_block_pp0_stage12_subdone_grp13_done_reg;
reg    ap_block_pp0_stage12_subdone_grp13;
wire    ap_block_pp0_stage7_grp28;
reg    ap_block_pp0_stage7_subdone_grp28_done_reg;
reg    ap_block_pp0_stage7_subdone_grp28;
wire    ap_block_pp0_stage13_grp15;
reg    ap_block_pp0_stage13_subdone_grp15_done_reg;
reg    ap_block_pp0_stage13_subdone_grp15;
wire    ap_block_pp0_stage8_grp29;
reg    ap_block_pp0_stage8_subdone_grp29_done_reg;
reg    ap_block_pp0_stage8_subdone_grp29;
wire    ap_block_pp0_stage14_grp17;
reg    ap_block_pp0_stage14_subdone_grp17_done_reg;
reg    ap_block_pp0_stage14_subdone_grp17;
wire    ap_block_pp0_stage9_grp30;
reg    ap_block_pp0_stage9_subdone_grp30_done_reg;
reg    ap_block_pp0_stage9_subdone_grp30;
wire    ap_block_pp0_stage15_grp19;
wire    ap_block_pp0_stage10_grp31;
reg    ap_block_pp0_stage10_subdone_grp31_done_reg;
reg    ap_block_pp0_stage10_subdone_grp31;
wire    ap_block_pp0_stage0_grp21;
reg    ap_block_pp0_stage0_subdone_grp21_done_reg;
reg    ap_block_pp0_stage0_subdone_grp21;
wire    ap_block_pp0_stage11_grp32;
reg    ap_block_pp0_stage11_subdone_grp32_done_reg;
reg    ap_block_pp0_stage11_subdone_grp32;
reg    mat_stream_blk_n;
reg   [63:0] mat_read_reg_1215;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp0;
wire   [9:0] c_fu_215_p3;
reg   [9:0] c_reg_1235;
reg   [9:0] tmp_reg_1246;
reg   [7:0] tmp_s_reg_1252;
wire   [0:0] icmp_ln26_fu_275_p2;
reg   [0:0] icmp_ln26_reg_1257;
wire   [19:0] zext_ln25_fu_302_p1;
reg   [19:0] zext_ln25_reg_1262;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [19:0] or_ln_fu_347_p3;
reg   [19:0] or_ln_reg_1273;
wire   [19:0] add_ln30_1_fu_354_p2;
reg   [19:0] add_ln30_1_reg_1280;
wire   [10:0] zext_ln30_3_fu_360_p1;
reg   [10:0] zext_ln30_3_reg_1285;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_11001_grp2;
wire   [19:0] zext_ln30_6_fu_410_p1;
reg   [19:0] zext_ln30_6_reg_1296;
wire   [19:0] add_ln30_4_fu_414_p2;
reg   [19:0] add_ln30_4_reg_1301;
wire   [11:0] zext_ln30_2_fu_419_p1;
reg   [11:0] zext_ln30_2_reg_1306;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg    ap_block_pp0_stage3_11001_grp3;
wire   [19:0] zext_ln30_8_fu_469_p1;
reg   [19:0] zext_ln30_8_reg_1318;
wire   [19:0] add_ln30_7_fu_473_p2;
reg   [19:0] add_ln30_7_reg_1323;
reg    ap_block_pp0_stage4_11001_grp4;
wire   [19:0] zext_ln30_10_fu_524_p1;
reg   [19:0] zext_ln30_10_reg_1334;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
wire   [19:0] add_ln30_10_fu_528_p2;
reg   [19:0] add_ln30_10_reg_1339;
reg    ap_block_pp0_stage5_11001_grp5;
wire   [19:0] or_ln30_1_fu_574_p3;
reg   [19:0] or_ln30_1_reg_1350;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
wire   [19:0] add_ln30_12_fu_581_p2;
reg   [19:0] add_ln30_12_reg_1364;
reg    ap_block_pp0_stage6_11001_grp6;
wire   [19:0] add_ln30_14_fu_627_p2;
reg   [19:0] add_ln30_14_reg_1375;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
reg    ap_block_pp0_stage7_11001_grp7;
wire   [19:0] add_ln30_16_fu_672_p2;
reg   [19:0] add_ln30_16_reg_1386;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
reg    ap_block_pp0_stage8_11001_grp8;
wire   [19:0] add_ln30_18_fu_717_p2;
reg   [19:0] add_ln30_18_reg_1397;
wire    ap_block_pp0_stage8_11001_grp0;
reg    ap_block_pp0_stage8_subdone_grp0_done_reg;
wire    ap_block_pp0_stage8_subdone_grp0;
reg    ap_block_pp0_stage9_11001_grp9;
wire   [19:0] add_ln30_20_fu_777_p2;
reg   [19:0] add_ln30_20_reg_1408;
wire    ap_block_pp0_stage9_11001_grp0;
reg    ap_block_pp0_stage9_subdone_grp0_done_reg;
wire    ap_block_pp0_stage9_subdone_grp0;
wire   [12:0] zext_ln30_1_fu_782_p1;
reg   [12:0] zext_ln30_1_reg_1413;
wire    ap_block_pp0_stage10_11001_grp0;
reg    ap_block_pp0_stage10_subdone_grp0_done_reg;
wire    ap_block_pp0_stage10_subdone_grp0;
reg    ap_block_pp0_stage10_11001_grp10;
wire   [19:0] add_ln30_23_fu_836_p2;
reg   [19:0] add_ln30_23_reg_1425;
reg    ap_block_pp0_stage11_11001_grp11;
wire   [19:0] add_ln30_26_fu_891_p2;
reg   [19:0] add_ln30_26_reg_1436;
wire    ap_block_pp0_stage11_11001_grp0;
reg    ap_block_pp0_stage11_subdone_grp0_done_reg;
wire    ap_block_pp0_stage11_subdone_grp0;
reg    ap_block_pp0_stage12_11001_grp13;
wire   [19:0] add_ln30_29_fu_946_p2;
reg   [19:0] add_ln30_29_reg_1447;
reg    ap_block_pp0_stage12_11001_grp0;
reg    ap_block_pp0_stage12_subdone_grp0_done_reg;
reg    ap_block_pp0_stage12_subdone_grp0;
reg    ap_block_pp0_stage13_11001_grp15;
wire   [19:0] add_ln30_31_fu_1010_p2;
reg   [19:0] add_ln30_31_reg_1458;
wire    ap_block_pp0_stage13_11001_grp0;
reg    ap_block_pp0_stage13_subdone_grp0_done_reg;
wire    ap_block_pp0_stage13_subdone_grp0;
wire   [19:0] add_ln30_34_fu_1028_p2;
reg   [19:0] add_ln30_34_reg_1463;
wire   [19:0] add_ln30_37_fu_1043_p2;
reg   [19:0] add_ln30_37_reg_1468;
reg    ap_block_pp0_stage14_11001_grp17;
reg   [63:0] gmem7_addr_14_reg_1479;
wire    ap_block_pp0_stage14_11001_grp0;
reg    ap_block_pp0_stage14_subdone_grp0_done_reg;
wire    ap_block_pp0_stage14_subdone_grp0;
reg   [63:0] gmem7_addr_15_reg_1486;
reg   [0:0] icmp_ln25_reg_1493;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_state28_pp0_stage11_iter1_grp32;
reg   [0:0] ap_phi_mux_icmp_ln2650_phi_fu_161_p4;
wire    ap_loop_init;
reg    ap_block_state17_pp0_stage0_iter1_grp20;
wire    ap_block_pp0_stage0;
wire  signed [63:0] sext_ln30_fu_332_p1;
wire  signed [63:0] sext_ln30_1_fu_389_p1;
wire  signed [63:0] sext_ln30_2_fu_448_p1;
wire  signed [63:0] sext_ln30_3_fu_504_p1;
wire  signed [63:0] sext_ln30_4_fu_559_p1;
wire  signed [63:0] sext_ln30_5_fu_612_p1;
wire  signed [63:0] sext_ln30_6_fu_657_p1;
wire  signed [63:0] sext_ln30_7_fu_702_p1;
wire  signed [63:0] sext_ln30_8_fu_747_p1;
wire  signed [63:0] sext_ln30_9_fu_811_p1;
wire  signed [63:0] sext_ln30_10_fu_867_p1;
wire  signed [63:0] sext_ln30_11_fu_922_p1;
wire  signed [63:0] sext_ln30_12_fu_980_p1;
wire  signed [63:0] sext_ln30_13_fu_1074_p1;
wire  signed [63:0] sext_ln30_14_fu_1115_p1;
wire    ap_block_pp0_stage14_grp0;
wire  signed [63:0] sext_ln30_15_fu_1151_p1;
reg    ap_block_pp0_stage15_11001_grp19;
reg    ap_block_pp0_stage0_11001_grp21;
reg    ap_block_state13_pp0_stage12_iter0_grp12;
reg    ap_block_pp0_stage12_11001_grp12;
reg    ap_block_state14_pp0_stage13_iter0_grp14;
reg    ap_block_pp0_stage13_11001_grp14;
reg    ap_block_state15_pp0_stage14_iter0_grp16;
reg    ap_block_pp0_stage14_11001_grp16;
reg    ap_block_pp0_stage15_11001_grp18;
reg    ap_block_pp0_stage0_11001_grp20;
reg    ap_block_state18_pp0_stage1_iter1_grp22;
reg    ap_block_pp0_stage1_11001_grp22;
reg    ap_block_state19_pp0_stage2_iter1_grp23;
reg    ap_block_pp0_stage2_11001_grp23;
reg    ap_block_state20_pp0_stage3_iter1_grp24;
reg    ap_block_pp0_stage3_11001_grp24;
reg    ap_block_state21_pp0_stage4_iter1_grp25;
reg    ap_block_pp0_stage4_11001_grp25;
reg    ap_block_state22_pp0_stage5_iter1_grp26;
reg    ap_block_pp0_stage5_11001_grp26;
reg    ap_block_state23_pp0_stage6_iter1_grp27;
reg    ap_block_pp0_stage6_11001_grp27;
reg    ap_block_state24_pp0_stage7_iter1_grp28;
reg    ap_block_pp0_stage7_11001_grp28;
reg    ap_block_state25_pp0_stage8_iter1_grp29;
reg    ap_block_pp0_stage8_11001_grp29;
reg    ap_block_state26_pp0_stage9_iter1_grp30;
reg    ap_block_pp0_stage9_11001_grp30;
reg    ap_block_state27_pp0_stage10_iter1_grp31;
reg    ap_block_pp0_stage10_11001_grp31;
reg    ap_block_pp0_stage11_11001_grp32;
reg   [15:0] indvar_flatten47_fu_116;
wire   [15:0] add_ln25_1_fu_1164_p2;
wire    ap_block_pp0_stage15;
reg   [9:0] c48_fu_120;
reg   [9:0] ap_sig_allocacmp_c48_load;
wire    ap_block_pp0_stage0_grp0;
reg   [9:0] r49_fu_124;
wire   [9:0] r_fu_269_p2;
reg   [9:0] ap_sig_allocacmp_r49_load;
reg   [9:0] add_ln2551_fu_128;
wire   [9:0] add_ln25_fu_281_p2;
reg   [9:0] ap_sig_allocacmp_add_ln2551_load;
reg    ap_block_pp0_stage12_01001_grp12;
reg    ap_block_pp0_stage13_01001_grp14;
reg    ap_block_pp0_stage14_01001_grp16;
reg    ap_block_pp0_stage15_01001_grp18;
reg    ap_block_pp0_stage0_01001_grp20;
reg    ap_block_pp0_stage1_01001_grp22;
reg    ap_block_pp0_stage2_01001_grp23;
reg    ap_block_pp0_stage3_01001_grp24;
reg    ap_block_pp0_stage4_01001_grp25;
reg    ap_block_pp0_stage5_01001_grp26;
reg    ap_block_pp0_stage6_01001_grp27;
reg    ap_block_pp0_stage7_01001_grp28;
reg    ap_block_pp0_stage8_01001_grp29;
reg    ap_block_pp0_stage9_01001_grp30;
reg    ap_block_pp0_stage10_01001_grp31;
reg    ap_block_pp0_stage11_01001_grp32;
reg    mat_stream_write_local;
wire   [9:0] select_ln25_fu_207_p3;
wire   [17:0] tmp_9_fu_231_p3;
wire   [19:0] p_shl_fu_223_p3;
wire   [19:0] zext_ln30_16_fu_239_p1;
wire   [19:0] sub_ln30_fu_243_p2;
wire    ap_block_pp0_stage1_grp0;
wire   [21:0] shl_ln_fu_305_p4;
wire   [63:0] zext_ln30_4_fu_313_p1;
wire   [63:0] add_ln30_fu_317_p2;
wire   [61:0] trunc_ln_fu_322_p4;
wire    ap_block_pp0_stage2_grp0;
wire   [21:0] shl_ln30_1_fu_363_p3;
wire   [63:0] zext_ln30_5_fu_370_p1;
wire   [63:0] add_ln30_2_fu_374_p2;
wire   [61:0] trunc_ln30_1_fu_379_p4;
wire   [10:0] add_ln30_3_fu_404_p2;
wire    ap_block_pp0_stage3_grp0;
wire   [21:0] shl_ln30_2_fu_422_p3;
wire   [63:0] zext_ln30_7_fu_429_p1;
wire   [63:0] add_ln30_5_fu_433_p2;
wire   [61:0] trunc_ln30_2_fu_438_p4;
wire   [11:0] add_ln30_6_fu_463_p2;
wire   [21:0] shl_ln30_3_fu_478_p3;
wire   [63:0] zext_ln30_9_fu_485_p1;
wire   [63:0] add_ln30_8_fu_489_p2;
wire   [61:0] trunc_ln30_3_fu_494_p4;
wire    ap_block_pp0_stage4_grp0;
wire   [11:0] add_ln30_9_fu_519_p2;
wire   [21:0] shl_ln30_4_fu_533_p3;
wire   [63:0] zext_ln30_11_fu_540_p1;
wire   [63:0] add_ln30_11_fu_544_p2;
wire   [61:0] trunc_ln30_4_fu_549_p4;
wire    ap_block_pp0_stage5_grp0;
wire   [21:0] shl_ln30_5_fu_586_p3;
wire   [63:0] zext_ln30_12_fu_593_p1;
wire   [63:0] add_ln30_13_fu_597_p2;
wire   [61:0] trunc_ln30_5_fu_602_p4;
wire    ap_block_pp0_stage6_grp0;
wire   [21:0] shl_ln30_6_fu_631_p3;
wire   [63:0] zext_ln30_13_fu_638_p1;
wire   [63:0] add_ln30_15_fu_642_p2;
wire   [61:0] trunc_ln30_6_fu_647_p4;
wire    ap_block_pp0_stage7_grp0;
wire   [21:0] shl_ln30_7_fu_676_p3;
wire   [63:0] zext_ln30_14_fu_683_p1;
wire   [63:0] add_ln30_17_fu_687_p2;
wire   [61:0] trunc_ln30_7_fu_692_p4;
wire    ap_block_pp0_stage8_grp0;
wire   [21:0] shl_ln30_8_fu_721_p3;
wire   [63:0] zext_ln30_15_fu_728_p1;
wire   [63:0] add_ln30_19_fu_732_p2;
wire   [61:0] trunc_ln30_8_fu_737_p4;
wire    ap_block_pp0_stage9_grp0;
wire   [10:0] or_ln30_3_fu_762_p3;
wire  signed [11:0] sext_ln30_16_fu_769_p1;
wire   [19:0] zext_ln30_24_fu_773_p1;
wire    ap_block_pp0_stage10_grp0;
wire   [21:0] shl_ln30_9_fu_785_p3;
wire   [63:0] zext_ln30_17_fu_792_p1;
wire   [63:0] add_ln30_21_fu_796_p2;
wire   [61:0] trunc_ln30_9_fu_801_p4;
wire   [12:0] add_ln30_22_fu_826_p2;
wire   [19:0] zext_ln30_18_fu_832_p1;
wire   [21:0] shl_ln30_s_fu_841_p3;
wire   [63:0] zext_ln30_19_fu_848_p1;
wire   [63:0] add_ln30_24_fu_852_p2;
wire   [61:0] trunc_ln30_s_fu_857_p4;
wire    ap_block_pp0_stage11_grp0;
wire   [12:0] add_ln30_25_fu_882_p2;
wire   [19:0] zext_ln30_20_fu_887_p1;
wire   [21:0] shl_ln30_10_fu_896_p3;
wire   [63:0] zext_ln30_21_fu_903_p1;
wire   [63:0] add_ln30_27_fu_907_p2;
wire   [61:0] trunc_ln30_10_fu_912_p4;
wire    ap_block_pp0_stage12_grp0;
wire   [12:0] add_ln30_28_fu_937_p2;
wire   [19:0] zext_ln30_22_fu_942_p1;
wire    ap_block_pp0_stage13_grp0;
wire   [21:0] shl_ln30_11_fu_954_p3;
wire   [63:0] zext_ln30_23_fu_961_p1;
wire   [63:0] add_ln30_30_fu_965_p2;
wire   [61:0] trunc_ln30_11_fu_970_p4;
wire   [11:0] or_ln30_4_fu_995_p3;
wire  signed [12:0] sext_ln30_17_fu_1002_p1;
wire   [19:0] zext_ln30_25_fu_1006_p1;
wire   [11:0] add_ln30_33_fu_1015_p2;
wire  signed [12:0] sext_ln30_18_fu_1020_p1;
wire   [19:0] zext_ln30_27_fu_1024_p1;
wire   [13:0] zext_ln30_fu_951_p1;
wire   [13:0] add_ln30_36_fu_1033_p2;
wire   [19:0] zext_ln30_29_fu_1039_p1;
wire   [21:0] shl_ln30_12_fu_1048_p3;
wire   [63:0] zext_ln30_26_fu_1055_p1;
wire   [63:0] add_ln30_32_fu_1059_p2;
wire   [61:0] trunc_ln30_12_fu_1064_p4;
wire   [21:0] shl_ln30_13_fu_1089_p3;
wire   [63:0] zext_ln30_28_fu_1096_p1;
wire   [63:0] add_ln30_35_fu_1100_p2;
wire   [61:0] trunc_ln30_13_fu_1105_p4;
wire   [21:0] shl_ln30_14_fu_1125_p3;
wire   [63:0] zext_ln30_30_fu_1132_p1;
wire   [63:0] add_ln30_38_fu_1136_p2;
wire   [61:0] trunc_ln30_14_fu_1141_p4;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage11;
reg    ap_idle_pp0_0to0;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_666;
reg    ap_condition_2109;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp18_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp19_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp12_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp14_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp16_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp20_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp22_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp23_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp24_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp25_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp10_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp26_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp11_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp27_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp28_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp29_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp17_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp30_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp31_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp21_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp32_done_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp0_done_reg = 1'b0;
#0 indvar_flatten47_fu_116 = 16'd0;
#0 c48_fu_120 = 10'd0;
#0 r49_fu_124 = 10'd0;
#0 add_ln2551_fu_128 = 10'd0;
end

kernel_mhsa_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage15),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp20_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp20_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp20)) begin
                ap_block_pp0_stage0_subdone_grp20_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp21_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp21_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp21)) begin
                ap_block_pp0_stage0_subdone_grp21_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp0)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp10)) begin
                ap_block_pp0_stage10_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp31_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp31_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp31)) begin
                ap_block_pp0_stage10_subdone_grp31_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp0)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp11)) begin
                ap_block_pp0_stage11_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp32_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp32_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp32)) begin
                ap_block_pp0_stage11_subdone_grp32_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp0)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp12_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp12_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp12)) begin
                ap_block_pp0_stage12_subdone_grp12_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp13)) begin
                ap_block_pp0_stage12_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp0)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp14_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp14_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp14)) begin
                ap_block_pp0_stage13_subdone_grp14_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp15)) begin
                ap_block_pp0_stage13_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp0)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp16_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp16_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp16)) begin
                ap_block_pp0_stage14_subdone_grp16_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp17_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp17_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp17)) begin
                ap_block_pp0_stage14_subdone_grp17_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp18_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp18_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp18)) begin
                ap_block_pp0_stage15_subdone_grp18_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp19_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp19_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp19)) begin
                ap_block_pp0_stage15_subdone_grp19_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp1)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp22_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp22_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp22)) begin
                ap_block_pp0_stage1_subdone_grp22_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp23_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp23_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp23)) begin
                ap_block_pp0_stage2_subdone_grp23_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp2)) begin
                ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp24_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp24_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp24)) begin
                ap_block_pp0_stage3_subdone_grp24_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp3)) begin
                ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp25_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp25_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp25)) begin
                ap_block_pp0_stage4_subdone_grp25_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp4)) begin
                ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp26_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp26_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp26)) begin
                ap_block_pp0_stage5_subdone_grp26_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp5)) begin
                ap_block_pp0_stage5_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp27_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp27_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp27)) begin
                ap_block_pp0_stage6_subdone_grp27_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp6)) begin
                ap_block_pp0_stage6_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp28_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp28_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp28)) begin
                ap_block_pp0_stage7_subdone_grp28_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp7)) begin
                ap_block_pp0_stage7_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp0)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp29_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp29_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp29)) begin
                ap_block_pp0_stage8_subdone_grp29_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp8)) begin
                ap_block_pp0_stage8_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp0)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp30_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp30_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp30)) begin
                ap_block_pp0_stage9_subdone_grp30_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp9)) begin
                ap_block_pp0_stage9_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_666)) begin
        add_ln2551_fu_128 <= add_ln25_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone)) | ((1'b1 == ap_condition_exit_pp0_iter1_stage11) & (ap_idle_pp0_0to0 == 1'b1)))) begin
    ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
    ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_666)) begin
    c48_fu_120 <= c_fu_215_p3;
end
end

always @ (posedge ap_clk) begin
if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
    indvar_flatten47_fu_116 <= 16'd0;
end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001))) begin
    indvar_flatten47_fu_116 <= add_ln25_1_fu_1164_p2;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_666)) begin
    r49_fu_124 <= r_fu_269_p2;
end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        add_ln30_10_reg_1339 <= add_ln30_10_fu_528_p2;
        zext_ln30_10_reg_1334[11 : 0] <= zext_ln30_10_fu_524_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        add_ln30_12_reg_1364 <= add_ln30_12_fu_581_p2;
        or_ln30_1_reg_1350[19 : 12] <= or_ln30_1_fu_574_p3[19 : 12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        add_ln30_14_reg_1375 <= add_ln30_14_fu_627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        add_ln30_16_reg_1386 <= add_ln30_16_fu_672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        add_ln30_18_reg_1397 <= add_ln30_18_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        add_ln30_1_reg_1280 <= add_ln30_1_fu_354_p2;
        or_ln_reg_1273[19 : 10] <= or_ln_fu_347_p3[19 : 10];
        zext_ln25_reg_1262[9 : 0] <= zext_ln25_fu_302_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))) begin
        add_ln30_20_reg_1408 <= add_ln30_20_fu_777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0))) begin
        add_ln30_23_reg_1425 <= add_ln30_23_fu_836_p2;
        zext_ln30_1_reg_1413[9 : 0] <= zext_ln30_1_fu_782_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))) begin
        add_ln30_26_reg_1436 <= add_ln30_26_fu_891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0))) begin
        add_ln30_29_reg_1447 <= add_ln30_29_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))) begin
        add_ln30_31_reg_1458 <= add_ln30_31_fu_1010_p2;
        add_ln30_34_reg_1463 <= add_ln30_34_fu_1028_p2;
        add_ln30_37_reg_1468 <= add_ln30_37_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        add_ln30_4_reg_1301 <= add_ln30_4_fu_414_p2;
        zext_ln30_3_reg_1285[9 : 0] <= zext_ln30_3_fu_360_p1[9 : 0];
        zext_ln30_6_reg_1296[10 : 0] <= zext_ln30_6_fu_410_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        add_ln30_7_reg_1323 <= add_ln30_7_fu_473_p2;
        zext_ln30_2_reg_1306[9 : 0] <= zext_ln30_2_fu_419_p1[9 : 0];
        zext_ln30_8_reg_1318[11 : 0] <= zext_ln30_8_fu_469_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        c_reg_1235 <= c_fu_215_p3;
        mat_read_reg_1215 <= mat;
        tmp_reg_1246 <= {{sub_ln30_fu_243_p2[19:10]}};
        tmp_s_reg_1252 <= {{sub_ln30_fu_243_p2[19:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0))) begin
        gmem7_addr_14_reg_1479 <= sext_ln30_14_fu_1115_p1;
        gmem7_addr_15_reg_1486 <= sext_ln30_15_fu_1151_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        icmp_ln25_reg_1493 <= icmp_ln25_fu_1173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        icmp_ln26_reg_1257 <= icmp_ln26_fu_275_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln25_fu_1173_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_1493 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
        ap_condition_exit_pp0_iter1_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_2109)) begin
            ap_phi_mux_icmp_ln2650_phi_fu_161_p4 = icmp_ln26_reg_1257;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln2650_phi_fu_161_p4 = 1'd1;
        end else begin
            ap_phi_mux_icmp_ln2650_phi_fu_161_p4 = icmp_ln26_reg_1257;
        end
    end else begin
        ap_phi_mux_icmp_ln2650_phi_fu_161_p4 = icmp_ln26_reg_1257;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        ap_sig_allocacmp_add_ln2551_load = 10'd1;
    end else begin
        ap_sig_allocacmp_add_ln2551_load = add_ln2551_fu_128;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        ap_sig_allocacmp_c48_load = 10'd0;
    end else begin
        ap_sig_allocacmp_c48_load = c48_fu_120;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        ap_sig_allocacmp_r49_load = 10'd0;
    end else begin
        ap_sig_allocacmp_r49_load = r49_fu_124;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp19) & (1'b0 == ap_block_pp0_stage15_subdone_grp19_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage11_grp11)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage10_grp10)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage9_grp9)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage8_grp8)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage7_grp7)) | ((1'b1 == ap_CS_fsm_pp0_stage6) 
    & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage6_grp6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage0_grp21)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage5_grp5)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage4_grp4)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp17_done_reg) & (1'b0 == ap_block_pp0_stage14_grp17)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_grp3)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage13_grp15)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_grp2)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage12_grp13)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_grp1)))) begin
        gmem7_blk_n_AR = m_axi_gmem7_0_ARREADY;
    end else begin
        gmem7_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp18) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp32_done_reg) & (1'b0 == ap_block_pp0_stage11_grp32)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp31_done_reg) & (1'b0 == ap_block_pp0_stage10_grp31)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage9_grp30)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg) & (1'b0 == ap_block_pp0_stage8_grp29)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg) & (1'b0 == ap_block_pp0_stage7_grp28)) | ((ap_enable_reg_pp0_iter1 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp27_done_reg) & (1'b0 == ap_block_pp0_stage6_grp27)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage0_grp20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage5_grp26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage4_grp25)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage3_grp24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage2_grp23)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & 
    (1'b0 == ap_block_pp0_stage1_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage1_grp22)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage14_grp16)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage13_grp14)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage12_grp12)))) begin
        gmem7_blk_n_R = m_axi_gmem7_0_RVALID;
    end else begin
        gmem7_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp21))) begin
        m_axi_gmem7_0_ARADDR = gmem7_addr_15_reg_1486;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp19))) begin
        m_axi_gmem7_0_ARADDR = gmem7_addr_14_reg_1479;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001_grp17) & (1'b0 == ap_block_pp0_stage14_subdone_grp17_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_13_fu_1074_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001_grp15) & (1'b0 == ap_block_pp0_stage13_subdone_grp15_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_12_fu_980_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001_grp13) & (1'b0 == ap_block_pp0_stage12_subdone_grp13_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_11_fu_922_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001_grp11) & (1'b0 == ap_block_pp0_stage11_subdone_grp11_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_10_fu_867_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001_grp10) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_9_fu_811_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001_grp9) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_8_fu_747_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001_grp8) & (1'b0 == ap_block_pp0_stage8_subdone_grp8_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_7_fu_702_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp7) & (1'b0 == ap_block_pp0_stage7_subdone_grp7_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_6_fu_657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001_grp6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_5_fu_612_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp5) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_4_fu_559_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp4) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_3_fu_504_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp3) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_2_fu_448_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_1_fu_389_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg))) begin
        m_axi_gmem7_0_ARADDR = sext_ln30_fu_332_p1;
    end else begin
        m_axi_gmem7_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp19)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001_grp11) & (1'b0 == ap_block_pp0_stage11_subdone_grp11_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001_grp10) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001_grp9) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001_grp8) & (1'b0 == ap_block_pp0_stage8_subdone_grp8_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp7) & (1'b0 == ap_block_pp0_stage7_subdone_grp7_done_reg)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001_grp6) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp21)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp5) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp4) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001_grp17) & (1'b0 == ap_block_pp0_stage14_subdone_grp17_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp3) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001_grp15) & (1'b0 == ap_block_pp0_stage13_subdone_grp15_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001_grp13) & (1'b0 == ap_block_pp0_stage12_subdone_grp13_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)))) begin
        m_axi_gmem7_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem7_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp18) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp32_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp32)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp31_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp31)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp30)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp29)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp28)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp27_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp27)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp25)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp23)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp22)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp16)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp14)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp12)))) begin
        m_axi_gmem7_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem7_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp18) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp32_done_reg) & (1'b0 == ap_block_pp0_stage11_grp32)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp31_done_reg) & (1'b0 == ap_block_pp0_stage10_grp31)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage9_grp30)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg) & (1'b0 == ap_block_pp0_stage8_grp29)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg) & (1'b0 == ap_block_pp0_stage7_grp28)) | ((ap_enable_reg_pp0_iter1 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp27_done_reg) & (1'b0 == ap_block_pp0_stage6_grp27)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage0_grp20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage5_grp26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage4_grp25)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage3_grp24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage2_grp23)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & 
    (1'b0 == ap_block_pp0_stage1_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage1_grp22)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage14_grp16)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage13_grp14)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage12_grp12)))) begin
        mat_stream_blk_n = mat_stream_full_n;
    end else begin
        mat_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp18) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp32_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp32)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp31_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp31)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp30)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp29)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp28)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp27_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp27)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp25)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp23)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp22)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp16)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp14)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp12)))) begin
        mat_stream_write_local = 1'b1;
    end else begin
        mat_stream_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage11) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_1_fu_1164_p2 = (indvar_flatten47_fu_116 + 16'd1);

assign add_ln25_fu_281_p2 = (c_fu_215_p3 + 10'd1);

assign add_ln30_10_fu_528_p2 = (or_ln_reg_1273 + zext_ln30_10_fu_524_p1);

assign add_ln30_11_fu_544_p2 = (zext_ln30_11_fu_540_p1 + mat_read_reg_1215);

assign add_ln30_12_fu_581_p2 = (or_ln30_1_fu_574_p3 + zext_ln25_reg_1262);

assign add_ln30_13_fu_597_p2 = (zext_ln30_12_fu_593_p1 + mat_read_reg_1215);

assign add_ln30_14_fu_627_p2 = (or_ln30_1_reg_1350 + zext_ln30_6_reg_1296);

assign add_ln30_15_fu_642_p2 = (zext_ln30_13_fu_638_p1 + mat_read_reg_1215);

assign add_ln30_16_fu_672_p2 = (or_ln30_1_reg_1350 + zext_ln30_8_reg_1318);

assign add_ln30_17_fu_687_p2 = (zext_ln30_14_fu_683_p1 + mat_read_reg_1215);

assign add_ln30_18_fu_717_p2 = (or_ln30_1_reg_1350 + zext_ln30_10_reg_1334);

assign add_ln30_19_fu_732_p2 = (zext_ln30_15_fu_728_p1 + mat_read_reg_1215);

assign add_ln30_1_fu_354_p2 = (or_ln_fu_347_p3 + zext_ln25_fu_302_p1);

assign add_ln30_20_fu_777_p2 = (or_ln30_1_reg_1350 + zext_ln30_24_fu_773_p1);

assign add_ln30_21_fu_796_p2 = (zext_ln30_17_fu_792_p1 + mat_read_reg_1215);

assign add_ln30_22_fu_826_p2 = (zext_ln30_1_fu_782_p1 + 13'd3840);

assign add_ln30_23_fu_836_p2 = (or_ln30_1_reg_1350 + zext_ln30_18_fu_832_p1);

assign add_ln30_24_fu_852_p2 = (zext_ln30_19_fu_848_p1 + mat_read_reg_1215);

assign add_ln30_25_fu_882_p2 = ($signed(zext_ln30_1_reg_1413) + $signed(13'd4608));

assign add_ln30_26_fu_891_p2 = (or_ln30_1_reg_1350 + zext_ln30_20_fu_887_p1);

assign add_ln30_27_fu_907_p2 = (zext_ln30_21_fu_903_p1 + mat_read_reg_1215);

assign add_ln30_28_fu_937_p2 = ($signed(zext_ln30_1_reg_1413) + $signed(13'd5376));

assign add_ln30_29_fu_946_p2 = (or_ln30_1_reg_1350 + zext_ln30_22_fu_942_p1);

assign add_ln30_2_fu_374_p2 = (zext_ln30_5_fu_370_p1 + mat_read_reg_1215);

assign add_ln30_30_fu_965_p2 = (zext_ln30_23_fu_961_p1 + mat_read_reg_1215);

assign add_ln30_31_fu_1010_p2 = (or_ln30_1_reg_1350 + zext_ln30_25_fu_1006_p1);

assign add_ln30_32_fu_1059_p2 = (zext_ln30_26_fu_1055_p1 + mat_read_reg_1215);

assign add_ln30_33_fu_1015_p2 = ($signed(zext_ln30_2_reg_1306) + $signed(12'd2816));

assign add_ln30_34_fu_1028_p2 = (or_ln30_1_reg_1350 + zext_ln30_27_fu_1024_p1);

assign add_ln30_35_fu_1100_p2 = (zext_ln30_28_fu_1096_p1 + mat_read_reg_1215);

assign add_ln30_36_fu_1033_p2 = (zext_ln30_fu_951_p1 + 14'd7680);

assign add_ln30_37_fu_1043_p2 = (or_ln30_1_reg_1350 + zext_ln30_29_fu_1039_p1);

assign add_ln30_38_fu_1136_p2 = (zext_ln30_30_fu_1132_p1 + mat_read_reg_1215);

assign add_ln30_3_fu_404_p2 = (zext_ln30_3_fu_360_p1 + 11'd768);

assign add_ln30_4_fu_414_p2 = (or_ln_reg_1273 + zext_ln30_6_fu_410_p1);

assign add_ln30_5_fu_433_p2 = (zext_ln30_7_fu_429_p1 + mat_read_reg_1215);

assign add_ln30_6_fu_463_p2 = (zext_ln30_2_fu_419_p1 + 12'd1536);

assign add_ln30_7_fu_473_p2 = (or_ln_reg_1273 + zext_ln30_8_fu_469_p1);

assign add_ln30_8_fu_489_p2 = (zext_ln30_9_fu_485_p1 + mat_read_reg_1215);

assign add_ln30_9_fu_519_p2 = ($signed(zext_ln30_2_reg_1306) + $signed(12'd2304));

assign add_ln30_fu_317_p2 = (zext_ln30_4_fu_313_p1 + mat_read_reg_1215);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp20 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter1_grp20) & (1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp20 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter1_grp20) & (1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp21 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg)));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((m_axi_gmem7_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg)) | ((1'b1 == ap_block_state17_pp0_stage0_iter1_grp20) & (1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp20 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter1_grp20) & (1'b0 == ap_block_pp0_stage0_subdone_grp20_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp21 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp21_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage10_01001_grp31 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_grp31) & (1'b0 == ap_block_pp0_stage10_subdone_grp31_done_reg));
end

assign ap_block_pp0_stage10_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_grp10 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_grp31 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_grp31) & (1'b0 == ap_block_pp0_stage10_subdone_grp31_done_reg));
end

assign ap_block_pp0_stage10_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_grp31) & (1'b0 == ap_block_pp0_stage10_subdone_grp31_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg)));
end

assign ap_block_pp0_stage10_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp10 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp31 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_grp31) & (1'b0 == ap_block_pp0_stage10_subdone_grp31_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage11_01001_grp32 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage11_iter1_grp32) & (1'b0 == ap_block_pp0_stage11_subdone_grp32_done_reg));
end

assign ap_block_pp0_stage11_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001_grp11 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_grp32 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage11_iter1_grp32) & (1'b0 == ap_block_pp0_stage11_subdone_grp32_done_reg));
end

assign ap_block_pp0_stage11_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage11_iter1_grp32) & (1'b0 == ap_block_pp0_stage11_subdone_grp32_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp11_done_reg)));
end

assign ap_block_pp0_stage11_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp11 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp32 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage11_iter1_grp32) & (1'b0 == ap_block_pp0_stage11_subdone_grp32_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage12_01001_grp12 = ((ap_done_reg == 1'b1) | ((1'b1 == ap_block_state13_pp0_stage12_iter0_grp12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp12_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_grp0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage12_11001_grp12 = ((ap_done_reg == 1'b1) | ((1'b1 == ap_block_state13_pp0_stage12_iter0_grp12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp12_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_grp13 = ((ap_done_reg == 1'b1) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp13_done_reg)));
end

assign ap_block_pp0_stage12_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((m_axi_gmem7_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage12_subdone_grp13_done_reg)) | ((1'b1 == ap_block_state13_pp0_stage12_iter0_grp12) & (1'b0 == ap_block_pp0_stage12_subdone_grp12_done_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp12 = ((ap_done_reg == 1'b1) | ((1'b1 == ap_block_state13_pp0_stage12_iter0_grp12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp12_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp13 = ((ap_done_reg == 1'b1) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp13_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage13_01001_grp14 = ((1'b1 == ap_block_state14_pp0_stage13_iter0_grp14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp14_done_reg));
end

assign ap_block_pp0_stage13_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001_grp14 = ((1'b1 == ap_block_state14_pp0_stage13_iter0_grp14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_grp15 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp15_done_reg));
end

assign ap_block_pp0_stage13_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((m_axi_gmem7_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage13_subdone_grp15_done_reg)) | ((1'b1 == ap_block_state14_pp0_stage13_iter0_grp14) & (1'b0 == ap_block_pp0_stage13_subdone_grp14_done_reg))));
end

assign ap_block_pp0_stage13_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp14 = ((1'b1 == ap_block_state14_pp0_stage13_iter0_grp14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp15 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage14_01001_grp16 = ((1'b1 == ap_block_state15_pp0_stage14_iter0_grp16) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp16_done_reg));
end

assign ap_block_pp0_stage14_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001_grp16 = ((1'b1 == ap_block_state15_pp0_stage14_iter0_grp16) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_grp17 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp17_done_reg));
end

assign ap_block_pp0_stage14_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((m_axi_gmem7_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage14_subdone_grp17_done_reg)) | ((1'b1 == ap_block_state15_pp0_stage14_iter0_grp16) & (1'b0 == ap_block_pp0_stage14_subdone_grp16_done_reg))));
end

assign ap_block_pp0_stage14_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp16 = ((1'b1 == ap_block_state15_pp0_stage14_iter0_grp16) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp17 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp17_done_reg));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001_grp18 = ((1'b1 == ap_block_state16_pp0_stage15_iter0_grp18) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((m_axi_gmem7_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage15_subdone_grp19_done_reg)) | ((1'b1 == ap_block_state16_pp0_stage15_iter0_grp18) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg))));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_grp18 = ((1'b1 == ap_block_state16_pp0_stage15_iter0_grp18) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_grp19 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp19_done_reg));
end

assign ap_block_pp0_stage15_grp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((m_axi_gmem7_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage15_subdone_grp19_done_reg)) | ((1'b1 == ap_block_state16_pp0_stage15_iter0_grp18) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp18 = ((1'b1 == ap_block_state16_pp0_stage15_iter0_grp18) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp18_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp19 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_01001_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_grp22) & (1'b0 == ap_block_pp0_stage1_subdone_grp22_done_reg));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_grp22) & (1'b0 == ap_block_pp0_stage1_subdone_grp22_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_grp22) & (1'b0 == ap_block_pp0_stage1_subdone_grp22_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp1 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_grp22) & (1'b0 == ap_block_pp0_stage1_subdone_grp22_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_01001_grp23 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_grp23) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp2 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp23 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_grp23) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_grp23) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp2 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp23 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_grp23) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_01001_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp3 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp3 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_01001_grp25 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_grp25) & (1'b0 == ap_block_pp0_stage4_subdone_grp25_done_reg));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp25 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_grp25) & (1'b0 == ap_block_pp0_stage4_subdone_grp25_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp4 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_grp25) & (1'b0 == ap_block_pp0_stage4_subdone_grp25_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg)));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp25 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_grp25) & (1'b0 == ap_block_pp0_stage4_subdone_grp25_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp4 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_01001_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_grp26) & (1'b0 == ap_block_pp0_stage5_subdone_grp26_done_reg));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_grp26) & (1'b0 == ap_block_pp0_stage5_subdone_grp26_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp5 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_grp26) & (1'b0 == ap_block_pp0_stage5_subdone_grp26_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg)));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_grp26) & (1'b0 == ap_block_pp0_stage5_subdone_grp26_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp5 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp5_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_01001_grp27 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_grp27) & (1'b0 == ap_block_pp0_stage6_subdone_grp27_done_reg));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp27 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_grp27) & (1'b0 == ap_block_pp0_stage6_subdone_grp27_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp6 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_grp27) & (1'b0 == ap_block_pp0_stage6_subdone_grp27_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg)));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp27 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_grp27) & (1'b0 == ap_block_pp0_stage6_subdone_grp27_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp6 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_01001_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter1_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter1_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp7 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter1_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp7_done_reg)));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter1_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp7 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp7_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_01001_grp29 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_grp29) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg));
end

assign ap_block_pp0_stage8_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_grp29 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_grp29) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp8 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage8_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_grp29) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp8_done_reg)));
end

assign ap_block_pp0_stage8_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp29 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_grp29) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp8 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp8_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage9_01001_grp30 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_grp30) & (1'b0 == ap_block_pp0_stage9_subdone_grp30_done_reg));
end

assign ap_block_pp0_stage9_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_grp30 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_grp30) & (1'b0 == ap_block_pp0_stage9_subdone_grp30_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_grp9 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage9_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_grp30) & (1'b0 == ap_block_pp0_stage9_subdone_grp30_done_reg)) | ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg)));
end

assign ap_block_pp0_stage9_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp30 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_grp30) & (1'b0 == ap_block_pp0_stage9_subdone_grp30_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp9 = ((m_axi_gmem7_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp9_done_reg));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_grp12 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_grp14 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_grp16 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_grp18 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter1_grp20 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1_grp22 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1_grp23 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state20_pp0_stage3_iter1_grp24 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter1_grp25 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter1_grp26 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter1_grp27 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter1_grp28 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage8_iter1_grp29 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state26_pp0_stage9_iter1_grp30 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state27_pp0_stage10_iter1_grp31 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state28_pp0_stage11_iter1_grp32 = ((m_axi_gmem7_0_RVALID == 1'b0) | (mat_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2109 = ((icmp_ln25_reg_1493 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_666 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage15;

assign ap_ready = ap_ready_sig;

assign c_fu_215_p3 = ((ap_phi_mux_icmp_ln2650_phi_fu_161_p4[0:0] == 1'b1) ? ap_sig_allocacmp_c48_load : ap_sig_allocacmp_add_ln2551_load);

assign icmp_ln25_fu_1173_p2 = ((indvar_flatten47_fu_116 == 16'd36863) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_275_p2 = ((r_fu_269_p2 < 10'd768) ? 1'b1 : 1'b0);

assign m_axi_gmem7_0_ARBURST = 2'd0;

assign m_axi_gmem7_0_ARCACHE = 4'd0;

assign m_axi_gmem7_0_ARID = 1'd0;

assign m_axi_gmem7_0_ARLEN = 64'd1;

assign m_axi_gmem7_0_ARLOCK = 2'd0;

assign m_axi_gmem7_0_ARPROT = 3'd0;

assign m_axi_gmem7_0_ARQOS = 4'd0;

assign m_axi_gmem7_0_ARREGION = 4'd0;

assign m_axi_gmem7_0_ARSIZE = 3'd0;

assign m_axi_gmem7_0_ARUSER = 1'd0;

assign m_axi_gmem7_0_AWADDR = 64'd0;

assign m_axi_gmem7_0_AWBURST = 2'd0;

assign m_axi_gmem7_0_AWCACHE = 4'd0;

assign m_axi_gmem7_0_AWID = 1'd0;

assign m_axi_gmem7_0_AWLEN = 32'd0;

assign m_axi_gmem7_0_AWLOCK = 2'd0;

assign m_axi_gmem7_0_AWPROT = 3'd0;

assign m_axi_gmem7_0_AWQOS = 4'd0;

assign m_axi_gmem7_0_AWREGION = 4'd0;

assign m_axi_gmem7_0_AWSIZE = 3'd0;

assign m_axi_gmem7_0_AWUSER = 1'd0;

assign m_axi_gmem7_0_AWVALID = 1'b0;

assign m_axi_gmem7_0_BREADY = 1'b0;

assign m_axi_gmem7_0_WDATA = 32'd0;

assign m_axi_gmem7_0_WID = 1'd0;

assign m_axi_gmem7_0_WLAST = 1'b0;

assign m_axi_gmem7_0_WSTRB = 4'd0;

assign m_axi_gmem7_0_WUSER = 1'd0;

assign m_axi_gmem7_0_WVALID = 1'b0;

assign mat_stream_din = m_axi_gmem7_0_RDATA;

assign mat_stream_write = mat_stream_write_local;

assign or_ln30_1_fu_574_p3 = {{tmp_s_reg_1252}, {12'd3840}};

assign or_ln30_3_fu_762_p3 = {{1'd1}, {c_reg_1235}};

assign or_ln30_4_fu_995_p3 = {{1'd1}, {zext_ln30_3_reg_1285}};

assign or_ln_fu_347_p3 = {{tmp_reg_1246}, {10'd768}};

assign p_shl_fu_223_p3 = {{select_ln25_fu_207_p3}, {10'd0}};

assign r_fu_269_p2 = (select_ln25_fu_207_p3 + 10'd16);

assign select_ln25_fu_207_p3 = ((ap_phi_mux_icmp_ln2650_phi_fu_161_p4[0:0] == 1'b1) ? ap_sig_allocacmp_r49_load : 10'd0);

assign sext_ln30_10_fu_867_p1 = $signed(trunc_ln30_s_fu_857_p4);

assign sext_ln30_11_fu_922_p1 = $signed(trunc_ln30_10_fu_912_p4);

assign sext_ln30_12_fu_980_p1 = $signed(trunc_ln30_11_fu_970_p4);

assign sext_ln30_13_fu_1074_p1 = $signed(trunc_ln30_12_fu_1064_p4);

assign sext_ln30_14_fu_1115_p1 = $signed(trunc_ln30_13_fu_1105_p4);

assign sext_ln30_15_fu_1151_p1 = $signed(trunc_ln30_14_fu_1141_p4);

assign sext_ln30_16_fu_769_p1 = $signed(or_ln30_3_fu_762_p3);

assign sext_ln30_17_fu_1002_p1 = $signed(or_ln30_4_fu_995_p3);

assign sext_ln30_18_fu_1020_p1 = $signed(add_ln30_33_fu_1015_p2);

assign sext_ln30_1_fu_389_p1 = $signed(trunc_ln30_1_fu_379_p4);

assign sext_ln30_2_fu_448_p1 = $signed(trunc_ln30_2_fu_438_p4);

assign sext_ln30_3_fu_504_p1 = $signed(trunc_ln30_3_fu_494_p4);

assign sext_ln30_4_fu_559_p1 = $signed(trunc_ln30_4_fu_549_p4);

assign sext_ln30_5_fu_612_p1 = $signed(trunc_ln30_5_fu_602_p4);

assign sext_ln30_6_fu_657_p1 = $signed(trunc_ln30_6_fu_647_p4);

assign sext_ln30_7_fu_702_p1 = $signed(trunc_ln30_7_fu_692_p4);

assign sext_ln30_8_fu_747_p1 = $signed(trunc_ln30_8_fu_737_p4);

assign sext_ln30_9_fu_811_p1 = $signed(trunc_ln30_9_fu_801_p4);

assign sext_ln30_fu_332_p1 = $signed(trunc_ln_fu_322_p4);

assign shl_ln30_10_fu_896_p3 = {{add_ln30_26_reg_1436}, {2'd0}};

assign shl_ln30_11_fu_954_p3 = {{add_ln30_29_reg_1447}, {2'd0}};

assign shl_ln30_12_fu_1048_p3 = {{add_ln30_31_reg_1458}, {2'd0}};

assign shl_ln30_13_fu_1089_p3 = {{add_ln30_34_reg_1463}, {2'd0}};

assign shl_ln30_14_fu_1125_p3 = {{add_ln30_37_reg_1468}, {2'd0}};

assign shl_ln30_1_fu_363_p3 = {{add_ln30_1_reg_1280}, {2'd0}};

assign shl_ln30_2_fu_422_p3 = {{add_ln30_4_reg_1301}, {2'd0}};

assign shl_ln30_3_fu_478_p3 = {{add_ln30_7_reg_1323}, {2'd0}};

assign shl_ln30_4_fu_533_p3 = {{add_ln30_10_reg_1339}, {2'd0}};

assign shl_ln30_5_fu_586_p3 = {{add_ln30_12_reg_1364}, {2'd0}};

assign shl_ln30_6_fu_631_p3 = {{add_ln30_14_reg_1375}, {2'd0}};

assign shl_ln30_7_fu_676_p3 = {{add_ln30_16_reg_1386}, {2'd0}};

assign shl_ln30_8_fu_721_p3 = {{add_ln30_18_reg_1397}, {2'd0}};

assign shl_ln30_9_fu_785_p3 = {{add_ln30_20_reg_1408}, {2'd0}};

assign shl_ln30_s_fu_841_p3 = {{add_ln30_23_reg_1425}, {2'd0}};

assign shl_ln_fu_305_p4 = {{{tmp_reg_1246}, {c_reg_1235}}, {2'd0}};

assign sub_ln30_fu_243_p2 = (p_shl_fu_223_p3 - zext_ln30_16_fu_239_p1);

assign tmp_9_fu_231_p3 = {{select_ln25_fu_207_p3}, {8'd0}};

assign trunc_ln30_10_fu_912_p4 = {{add_ln30_27_fu_907_p2[63:2]}};

assign trunc_ln30_11_fu_970_p4 = {{add_ln30_30_fu_965_p2[63:2]}};

assign trunc_ln30_12_fu_1064_p4 = {{add_ln30_32_fu_1059_p2[63:2]}};

assign trunc_ln30_13_fu_1105_p4 = {{add_ln30_35_fu_1100_p2[63:2]}};

assign trunc_ln30_14_fu_1141_p4 = {{add_ln30_38_fu_1136_p2[63:2]}};

assign trunc_ln30_1_fu_379_p4 = {{add_ln30_2_fu_374_p2[63:2]}};

assign trunc_ln30_2_fu_438_p4 = {{add_ln30_5_fu_433_p2[63:2]}};

assign trunc_ln30_3_fu_494_p4 = {{add_ln30_8_fu_489_p2[63:2]}};

assign trunc_ln30_4_fu_549_p4 = {{add_ln30_11_fu_544_p2[63:2]}};

assign trunc_ln30_5_fu_602_p4 = {{add_ln30_13_fu_597_p2[63:2]}};

assign trunc_ln30_6_fu_647_p4 = {{add_ln30_15_fu_642_p2[63:2]}};

assign trunc_ln30_7_fu_692_p4 = {{add_ln30_17_fu_687_p2[63:2]}};

assign trunc_ln30_8_fu_737_p4 = {{add_ln30_19_fu_732_p2[63:2]}};

assign trunc_ln30_9_fu_801_p4 = {{add_ln30_21_fu_796_p2[63:2]}};

assign trunc_ln30_s_fu_857_p4 = {{add_ln30_24_fu_852_p2[63:2]}};

assign trunc_ln_fu_322_p4 = {{add_ln30_fu_317_p2[63:2]}};

assign zext_ln25_fu_302_p1 = c_reg_1235;

assign zext_ln30_10_fu_524_p1 = add_ln30_9_fu_519_p2;

assign zext_ln30_11_fu_540_p1 = shl_ln30_4_fu_533_p3;

assign zext_ln30_12_fu_593_p1 = shl_ln30_5_fu_586_p3;

assign zext_ln30_13_fu_638_p1 = shl_ln30_6_fu_631_p3;

assign zext_ln30_14_fu_683_p1 = shl_ln30_7_fu_676_p3;

assign zext_ln30_15_fu_728_p1 = shl_ln30_8_fu_721_p3;

assign zext_ln30_16_fu_239_p1 = tmp_9_fu_231_p3;

assign zext_ln30_17_fu_792_p1 = shl_ln30_9_fu_785_p3;

assign zext_ln30_18_fu_832_p1 = add_ln30_22_fu_826_p2;

assign zext_ln30_19_fu_848_p1 = shl_ln30_s_fu_841_p3;

assign zext_ln30_1_fu_782_p1 = c_reg_1235;

assign zext_ln30_20_fu_887_p1 = add_ln30_25_fu_882_p2;

assign zext_ln30_21_fu_903_p1 = shl_ln30_10_fu_896_p3;

assign zext_ln30_22_fu_942_p1 = add_ln30_28_fu_937_p2;

assign zext_ln30_23_fu_961_p1 = shl_ln30_11_fu_954_p3;

assign zext_ln30_24_fu_773_p1 = $unsigned(sext_ln30_16_fu_769_p1);

assign zext_ln30_25_fu_1006_p1 = $unsigned(sext_ln30_17_fu_1002_p1);

assign zext_ln30_26_fu_1055_p1 = shl_ln30_12_fu_1048_p3;

assign zext_ln30_27_fu_1024_p1 = $unsigned(sext_ln30_18_fu_1020_p1);

assign zext_ln30_28_fu_1096_p1 = shl_ln30_13_fu_1089_p3;

assign zext_ln30_29_fu_1039_p1 = add_ln30_36_fu_1033_p2;

assign zext_ln30_2_fu_419_p1 = c_reg_1235;

assign zext_ln30_30_fu_1132_p1 = shl_ln30_14_fu_1125_p3;

assign zext_ln30_3_fu_360_p1 = c_reg_1235;

assign zext_ln30_4_fu_313_p1 = shl_ln_fu_305_p4;

assign zext_ln30_5_fu_370_p1 = shl_ln30_1_fu_363_p3;

assign zext_ln30_6_fu_410_p1 = add_ln30_3_fu_404_p2;

assign zext_ln30_7_fu_429_p1 = shl_ln30_2_fu_422_p3;

assign zext_ln30_8_fu_469_p1 = add_ln30_6_fu_463_p2;

assign zext_ln30_9_fu_485_p1 = shl_ln30_3_fu_478_p3;

assign zext_ln30_fu_951_p1 = c_reg_1235;

always @ (posedge ap_clk) begin
    zext_ln25_reg_1262[19:10] <= 10'b0000000000;
    or_ln_reg_1273[9:0] <= 10'b1100000000;
    zext_ln30_3_reg_1285[10] <= 1'b0;
    zext_ln30_6_reg_1296[19:11] <= 9'b000000000;
    zext_ln30_2_reg_1306[11:10] <= 2'b00;
    zext_ln30_8_reg_1318[19:12] <= 8'b00000000;
    zext_ln30_10_reg_1334[19:12] <= 8'b00000000;
    or_ln30_1_reg_1350[11:0] <= 12'b111100000000;
    zext_ln30_1_reg_1413[12:10] <= 3'b000;
end

endmodule //kernel_mhsa_load_mat_burst_9
