<stg><name>minver_hwa</name>


<trans_list>

<trans id="1409" from="1" to="2">
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3828" from="2" to="3">
<condition id="3424">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3829" from="2" to="2">
<condition id="3425">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="3" to="4">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="4" to="5">
<condition id="993">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3723" from="4" to="160">
<condition id="3316">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3835" from="5" to="10">
<condition id="3426">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3836" from="5" to="6">
<condition id="3431">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3831" from="6" to="7">
<condition id="3427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3832" from="7" to="8">
<condition id="3428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3833" from="8" to="9">
<condition id="3429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3834" from="9" to="5">
<condition id="3430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="10" to="11">
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="11" to="12">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="12" to="13">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="13" to="14">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="14" to="15">
<condition id="1008">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="14" to="21">
<condition id="1007">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="15" to="16">
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="16" to="17">
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3841" from="17" to="21">
<condition id="3432">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3842" from="17" to="18">
<condition id="3436">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3838" from="18" to="19">
<condition id="3433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3839" from="19" to="20">
<condition id="3434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3840" from="20" to="17">
<condition id="3435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="21" to="22">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3863" from="22" to="42">
<condition id="3437">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3864" from="22" to="23">
<condition id="3457">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3844" from="23" to="24">
<condition id="3438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3845" from="24" to="25">
<condition id="3439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3846" from="25" to="26">
<condition id="3440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3847" from="26" to="27">
<condition id="3441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3848" from="27" to="28">
<condition id="3442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3849" from="28" to="29">
<condition id="3443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="29" to="30">
<condition id="3444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="30" to="31">
<condition id="3445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3852" from="31" to="32">
<condition id="3446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3853" from="32" to="33">
<condition id="3447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="33" to="34">
<condition id="3448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3855" from="34" to="35">
<condition id="3449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="35" to="36">
<condition id="3450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3857" from="36" to="37">
<condition id="3451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3858" from="37" to="38">
<condition id="3452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3859" from="38" to="39">
<condition id="3453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3860" from="39" to="40">
<condition id="3454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3861" from="40" to="41">
<condition id="3455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3862" from="41" to="22">
<condition id="3456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="42" to="43">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3965" from="43" to="143">
<condition id="3458">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3966" from="43" to="44">
<condition id="3558">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3866" from="44" to="45">
<condition id="3459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3867" from="45" to="46">
<condition id="3460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3868" from="46" to="47">
<condition id="3461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3869" from="47" to="48">
<condition id="3462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3870" from="48" to="49">
<condition id="3463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="49" to="50">
<condition id="3464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="50" to="51">
<condition id="3465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3873" from="51" to="52">
<condition id="3466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="52" to="53">
<condition id="3467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3875" from="53" to="54">
<condition id="3468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3876" from="54" to="55">
<condition id="3469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3877" from="55" to="56">
<condition id="3470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3878" from="56" to="57">
<condition id="3471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3879" from="57" to="58">
<condition id="3472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3880" from="58" to="59">
<condition id="3473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3881" from="59" to="60">
<condition id="3474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3882" from="60" to="61">
<condition id="3475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3883" from="61" to="62">
<condition id="3476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3884" from="62" to="63">
<condition id="3477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="63" to="64">
<condition id="3478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3886" from="64" to="65">
<condition id="3479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3887" from="65" to="66">
<condition id="3480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3888" from="66" to="67">
<condition id="3481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3889" from="67" to="68">
<condition id="3482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3890" from="68" to="69">
<condition id="3483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3891" from="69" to="70">
<condition id="3484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3892" from="70" to="71">
<condition id="3485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3893" from="71" to="72">
<condition id="3486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3894" from="72" to="73">
<condition id="3487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3895" from="73" to="74">
<condition id="3488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3896" from="74" to="75">
<condition id="3489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3897" from="75" to="76">
<condition id="3490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3898" from="76" to="77">
<condition id="3491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3899" from="77" to="78">
<condition id="3492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3900" from="78" to="79">
<condition id="3493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3901" from="79" to="80">
<condition id="3494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3902" from="80" to="81">
<condition id="3495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3903" from="81" to="82">
<condition id="3496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3904" from="82" to="83">
<condition id="3497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3905" from="83" to="84">
<condition id="3498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3906" from="84" to="85">
<condition id="3499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3907" from="85" to="86">
<condition id="3500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3908" from="86" to="87">
<condition id="3501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3909" from="87" to="88">
<condition id="3502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3910" from="88" to="89">
<condition id="3503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3911" from="89" to="90">
<condition id="3504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3912" from="90" to="91">
<condition id="3505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3913" from="91" to="92">
<condition id="3506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3914" from="92" to="93">
<condition id="3507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3915" from="93" to="94">
<condition id="3508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3916" from="94" to="95">
<condition id="3509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3917" from="95" to="96">
<condition id="3510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3918" from="96" to="97">
<condition id="3511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3919" from="97" to="98">
<condition id="3512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3920" from="98" to="99">
<condition id="3513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3921" from="99" to="100">
<condition id="3514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3922" from="100" to="101">
<condition id="3515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3923" from="101" to="102">
<condition id="3516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3924" from="102" to="103">
<condition id="3517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3925" from="103" to="104">
<condition id="3518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3926" from="104" to="105">
<condition id="3519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3927" from="105" to="106">
<condition id="3520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3928" from="106" to="107">
<condition id="3521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3929" from="107" to="108">
<condition id="3522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3930" from="108" to="109">
<condition id="3523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3931" from="109" to="110">
<condition id="3524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3932" from="110" to="111">
<condition id="3525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3933" from="111" to="112">
<condition id="3526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3934" from="112" to="113">
<condition id="3527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="113" to="114">
<condition id="3528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3936" from="114" to="115">
<condition id="3529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="115" to="116">
<condition id="3530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="116" to="117">
<condition id="3531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="117" to="118">
<condition id="3532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="118" to="119">
<condition id="3533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3941" from="119" to="120">
<condition id="3534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="120" to="121">
<condition id="3535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="121" to="122">
<condition id="3536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3944" from="122" to="123">
<condition id="3537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3945" from="123" to="124">
<condition id="3538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="124" to="125">
<condition id="3539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3947" from="125" to="126">
<condition id="3540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="126" to="127">
<condition id="3541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3949" from="127" to="128">
<condition id="3542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="128" to="129">
<condition id="3543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3951" from="129" to="130">
<condition id="3544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="130" to="131">
<condition id="3545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3953" from="131" to="132">
<condition id="3546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3954" from="132" to="133">
<condition id="3547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3955" from="133" to="134">
<condition id="3548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="134" to="135">
<condition id="3549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="135" to="136">
<condition id="3550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="136" to="137">
<condition id="3551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3959" from="137" to="138">
<condition id="3552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3960" from="138" to="139">
<condition id="3553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3961" from="139" to="140">
<condition id="3554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3962" from="140" to="141">
<condition id="3555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3963" from="141" to="142">
<condition id="3556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3964" from="142" to="43">
<condition id="3557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="143" to="144">
<condition id="3297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="144" to="145">
<condition id="3298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="145" to="146">
<condition id="3299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="146" to="147">
<condition id="3300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="147" to="148">
<condition id="3301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3711" from="148" to="149">
<condition id="3302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="149" to="150">
<condition id="3303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="150" to="151">
<condition id="3304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="151" to="152">
<condition id="3305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3715" from="152" to="153">
<condition id="3306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3716" from="153" to="154">
<condition id="3307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3717" from="154" to="155">
<condition id="3308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3718" from="155" to="156">
<condition id="3309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3719" from="156" to="157">
<condition id="3310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3720" from="157" to="158">
<condition id="3311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3721" from="158" to="159">
<condition id="3312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3722" from="159" to="4">
<condition id="3314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3724" from="160" to="161">
<condition id="3318">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3826" from="160" to="14">
<condition id="3423">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="161" to="162">
<condition id="3559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4065" from="162" to="259">
<condition id="3560">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4066" from="162" to="163">
<condition id="3657">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3969" from="163" to="164">
<condition id="3561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="164" to="165">
<condition id="3562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3971" from="165" to="166">
<condition id="3563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="166" to="167">
<condition id="3564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3973" from="167" to="168">
<condition id="3565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="168" to="169">
<condition id="3566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3975" from="169" to="170">
<condition id="3567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3976" from="170" to="171">
<condition id="3568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="171" to="172">
<condition id="3569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="172" to="173">
<condition id="3570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="173" to="174">
<condition id="3571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3980" from="174" to="175">
<condition id="3572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3981" from="175" to="176">
<condition id="3573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="176" to="177">
<condition id="3574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3983" from="177" to="178">
<condition id="3575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="178" to="179">
<condition id="3576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3985" from="179" to="180">
<condition id="3577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="180" to="181">
<condition id="3578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3987" from="181" to="182">
<condition id="3579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="182" to="183">
<condition id="3580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3989" from="183" to="184">
<condition id="3581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3990" from="184" to="185">
<condition id="3582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3991" from="185" to="186">
<condition id="3583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="186" to="187">
<condition id="3584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3993" from="187" to="188">
<condition id="3585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="188" to="189">
<condition id="3586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3995" from="189" to="190">
<condition id="3587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3996" from="190" to="191">
<condition id="3588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3997" from="191" to="192">
<condition id="3589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3998" from="192" to="193">
<condition id="3590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3999" from="193" to="194">
<condition id="3591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="194" to="195">
<condition id="3592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4001" from="195" to="196">
<condition id="3593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4002" from="196" to="197">
<condition id="3594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4003" from="197" to="198">
<condition id="3595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="198" to="199">
<condition id="3596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4005" from="199" to="200">
<condition id="3597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="200" to="201">
<condition id="3598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4007" from="201" to="202">
<condition id="3599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4008" from="202" to="203">
<condition id="3600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4009" from="203" to="204">
<condition id="3601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4010" from="204" to="205">
<condition id="3602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="205" to="206">
<condition id="3603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4012" from="206" to="207">
<condition id="3604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4013" from="207" to="208">
<condition id="3605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4014" from="208" to="209">
<condition id="3606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4015" from="209" to="210">
<condition id="3607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4016" from="210" to="211">
<condition id="3608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4017" from="211" to="212">
<condition id="3609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4018" from="212" to="213">
<condition id="3610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4019" from="213" to="214">
<condition id="3611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4020" from="214" to="215">
<condition id="3612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="215" to="216">
<condition id="3613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="216" to="217">
<condition id="3614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4023" from="217" to="218">
<condition id="3615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4024" from="218" to="219">
<condition id="3616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4025" from="219" to="220">
<condition id="3617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4026" from="220" to="221">
<condition id="3618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4027" from="221" to="222">
<condition id="3619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4028" from="222" to="223">
<condition id="3620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4029" from="223" to="224">
<condition id="3621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4030" from="224" to="225">
<condition id="3622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4031" from="225" to="226">
<condition id="3623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4032" from="226" to="227">
<condition id="3624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4033" from="227" to="228">
<condition id="3625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4034" from="228" to="229">
<condition id="3626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4035" from="229" to="230">
<condition id="3627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4036" from="230" to="231">
<condition id="3628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4037" from="231" to="232">
<condition id="3629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4038" from="232" to="233">
<condition id="3630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4039" from="233" to="234">
<condition id="3631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4040" from="234" to="235">
<condition id="3632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4041" from="235" to="236">
<condition id="3633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4042" from="236" to="237">
<condition id="3634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4043" from="237" to="238">
<condition id="3635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4044" from="238" to="239">
<condition id="3636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4045" from="239" to="240">
<condition id="3637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4046" from="240" to="241">
<condition id="3638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4047" from="241" to="242">
<condition id="3639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4048" from="242" to="243">
<condition id="3640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4049" from="243" to="244">
<condition id="3641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4050" from="244" to="245">
<condition id="3642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4051" from="245" to="246">
<condition id="3643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4052" from="246" to="247">
<condition id="3644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4053" from="247" to="248">
<condition id="3645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4054" from="248" to="249">
<condition id="3646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4055" from="249" to="250">
<condition id="3647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4056" from="250" to="251">
<condition id="3648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4057" from="251" to="252">
<condition id="3649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4058" from="252" to="253">
<condition id="3650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4059" from="253" to="254">
<condition id="3651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4060" from="254" to="255">
<condition id="3652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4061" from="255" to="256">
<condition id="3653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4062" from="256" to="257">
<condition id="3654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4063" from="257" to="258">
<condition id="3655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4064" from="258" to="161">
<condition id="3656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3825" from="259" to="160">
<condition id="3422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="64">
<![CDATA[
:3  %work = alloca [500 x i6], align 1

]]></Node>
<StgValue><ssdm name="work"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %a, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %a, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond7 = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %i_1 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %work_addr = getelementptr [500 x i6]* %work, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="work_addr"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
:5  store i6 %i, i6* %work_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader13.preheader:0  %r = alloca i32

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:1  store i32 0, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_5 = phi i6 [ %k, %43 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader13:2  %k = add i6 %i_5, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="6">
<![CDATA[
.preheader12.preheader:0  %i_5_cast6 = zext i6 %i_5 to i32

]]></Node>
<StgValue><ssdm name="i_5_cast6"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.preheader:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 32, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
.preheader12.preheader:2  %tmp_3 = zext i6 %i_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="6">
<![CDATA[
.preheader12.preheader:3  %tmp_3_cast = zext i6 %i_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader12.preheader:4  %tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_5, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
.preheader12.preheader:5  %tmp_11 = zext i11 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="11">
<![CDATA[
.preheader12.preheader:6  %tmp_16_cast = zext i11 %tmp_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:7  %tmp_12 = or i11 %tmp_7, 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:8  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_12)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:9  %a_addr_71 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="a_addr_71"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:10  %tmp_17 = or i11 %tmp_7, 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:11  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_17)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:12  %a_addr_69 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="a_addr_69"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:13  %tmp_37 = or i11 %tmp_7, 29

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:14  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_37)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:15  %a_addr_67 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="a_addr_67"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:16  %tmp_44 = or i11 %tmp_7, 28

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:17  %tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:18  %a_addr_65 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="a_addr_65"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:19  %tmp_55 = or i11 %tmp_7, 27

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:20  %tmp_56 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_55)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:21  %a_addr_63 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="a_addr_63"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:22  %tmp_57 = or i11 %tmp_7, 26

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:23  %tmp_58 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_57)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:24  %a_addr_61 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="a_addr_61"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:25  %tmp_59 = or i11 %tmp_7, 25

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:26  %tmp_60 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_59)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:27  %a_addr_59 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="a_addr_59"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:28  %tmp_61 = or i11 %tmp_7, 24

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:29  %tmp_62 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_61)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:30  %a_addr_57 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="a_addr_57"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:31  %tmp_63 = or i11 %tmp_7, 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:32  %tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:33  %a_addr_55 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="a_addr_55"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:34  %tmp_65 = or i11 %tmp_7, 22

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:35  %tmp_66 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_65)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:36  %a_addr_53 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="a_addr_53"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:37  %tmp_67 = or i11 %tmp_7, 21

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:38  %tmp_68 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_67)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:39  %a_addr_51 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="a_addr_51"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:40  %tmp_69 = or i11 %tmp_7, 20

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:41  %tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_69)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:42  %a_addr_49 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="a_addr_49"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:43  %tmp_71 = or i11 %tmp_7, 19

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:44  %tmp_72 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_71)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:45  %a_addr_47 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="a_addr_47"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:46  %tmp_73 = or i11 %tmp_7, 18

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:47  %tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_73)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:48  %a_addr_45 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="a_addr_45"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:49  %tmp_75 = or i11 %tmp_7, 17

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:50  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_75)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:51  %a_addr_43 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="a_addr_43"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:52  %tmp_77 = or i11 %tmp_7, 16

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:53  %tmp_78 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_77)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:54  %a_addr_41 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="a_addr_41"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:55  %tmp_79 = or i11 %tmp_7, 15

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:56  %tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_79)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:57  %a_addr_39 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="a_addr_39"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:58  %tmp_81 = or i11 %tmp_7, 14

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:59  %tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_81)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:60  %a_addr_37 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="a_addr_37"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:61  %tmp_83 = or i11 %tmp_7, 13

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:62  %tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_83)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:63  %a_addr_35 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="a_addr_35"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:64  %tmp_85 = or i11 %tmp_7, 12

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:65  %tmp_86 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_85)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:66  %a_addr_33 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="a_addr_33"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:67  %tmp_87 = or i11 %tmp_7, 11

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:68  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_87)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:69  %a_addr_31 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:70  %tmp_89 = or i11 %tmp_7, 10

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:71  %tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_89)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:72  %a_addr_29 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:73  %tmp_91 = or i11 %tmp_7, 9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:74  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_91)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:75  %a_addr_27 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:76  %tmp_93 = or i11 %tmp_7, 8

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:77  %tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:78  %a_addr_25 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:79  %tmp_95 = or i11 %tmp_7, 7

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:80  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_95)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:81  %a_addr_23 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:82  %tmp_97 = or i11 %tmp_7, 6

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:83  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_97)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:84  %a_addr_21 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:85  %tmp_99 = or i11 %tmp_7, 5

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:86  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_99)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:87  %a_addr_19 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:88  %tmp_101 = or i11 %tmp_7, 4

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:89  %tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_101)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:90  %a_addr_17 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:91  %tmp_103 = or i11 %tmp_7, 3

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:92  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:93  %a_addr_15 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:94  %tmp_105 = or i11 %tmp_7, 2

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:95  %tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_105)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:96  %a_addr_13 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12.preheader:97  %tmp_107 = or i11 %tmp_7, 1

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader12.preheader:98  %tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_107)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:99  %a_addr_11 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:100  %a_addr_9 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader12.preheader:101  %tmp_109 = add i12 %tmp_3_cast, %tmp_16_cast

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="12">
<![CDATA[
.preheader12.preheader:102  %tmp_117_cast = zext i12 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:103  %a_addr_7 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:104  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="wmax"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast6, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 32

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond6, label %_ifconv1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:4  %tmp_114 = trunc i32 %r_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
_ifconv:5  %tmp_122_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_114, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:6  %tmp_115 = add i12 %tmp_122_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:7  %tmp_123_cast = sext i12 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %a_addr_1 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:9  %a_load_36 = load float* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %i_6 = add nsw i32 1, %r_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="404" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:9  %a_load_36 = load float* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:10  %n_assign_1_to_int = bitcast float %a_load_36 to i32

]]></Node>
<StgValue><ssdm name="n_assign_1_to_int"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:12  %tmp_116 = trunc i32 %n_assign_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %notlhs = icmp ne i8 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:14  %notrhs = icmp eq i23 %tmp_116, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %tmp_38 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_39 = fcmp oge float %a_load_36, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %tmp_40 = and i1 %tmp_38, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:19  %f_1 = bitcast i32 %f_neg_i to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %w_3 = select i1 %tmp_40, float %a_load_36, float %f_1

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:21  %w_3_to_int = bitcast float %w_3 to i32

]]></Node>
<StgValue><ssdm name="w_3_to_int"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:23  %tmp_117 = trunc i32 %w_3_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:24  %wmax_to_int = bitcast float %wmax to i32

]]></Node>
<StgValue><ssdm name="wmax_to_int"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_118 = trunc i32 %wmax_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:27  %notlhs3 = icmp ne i8 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:28  %notrhs3 = icmp eq i23 %tmp_117, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %tmp_45 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %notlhs4 = icmp ne i8 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:31  %notrhs4 = icmp eq i23 %tmp_118, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %tmp_46 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %tmp_47 = and i1 %tmp_45, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %tmp_48 = fcmp ogt float %w_3, %wmax

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %tmp_49 = and i1 %tmp_47, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3658">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %r_load_1 = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 32, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %wmax_1 = select i1 %tmp_49, float %w_3, float %wmax

]]></Node>
<StgValue><ssdm name="wmax_1"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %r_2 = select i1 %tmp_49, i32 %r_1, i32 %r_load_1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:38  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  store i32 %r_2, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:41  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %r_load = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="32">
<![CDATA[
_ifconv1:2  %tmp_110 = trunc i32 %r_load to i7

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
_ifconv1:3  %tmp_119_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_110, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:4  %tmp_111 = add i12 %tmp_119_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
_ifconv1:5  %tmp_120_cast = sext i12 %tmp_111 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:6  %a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_120_cast

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
_ifconv1:7  %pivot = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="447" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
_ifconv1:7  %pivot = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:8  %pivot_to_int = bitcast float %pivot to i32

]]></Node>
<StgValue><ssdm name="pivot_to_int"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:9  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:10  %tmp_112 = trunc i32 %pivot_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:11  %notlhs1 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv1:12  %notrhs1 = icmp eq i23 %tmp_112, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:13  %tmp_20 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_29 = fcmp oge float %pivot, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:15  %tmp_30 = and i1 %tmp_20, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i1"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:17  %f = bitcast i32 %f_neg_i1 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %api = select i1 %tmp_30, float %pivot, float %f

]]></Node>
<StgValue><ssdm name="api"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="459" st_id="13" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:19  %tmp_5 = fpext float %api to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:1  %tmp_4 = sext i32 %r_load to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:20  %tmp_5_to_int = bitcast double %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_to_int"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:21  %tmp_31 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="52" op_0_bw="64">
<![CDATA[
_ifconv1:22  %tmp_113 = trunc i64 %tmp_5_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:23  %notlhs2 = icmp ne i11 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:24  %notrhs2 = icmp eq i52 %tmp_113, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:25  %tmp_33 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:26  %tmp_34 = fcmp ole double %tmp_5, 1.000000e-06

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:27  %tmp_35 = and i1 %tmp_33, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:28  br i1 %tmp_35, label %.loopexit.loopexit19, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = icmp eq i32 %r_load, %i_5_cast6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %.loopexit11, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %work_addr_3 = getelementptr [500 x i6]* %work, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="work_addr_3"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i6* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %work_addr_4 = getelementptr [500 x i6]* %work, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="work_addr_4"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i6* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit19:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:0  ret i32 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="478" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i6* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i6* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
:4  store i6 %work_load_3, i6* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="481" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
:5  store i6 %work_load_2, i6* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j = phi i6 [ 0, %4 ], [ %j_1, %6 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond5 = icmp eq i6 %j, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_1 = add i6 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="6">
<![CDATA[
:3  %tmp_11_cast = zext i6 %j to i12

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_123 = add i12 %tmp_16_cast, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_128_cast = zext i12 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_4 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_124 = add i12 %tmp_119_cast, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="12">
<![CDATA[
:8  %tmp_129_cast = sext i12 %tmp_124 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_addr_5 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
:10  %w = load float* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="495" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
:10  %w = load float* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
:11  %a_load_2 = load float* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="497" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
:11  %a_load_2 = load float* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:12  store float %a_load_2, float* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:13  store float %w, float* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:14  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="505" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11.loopexit:0  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11:0  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="507" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i6 [ 0, %.loopexit11 ], [ %i_8, %8 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond4 = icmp eq i6 %i_2, -32

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %i_8 = add i6 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %.preheader10.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="6">
<![CDATA[
:3  %tmp_12_cast = zext i6 %i_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_125 = add i12 %tmp_16_cast, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_130_cast = zext i12 %tmp_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_6 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
:7  %a_load_5 = load float* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="516" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
:7  %a_load_5 = load float* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">
</state>

<state id="25" st_id="25">

<operation id="517" st_id="25" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="518" st_id="26" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="519" st_id="27" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="520" st_id="28" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="521" st_id="29" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="522" st_id="30" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="523" st_id="31" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="524" st_id="32" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="525" st_id="33" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="526" st_id="34" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="527" st_id="35" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="528" st_id="36" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="529" st_id="37" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="530" st_id="38" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="531" st_id="39" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="532" st_id="40" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="533" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="534" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="535" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %tmp_13, float* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="538" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="539" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:0  %tmp_26 = icmp eq i6 %i_5, 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="540" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:1  %tmp_20_1 = icmp eq i6 %i_5, 1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="541" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:2  %tmp_20_2 = icmp eq i6 %i_5, 2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="542" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:3  %tmp_20_3 = icmp eq i6 %i_5, 3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="543" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:4  %tmp_20_4 = icmp eq i6 %i_5, 4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="544" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:5  %tmp_20_5 = icmp eq i6 %i_5, 5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="545" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:6  %tmp_20_6 = icmp eq i6 %i_5, 6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="546" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:7  %tmp_20_7 = icmp eq i6 %i_5, 7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="547" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:8  %tmp_20_8 = icmp eq i6 %i_5, 8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="548" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:9  %tmp_20_9 = icmp eq i6 %i_5, 9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="549" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:10  %tmp_20_s = icmp eq i6 %i_5, 10

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="550" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:11  %tmp_20_10 = icmp eq i6 %i_5, 11

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="551" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:12  %tmp_20_11 = icmp eq i6 %i_5, 12

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="552" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:13  %tmp_20_12 = icmp eq i6 %i_5, 13

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="553" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:14  %tmp_20_13 = icmp eq i6 %i_5, 14

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="554" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:15  %tmp_20_14 = icmp eq i6 %i_5, 15

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>

<operation id="555" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:16  %tmp_20_15 = icmp eq i6 %i_5, 16

]]></Node>
<StgValue><ssdm name="tmp_20_15"/></StgValue>
</operation>

<operation id="556" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:17  %tmp_20_16 = icmp eq i6 %i_5, 17

]]></Node>
<StgValue><ssdm name="tmp_20_16"/></StgValue>
</operation>

<operation id="557" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:18  %tmp_20_17 = icmp eq i6 %i_5, 18

]]></Node>
<StgValue><ssdm name="tmp_20_17"/></StgValue>
</operation>

<operation id="558" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:19  %tmp_20_18 = icmp eq i6 %i_5, 19

]]></Node>
<StgValue><ssdm name="tmp_20_18"/></StgValue>
</operation>

<operation id="559" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:20  %tmp_20_19 = icmp eq i6 %i_5, 20

]]></Node>
<StgValue><ssdm name="tmp_20_19"/></StgValue>
</operation>

<operation id="560" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:21  %tmp_20_20 = icmp eq i6 %i_5, 21

]]></Node>
<StgValue><ssdm name="tmp_20_20"/></StgValue>
</operation>

<operation id="561" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:22  %tmp_20_21 = icmp eq i6 %i_5, 22

]]></Node>
<StgValue><ssdm name="tmp_20_21"/></StgValue>
</operation>

<operation id="562" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:23  %tmp_20_22 = icmp eq i6 %i_5, 23

]]></Node>
<StgValue><ssdm name="tmp_20_22"/></StgValue>
</operation>

<operation id="563" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:24  %tmp_20_23 = icmp eq i6 %i_5, 24

]]></Node>
<StgValue><ssdm name="tmp_20_23"/></StgValue>
</operation>

<operation id="564" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:25  %tmp_20_24 = icmp eq i6 %i_5, 25

]]></Node>
<StgValue><ssdm name="tmp_20_24"/></StgValue>
</operation>

<operation id="565" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:26  %tmp_20_25 = icmp eq i6 %i_5, 26

]]></Node>
<StgValue><ssdm name="tmp_20_25"/></StgValue>
</operation>

<operation id="566" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:27  %tmp_20_26 = icmp eq i6 %i_5, 27

]]></Node>
<StgValue><ssdm name="tmp_20_26"/></StgValue>
</operation>

<operation id="567" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:28  %tmp_20_27 = icmp eq i6 %i_5, 28

]]></Node>
<StgValue><ssdm name="tmp_20_27"/></StgValue>
</operation>

<operation id="568" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:29  %tmp_20_28 = icmp eq i6 %i_5, 29

]]></Node>
<StgValue><ssdm name="tmp_20_28"/></StgValue>
</operation>

<operation id="569" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:30  %tmp_20_29 = icmp eq i6 %i_5, 30

]]></Node>
<StgValue><ssdm name="tmp_20_29"/></StgValue>
</operation>

<operation id="570" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.preheader:31  %tmp_20_30 = icmp eq i6 %i_5, 31

]]></Node>
<StgValue><ssdm name="tmp_20_30"/></StgValue>
</operation>

<operation id="571" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:32  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="572" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_3 = phi i6 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="573" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:1  %exitcond3 = icmp eq i6 %i_3, -32

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="574" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:2  %i_9 = add i6 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="575" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3  br i1 %exitcond3, label %43, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="577" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="578" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_15 = icmp eq i6 %i_3, %i_5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="580" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_15, label %._crit_edge, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:0  %tmp_126 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="582" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="11">
<![CDATA[
:2  %tmp_132_cast = zext i11 %tmp_126 to i12

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="583" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_128 = add i12 %tmp_132_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="584" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="12">
<![CDATA[
:4  %tmp_133_cast = zext i12 %tmp_128 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_cast"/></StgValue>
</operation>

<operation id="585" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_addr_8 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_133_cast

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="586" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="10">
<![CDATA[
:100  %w_2 = load float* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="587" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="589" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="590" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="10">
<![CDATA[
:100  %w_2 = load float* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="591" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
:101  %w_2_to_int = bitcast float %w_2 to i32

]]></Node>
<StgValue><ssdm name="w_2_to_int"/></StgValue>
</operation>

<operation id="592" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:102  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_2_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="593" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="32">
<![CDATA[
:103  %tmp_191 = trunc i32 %w_2_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="594" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:104  %notlhs5 = icmp ne i8 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="595" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:105  %notrhs5 = icmp eq i23 %tmp_191, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="596" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:106  %tmp_52 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="597" st_id="45" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %tmp_53 = fcmp oeq float %w_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="598" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:108  %tmp_54 = and i1 %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="599" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:109  br i1 %tmp_54, label %._crit_edge18, label %.preheader9.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.0:0  br i1 %tmp_26, label %.preheader9.1, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_38 = load float* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="602" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.4:0  br i1 %tmp_20_4, label %.preheader9.5, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.5:0  br i1 %tmp_20_5, label %.preheader9.6, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.6:0  br i1 %tmp_20_6, label %.preheader9.7, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.7:0  br i1 %tmp_20_7, label %.preheader9.8, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.8:0  br i1 %tmp_20_8, label %.preheader9.9, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.9:0  br i1 %tmp_20_9, label %.preheader9.10, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.10:0  br i1 %tmp_20_s, label %.preheader9.11, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.11:0  br i1 %tmp_20_10, label %.preheader9.12, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.12:0  br i1 %tmp_20_11, label %.preheader9.13, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.13:0  br i1 %tmp_20_12, label %.preheader9.14, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.14:0  br i1 %tmp_20_13, label %.preheader9.15, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.15:0  br i1 %tmp_20_14, label %.preheader9.16, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.16:0  br i1 %tmp_20_15, label %.preheader9.17, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.17:0  br i1 %tmp_20_16, label %.preheader9.18, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.18:0  br i1 %tmp_20_17, label %.preheader9.19, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.19:0  br i1 %tmp_20_18, label %.preheader9.20, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.20:0  br i1 %tmp_20_19, label %.preheader9.21, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.21:0  br i1 %tmp_20_20, label %.preheader9.22, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.22:0  br i1 %tmp_20_21, label %.preheader9.23, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.23:0  br i1 %tmp_20_22, label %.preheader9.24, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.24:0  br i1 %tmp_20_23, label %.preheader9.25, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.25:0  br i1 %tmp_20_24, label %.preheader9.26, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.26:0  br i1 %tmp_20_25, label %.preheader9.27, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.27:0  br i1 %tmp_20_26, label %.preheader9.28, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.28:0  br i1 %tmp_20_27, label %.preheader9.29, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.29:0  br i1 %tmp_20_28, label %.preheader9.30, label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.30:0  br i1 %tmp_20_29, label %.preheader9.31, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.31:0  br i1 %tmp_20_30, label %.preheader9.32, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:0  %tmp_18_neg = xor i32 %w_2_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_18_neg"/></StgValue>
</operation>

<operation id="634" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32">
<![CDATA[
.preheader9.32:1  %tmp_18 = bitcast i32 %tmp_18_neg to float

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="635" st_id="45" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="636" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_38 = load float* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="637" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_27 = fmul float %w_2, %a_load_38

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="638" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_40 = load float* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="639" st_id="46" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="640" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_27 = fmul float %w_2, %a_load_38

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="641" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_40 = load float* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="642" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_2, %a_load_40

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="643" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_42 = load float* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="644" st_id="47" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="645" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_27 = fmul float %w_2, %a_load_38

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="646" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_2, %a_load_40

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="647" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_42 = load float* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="648" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_2, %a_load_42

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="649" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_44 = load float* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="650" st_id="48" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="651" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_27 = fmul float %w_2, %a_load_38

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="652" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_2, %a_load_40

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="653" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_2, %a_load_42

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="654" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_44 = load float* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="655" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_2, %a_load_44

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="656" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_46 = load float* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="657" st_id="49" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="658" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_2, %a_load_40

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="659" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_2, %a_load_42

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="660" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_2, %a_load_44

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="661" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_46 = load float* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="662" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_2, %a_load_46

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="663" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_48 = load float* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="664" st_id="50" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="665" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_2, %a_load_42

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="666" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_2, %a_load_44

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="667" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_2, %a_load_46

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="668" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_48 = load float* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="669" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_2, %a_load_48

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="670" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_50 = load float* %a_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="671" st_id="51" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="672" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_2, %a_load_44

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="673" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_2, %a_load_46

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="674" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_2, %a_load_48

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="675" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_50 = load float* %a_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="676" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_2, %a_load_50

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="677" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_52 = load float* %a_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="678" st_id="52" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="679" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_2, %a_load_46

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="680" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_2, %a_load_48

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="681" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_2, %a_load_50

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="682" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_52 = load float* %a_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="683" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_2, %a_load_52

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="684" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_54 = load float* %a_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_load_54"/></StgValue>
</operation>

<operation id="685" st_id="53" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="686" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_2, %a_load_48

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="687" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_2, %a_load_50

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="688" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_2, %a_load_52

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="689" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_54 = load float* %a_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_load_54"/></StgValue>
</operation>

<operation id="690" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_2, %a_load_54

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="691" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_56 = load float* %a_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_load_56"/></StgValue>
</operation>

<operation id="692" st_id="54" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="693" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_2, %a_load_50

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="694" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_2, %a_load_52

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="695" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_2, %a_load_54

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="696" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_56 = load float* %a_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_load_56"/></StgValue>
</operation>

<operation id="697" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_2, %a_load_56

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="698" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_58 = load float* %a_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_load_58"/></StgValue>
</operation>

<operation id="699" st_id="55" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="700" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_2, %a_load_52

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="701" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_2, %a_load_54

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="702" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_2, %a_load_56

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="703" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_58 = load float* %a_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_load_58"/></StgValue>
</operation>

<operation id="704" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_2, %a_load_58

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="705" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_60 = load float* %a_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_load_60"/></StgValue>
</operation>

<operation id="706" st_id="56" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="707" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_2, %a_load_54

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="708" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_2, %a_load_56

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="709" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_2, %a_load_58

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="710" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_60 = load float* %a_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_load_60"/></StgValue>
</operation>

<operation id="711" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_2, %a_load_60

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="712" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_62 = load float* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_62"/></StgValue>
</operation>

<operation id="713" st_id="57" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="714" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_2, %a_load_56

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="715" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_2, %a_load_58

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="716" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_2, %a_load_60

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="717" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_62 = load float* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_62"/></StgValue>
</operation>

<operation id="718" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_2, %a_load_62

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="719" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_64 = load float* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_64"/></StgValue>
</operation>

<operation id="720" st_id="58" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="721" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_2, %a_load_58

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="722" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_2, %a_load_60

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="723" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_2, %a_load_62

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="724" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_64 = load float* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_64"/></StgValue>
</operation>

<operation id="725" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_2, %a_load_64

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="726" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_66 = load float* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_66"/></StgValue>
</operation>

<operation id="727" st_id="59" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="728" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_2, %a_load_60

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="729" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_2, %a_load_62

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="730" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_2, %a_load_64

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="731" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_66 = load float* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_66"/></StgValue>
</operation>

<operation id="732" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_2, %a_load_66

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="733" st_id="60" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_68 = load float* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_68"/></StgValue>
</operation>

<operation id="734" st_id="60" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="735" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_2, %a_load_62

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="736" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_2, %a_load_64

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="737" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_2, %a_load_66

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="738" st_id="61" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_68 = load float* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_68"/></StgValue>
</operation>

<operation id="739" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_2, %a_load_68

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="740" st_id="61" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_70 = load float* %a_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_load_70"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="741" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_2, %a_load_64

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="742" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_2, %a_load_66

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="743" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_2, %a_load_68

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="744" st_id="62" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_70 = load float* %a_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_load_70"/></StgValue>
</operation>

<operation id="745" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_15 = fmul float %w_2, %a_load_70

]]></Node>
<StgValue><ssdm name="tmp_22_15"/></StgValue>
</operation>

<operation id="746" st_id="62" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_72 = load float* %a_addr_43, align 4

]]></Node>
<StgValue><ssdm name="a_load_72"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="747" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_2, %a_load_66

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="748" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_2, %a_load_68

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="749" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_15 = fmul float %w_2, %a_load_70

]]></Node>
<StgValue><ssdm name="tmp_22_15"/></StgValue>
</operation>

<operation id="750" st_id="63" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_72 = load float* %a_addr_43, align 4

]]></Node>
<StgValue><ssdm name="a_load_72"/></StgValue>
</operation>

<operation id="751" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_16 = fmul float %w_2, %a_load_72

]]></Node>
<StgValue><ssdm name="tmp_22_16"/></StgValue>
</operation>

<operation id="752" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_74 = load float* %a_addr_45, align 4

]]></Node>
<StgValue><ssdm name="a_load_74"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="753" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_2, %a_load_68

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="754" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_15 = fmul float %w_2, %a_load_70

]]></Node>
<StgValue><ssdm name="tmp_22_15"/></StgValue>
</operation>

<operation id="755" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_16 = fmul float %w_2, %a_load_72

]]></Node>
<StgValue><ssdm name="tmp_22_16"/></StgValue>
</operation>

<operation id="756" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_74 = load float* %a_addr_45, align 4

]]></Node>
<StgValue><ssdm name="a_load_74"/></StgValue>
</operation>

<operation id="757" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_17 = fmul float %w_2, %a_load_74

]]></Node>
<StgValue><ssdm name="tmp_22_17"/></StgValue>
</operation>

<operation id="758" st_id="64" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_76 = load float* %a_addr_47, align 4

]]></Node>
<StgValue><ssdm name="a_load_76"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="759" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_15 = fmul float %w_2, %a_load_70

]]></Node>
<StgValue><ssdm name="tmp_22_15"/></StgValue>
</operation>

<operation id="760" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_16 = fmul float %w_2, %a_load_72

]]></Node>
<StgValue><ssdm name="tmp_22_16"/></StgValue>
</operation>

<operation id="761" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_17 = fmul float %w_2, %a_load_74

]]></Node>
<StgValue><ssdm name="tmp_22_17"/></StgValue>
</operation>

<operation id="762" st_id="65" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_76 = load float* %a_addr_47, align 4

]]></Node>
<StgValue><ssdm name="a_load_76"/></StgValue>
</operation>

<operation id="763" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_18 = fmul float %w_2, %a_load_76

]]></Node>
<StgValue><ssdm name="tmp_22_18"/></StgValue>
</operation>

<operation id="764" st_id="65" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_78 = load float* %a_addr_49, align 4

]]></Node>
<StgValue><ssdm name="a_load_78"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="765" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_16 = fmul float %w_2, %a_load_72

]]></Node>
<StgValue><ssdm name="tmp_22_16"/></StgValue>
</operation>

<operation id="766" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_17 = fmul float %w_2, %a_load_74

]]></Node>
<StgValue><ssdm name="tmp_22_17"/></StgValue>
</operation>

<operation id="767" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_18 = fmul float %w_2, %a_load_76

]]></Node>
<StgValue><ssdm name="tmp_22_18"/></StgValue>
</operation>

<operation id="768" st_id="66" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_78 = load float* %a_addr_49, align 4

]]></Node>
<StgValue><ssdm name="a_load_78"/></StgValue>
</operation>

<operation id="769" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_19 = fmul float %w_2, %a_load_78

]]></Node>
<StgValue><ssdm name="tmp_22_19"/></StgValue>
</operation>

<operation id="770" st_id="66" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_80 = load float* %a_addr_51, align 4

]]></Node>
<StgValue><ssdm name="a_load_80"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="771" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_17 = fmul float %w_2, %a_load_74

]]></Node>
<StgValue><ssdm name="tmp_22_17"/></StgValue>
</operation>

<operation id="772" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_18 = fmul float %w_2, %a_load_76

]]></Node>
<StgValue><ssdm name="tmp_22_18"/></StgValue>
</operation>

<operation id="773" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_19 = fmul float %w_2, %a_load_78

]]></Node>
<StgValue><ssdm name="tmp_22_19"/></StgValue>
</operation>

<operation id="774" st_id="67" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_80 = load float* %a_addr_51, align 4

]]></Node>
<StgValue><ssdm name="a_load_80"/></StgValue>
</operation>

<operation id="775" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_20 = fmul float %w_2, %a_load_80

]]></Node>
<StgValue><ssdm name="tmp_22_20"/></StgValue>
</operation>

<operation id="776" st_id="67" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_82 = load float* %a_addr_53, align 4

]]></Node>
<StgValue><ssdm name="a_load_82"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="777" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_18 = fmul float %w_2, %a_load_76

]]></Node>
<StgValue><ssdm name="tmp_22_18"/></StgValue>
</operation>

<operation id="778" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_19 = fmul float %w_2, %a_load_78

]]></Node>
<StgValue><ssdm name="tmp_22_19"/></StgValue>
</operation>

<operation id="779" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_20 = fmul float %w_2, %a_load_80

]]></Node>
<StgValue><ssdm name="tmp_22_20"/></StgValue>
</operation>

<operation id="780" st_id="68" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_82 = load float* %a_addr_53, align 4

]]></Node>
<StgValue><ssdm name="a_load_82"/></StgValue>
</operation>

<operation id="781" st_id="68" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_21 = fmul float %w_2, %a_load_82

]]></Node>
<StgValue><ssdm name="tmp_22_21"/></StgValue>
</operation>

<operation id="782" st_id="68" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_84 = load float* %a_addr_55, align 4

]]></Node>
<StgValue><ssdm name="a_load_84"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="783" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_19 = fmul float %w_2, %a_load_78

]]></Node>
<StgValue><ssdm name="tmp_22_19"/></StgValue>
</operation>

<operation id="784" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_20 = fmul float %w_2, %a_load_80

]]></Node>
<StgValue><ssdm name="tmp_22_20"/></StgValue>
</operation>

<operation id="785" st_id="69" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_21 = fmul float %w_2, %a_load_82

]]></Node>
<StgValue><ssdm name="tmp_22_21"/></StgValue>
</operation>

<operation id="786" st_id="69" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_84 = load float* %a_addr_55, align 4

]]></Node>
<StgValue><ssdm name="a_load_84"/></StgValue>
</operation>

<operation id="787" st_id="69" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_22 = fmul float %w_2, %a_load_84

]]></Node>
<StgValue><ssdm name="tmp_22_22"/></StgValue>
</operation>

<operation id="788" st_id="69" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_86 = load float* %a_addr_57, align 4

]]></Node>
<StgValue><ssdm name="a_load_86"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="789" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_20 = fmul float %w_2, %a_load_80

]]></Node>
<StgValue><ssdm name="tmp_22_20"/></StgValue>
</operation>

<operation id="790" st_id="70" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_21 = fmul float %w_2, %a_load_82

]]></Node>
<StgValue><ssdm name="tmp_22_21"/></StgValue>
</operation>

<operation id="791" st_id="70" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_22 = fmul float %w_2, %a_load_84

]]></Node>
<StgValue><ssdm name="tmp_22_22"/></StgValue>
</operation>

<operation id="792" st_id="70" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_86 = load float* %a_addr_57, align 4

]]></Node>
<StgValue><ssdm name="a_load_86"/></StgValue>
</operation>

<operation id="793" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_23 = fmul float %w_2, %a_load_86

]]></Node>
<StgValue><ssdm name="tmp_22_23"/></StgValue>
</operation>

<operation id="794" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_88 = load float* %a_addr_59, align 4

]]></Node>
<StgValue><ssdm name="a_load_88"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="795" st_id="71" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_21 = fmul float %w_2, %a_load_82

]]></Node>
<StgValue><ssdm name="tmp_22_21"/></StgValue>
</operation>

<operation id="796" st_id="71" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_22 = fmul float %w_2, %a_load_84

]]></Node>
<StgValue><ssdm name="tmp_22_22"/></StgValue>
</operation>

<operation id="797" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_23 = fmul float %w_2, %a_load_86

]]></Node>
<StgValue><ssdm name="tmp_22_23"/></StgValue>
</operation>

<operation id="798" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_88 = load float* %a_addr_59, align 4

]]></Node>
<StgValue><ssdm name="a_load_88"/></StgValue>
</operation>

<operation id="799" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_24 = fmul float %w_2, %a_load_88

]]></Node>
<StgValue><ssdm name="tmp_22_24"/></StgValue>
</operation>

<operation id="800" st_id="71" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_90 = load float* %a_addr_61, align 4

]]></Node>
<StgValue><ssdm name="a_load_90"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="801" st_id="72" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_22 = fmul float %w_2, %a_load_84

]]></Node>
<StgValue><ssdm name="tmp_22_22"/></StgValue>
</operation>

<operation id="802" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_23 = fmul float %w_2, %a_load_86

]]></Node>
<StgValue><ssdm name="tmp_22_23"/></StgValue>
</operation>

<operation id="803" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_24 = fmul float %w_2, %a_load_88

]]></Node>
<StgValue><ssdm name="tmp_22_24"/></StgValue>
</operation>

<operation id="804" st_id="72" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_90 = load float* %a_addr_61, align 4

]]></Node>
<StgValue><ssdm name="a_load_90"/></StgValue>
</operation>

<operation id="805" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_25 = fmul float %w_2, %a_load_90

]]></Node>
<StgValue><ssdm name="tmp_22_25"/></StgValue>
</operation>

<operation id="806" st_id="72" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_92 = load float* %a_addr_63, align 4

]]></Node>
<StgValue><ssdm name="a_load_92"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="807" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_23 = fmul float %w_2, %a_load_86

]]></Node>
<StgValue><ssdm name="tmp_22_23"/></StgValue>
</operation>

<operation id="808" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_24 = fmul float %w_2, %a_load_88

]]></Node>
<StgValue><ssdm name="tmp_22_24"/></StgValue>
</operation>

<operation id="809" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_25 = fmul float %w_2, %a_load_90

]]></Node>
<StgValue><ssdm name="tmp_22_25"/></StgValue>
</operation>

<operation id="810" st_id="73" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_92 = load float* %a_addr_63, align 4

]]></Node>
<StgValue><ssdm name="a_load_92"/></StgValue>
</operation>

<operation id="811" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_26 = fmul float %w_2, %a_load_92

]]></Node>
<StgValue><ssdm name="tmp_22_26"/></StgValue>
</operation>

<operation id="812" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_94 = load float* %a_addr_65, align 4

]]></Node>
<StgValue><ssdm name="a_load_94"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="813" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_24 = fmul float %w_2, %a_load_88

]]></Node>
<StgValue><ssdm name="tmp_22_24"/></StgValue>
</operation>

<operation id="814" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_25 = fmul float %w_2, %a_load_90

]]></Node>
<StgValue><ssdm name="tmp_22_25"/></StgValue>
</operation>

<operation id="815" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_26 = fmul float %w_2, %a_load_92

]]></Node>
<StgValue><ssdm name="tmp_22_26"/></StgValue>
</operation>

<operation id="816" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_94 = load float* %a_addr_65, align 4

]]></Node>
<StgValue><ssdm name="a_load_94"/></StgValue>
</operation>

<operation id="817" st_id="74" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_27 = fmul float %w_2, %a_load_94

]]></Node>
<StgValue><ssdm name="tmp_22_27"/></StgValue>
</operation>

<operation id="818" st_id="74" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_96 = load float* %a_addr_67, align 4

]]></Node>
<StgValue><ssdm name="a_load_96"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="819" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_25 = fmul float %w_2, %a_load_90

]]></Node>
<StgValue><ssdm name="tmp_22_25"/></StgValue>
</operation>

<operation id="820" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_26 = fmul float %w_2, %a_load_92

]]></Node>
<StgValue><ssdm name="tmp_22_26"/></StgValue>
</operation>

<operation id="821" st_id="75" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_27 = fmul float %w_2, %a_load_94

]]></Node>
<StgValue><ssdm name="tmp_22_27"/></StgValue>
</operation>

<operation id="822" st_id="75" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_96 = load float* %a_addr_67, align 4

]]></Node>
<StgValue><ssdm name="a_load_96"/></StgValue>
</operation>

<operation id="823" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_28 = fmul float %w_2, %a_load_96

]]></Node>
<StgValue><ssdm name="tmp_22_28"/></StgValue>
</operation>

<operation id="824" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_98 = load float* %a_addr_69, align 4

]]></Node>
<StgValue><ssdm name="a_load_98"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="825" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_26 = fmul float %w_2, %a_load_92

]]></Node>
<StgValue><ssdm name="tmp_22_26"/></StgValue>
</operation>

<operation id="826" st_id="76" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_27 = fmul float %w_2, %a_load_94

]]></Node>
<StgValue><ssdm name="tmp_22_27"/></StgValue>
</operation>

<operation id="827" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_28 = fmul float %w_2, %a_load_96

]]></Node>
<StgValue><ssdm name="tmp_22_28"/></StgValue>
</operation>

<operation id="828" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_98 = load float* %a_addr_69, align 4

]]></Node>
<StgValue><ssdm name="a_load_98"/></StgValue>
</operation>

<operation id="829" st_id="76" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_29 = fmul float %w_2, %a_load_98

]]></Node>
<StgValue><ssdm name="tmp_22_29"/></StgValue>
</operation>

<operation id="830" st_id="76" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_100 = load float* %a_addr_71, align 4

]]></Node>
<StgValue><ssdm name="a_load_100"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="831" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_127 = zext i11 %tmp_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="832" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_10 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="833" st_id="77" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_39 = load float* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="834" st_id="77" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_27 = fmul float %w_2, %a_load_94

]]></Node>
<StgValue><ssdm name="tmp_22_27"/></StgValue>
</operation>

<operation id="835" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_28 = fmul float %w_2, %a_load_96

]]></Node>
<StgValue><ssdm name="tmp_22_28"/></StgValue>
</operation>

<operation id="836" st_id="77" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_29 = fmul float %w_2, %a_load_98

]]></Node>
<StgValue><ssdm name="tmp_22_29"/></StgValue>
</operation>

<operation id="837" st_id="77" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="10">
<![CDATA[
:0  %a_load_100 = load float* %a_addr_71, align 4

]]></Node>
<StgValue><ssdm name="a_load_100"/></StgValue>
</operation>

<operation id="838" st_id="77" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_30 = fmul float %w_2, %a_load_100

]]></Node>
<StgValue><ssdm name="tmp_22_30"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="839" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_129 = or i11 %tmp_126, 1

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="840" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:8  %tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_129)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="841" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_addr_12 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="842" st_id="78" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_39 = load float* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="843" st_id="78" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_41 = load float* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="844" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_28 = fmul float %w_2, %a_load_96

]]></Node>
<StgValue><ssdm name="tmp_22_28"/></StgValue>
</operation>

<operation id="845" st_id="78" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_29 = fmul float %w_2, %a_load_98

]]></Node>
<StgValue><ssdm name="tmp_22_29"/></StgValue>
</operation>

<operation id="846" st_id="78" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_30 = fmul float %w_2, %a_load_100

]]></Node>
<StgValue><ssdm name="tmp_22_30"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="847" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:10  %tmp_131 = or i11 %tmp_126, 2

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="848" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:11  %tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_131)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="849" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %a_addr_14 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="850" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_39, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="851" st_id="79" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_41 = load float* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="852" st_id="79" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_43 = load float* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>

<operation id="853" st_id="79" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_29 = fmul float %w_2, %a_load_98

]]></Node>
<StgValue><ssdm name="tmp_22_29"/></StgValue>
</operation>

<operation id="854" st_id="79" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_30 = fmul float %w_2, %a_load_100

]]></Node>
<StgValue><ssdm name="tmp_22_30"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="855" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %tmp_133 = or i11 %tmp_126, 3

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="856" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:14  %tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_133)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="857" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_addr_16 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="858" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_39, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="859" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_41, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="860" st_id="80" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_43 = load float* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>

<operation id="861" st_id="80" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_45 = load float* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>

<operation id="862" st_id="80" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_30 = fmul float %w_2, %a_load_100

]]></Node>
<StgValue><ssdm name="tmp_22_30"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="863" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:16  %tmp_135 = or i11 %tmp_126, 4

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="864" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:17  %tmp_136 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_135)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="865" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_addr_18 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="866" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_39, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="867" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_41, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="868" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_43, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="869" st_id="81" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_45 = load float* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>

<operation id="870" st_id="81" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_47 = load float* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="871" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %tmp_137 = or i11 %tmp_126, 5

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="872" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:20  %tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_137)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="873" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %a_addr_20 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="874" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_39, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="875" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_41, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="876" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_43, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="877" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_45, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="878" st_id="82" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_47 = load float* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>

<operation id="879" st_id="82" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_49 = load float* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="880" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:22  %tmp_139 = or i11 %tmp_126, 6

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="881" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:23  %tmp_140 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_139)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="882" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_addr_22 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="883" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_39, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="884" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_41, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="885" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_43, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="886" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_45, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="887" st_id="83" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_47, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="888" st_id="83" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_49 = load float* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>

<operation id="889" st_id="83" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_51 = load float* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="890" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %tmp_141 = or i11 %tmp_126, 7

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="891" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:26  %tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_141)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="892" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %a_addr_24 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="893" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_41, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="894" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_43, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="895" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_45, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="896" st_id="84" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_47, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="897" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_49, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="898" st_id="84" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_51 = load float* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>

<operation id="899" st_id="84" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_53 = load float* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="900" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:28  %tmp_143 = or i11 %tmp_126, 8

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="901" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:29  %tmp_144 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_143)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="902" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %a_addr_26 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="903" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_43, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="904" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_45, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="905" st_id="85" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_47, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="906" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_49, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="907" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_51, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="908" st_id="85" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_53 = load float* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>

<operation id="909" st_id="85" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_55 = load float* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_load_55"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="910" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:31  %tmp_145 = or i11 %tmp_126, 9

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="911" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:32  %tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_145)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="912" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %a_addr_28 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="913" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_45, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="914" st_id="86" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_47, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="915" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_49, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="916" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_51, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="917" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_53, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="918" st_id="86" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_55 = load float* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_load_55"/></StgValue>
</operation>

<operation id="919" st_id="86" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_57 = load float* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_load_57"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="920" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_147 = or i11 %tmp_126, 10

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="921" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:35  %tmp_148 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_147)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="922" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %a_addr_30 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="923" st_id="87" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_47, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="924" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_49, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="925" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_51, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="926" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_53, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="927" st_id="87" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_55, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="928" st_id="87" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_57 = load float* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_load_57"/></StgValue>
</operation>

<operation id="929" st_id="87" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_59 = load float* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_load_59"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="930" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:37  %tmp_149 = or i11 %tmp_126, 11

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="931" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:38  %tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="932" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %a_addr_32 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="a_addr_32"/></StgValue>
</operation>

<operation id="933" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_49, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="934" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_51, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="935" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_53, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="936" st_id="88" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_55, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="937" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_57, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="938" st_id="88" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_59 = load float* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_load_59"/></StgValue>
</operation>

<operation id="939" st_id="88" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_61 = load float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_61"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="940" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:40  %tmp_151 = or i11 %tmp_126, 12

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="941" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:41  %tmp_152 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_151)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="942" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %a_addr_34 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="a_addr_34"/></StgValue>
</operation>

<operation id="943" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_51, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="944" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_53, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="945" st_id="89" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_55, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="946" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_57, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="947" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_59, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="948" st_id="89" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_61 = load float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_61"/></StgValue>
</operation>

<operation id="949" st_id="89" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_63 = load float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_63"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="950" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:43  %tmp_153 = or i11 %tmp_126, 13

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="951" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:44  %tmp_154 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_153)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="952" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %a_addr_36 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="a_addr_36"/></StgValue>
</operation>

<operation id="953" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_53, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="954" st_id="90" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_55, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="955" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_57, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="956" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_59, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="957" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_61, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="958" st_id="90" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_63 = load float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_63"/></StgValue>
</operation>

<operation id="959" st_id="90" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_65 = load float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_65"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="960" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:46  %tmp_155 = or i11 %tmp_126, 14

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="961" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:47  %tmp_156 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_155)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="962" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %a_addr_38 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="a_addr_38"/></StgValue>
</operation>

<operation id="963" st_id="91" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_55, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="964" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_57, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="965" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_59, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="966" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_61, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="967" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_63, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="968" st_id="91" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_65 = load float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_65"/></StgValue>
</operation>

<operation id="969" st_id="91" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_67 = load float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_67"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="970" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:49  %tmp_157 = or i11 %tmp_126, 15

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="971" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:50  %tmp_158 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_157)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="972" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %a_addr_40 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="a_addr_40"/></StgValue>
</operation>

<operation id="973" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_57, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="974" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_59, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="975" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_61, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="976" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_63, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="977" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_65, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="978" st_id="92" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_67 = load float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_67"/></StgValue>
</operation>

<operation id="979" st_id="92" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_69 = load float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_69"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="980" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:52  %tmp_159 = or i11 %tmp_126, 16

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="981" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:53  %tmp_160 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_159)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="982" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %a_addr_42 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="a_addr_42"/></StgValue>
</operation>

<operation id="983" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_59, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="984" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_61, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="985" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_63, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="986" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_65, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="987" st_id="93" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_67, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="988" st_id="93" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_69 = load float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_69"/></StgValue>
</operation>

<operation id="989" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_71 = load float* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_load_71"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="990" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:55  %tmp_161 = or i11 %tmp_126, 17

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="991" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:56  %tmp_162 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_161)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="992" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %a_addr_44 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="a_addr_44"/></StgValue>
</operation>

<operation id="993" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_61, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="994" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_63, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="995" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_65, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="996" st_id="94" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_67, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="997" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_69, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="998" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_71 = load float* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_load_71"/></StgValue>
</operation>

<operation id="999" st_id="94" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_73 = load float* %a_addr_44, align 4

]]></Node>
<StgValue><ssdm name="a_load_73"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1000" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:58  %tmp_163 = or i11 %tmp_126, 18

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1001" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:59  %tmp_164 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_163)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1002" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %a_addr_46 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_164

]]></Node>
<StgValue><ssdm name="a_addr_46"/></StgValue>
</operation>

<operation id="1003" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_63, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="1004" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_65, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="1005" st_id="95" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_67, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="1006" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_69, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="1007" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_15 = fsub float %a_load_71, %tmp_22_15

]]></Node>
<StgValue><ssdm name="tmp_23_15"/></StgValue>
</operation>

<operation id="1008" st_id="95" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_73 = load float* %a_addr_44, align 4

]]></Node>
<StgValue><ssdm name="a_load_73"/></StgValue>
</operation>

<operation id="1009" st_id="95" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_75 = load float* %a_addr_46, align 4

]]></Node>
<StgValue><ssdm name="a_load_75"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1010" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:61  %tmp_165 = or i11 %tmp_126, 19

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1011" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:62  %tmp_166 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_165)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1012" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %a_addr_48 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_166

]]></Node>
<StgValue><ssdm name="a_addr_48"/></StgValue>
</operation>

<operation id="1013" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_65, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="1014" st_id="96" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_67, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="1015" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_69, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="1016" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_15 = fsub float %a_load_71, %tmp_22_15

]]></Node>
<StgValue><ssdm name="tmp_23_15"/></StgValue>
</operation>

<operation id="1017" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_16 = fsub float %a_load_73, %tmp_22_16

]]></Node>
<StgValue><ssdm name="tmp_23_16"/></StgValue>
</operation>

<operation id="1018" st_id="96" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_75 = load float* %a_addr_46, align 4

]]></Node>
<StgValue><ssdm name="a_load_75"/></StgValue>
</operation>

<operation id="1019" st_id="96" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_77 = load float* %a_addr_48, align 4

]]></Node>
<StgValue><ssdm name="a_load_77"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1020" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:64  %tmp_167 = or i11 %tmp_126, 20

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1021" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:65  %tmp_168 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_167)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1022" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %a_addr_50 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_168

]]></Node>
<StgValue><ssdm name="a_addr_50"/></StgValue>
</operation>

<operation id="1023" st_id="97" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_67, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="1024" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_69, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="1025" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_15 = fsub float %a_load_71, %tmp_22_15

]]></Node>
<StgValue><ssdm name="tmp_23_15"/></StgValue>
</operation>

<operation id="1026" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_16 = fsub float %a_load_73, %tmp_22_16

]]></Node>
<StgValue><ssdm name="tmp_23_16"/></StgValue>
</operation>

<operation id="1027" st_id="97" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_17 = fsub float %a_load_75, %tmp_22_17

]]></Node>
<StgValue><ssdm name="tmp_23_17"/></StgValue>
</operation>

<operation id="1028" st_id="97" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_77 = load float* %a_addr_48, align 4

]]></Node>
<StgValue><ssdm name="a_load_77"/></StgValue>
</operation>

<operation id="1029" st_id="97" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_79 = load float* %a_addr_50, align 4

]]></Node>
<StgValue><ssdm name="a_load_79"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1030" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:67  %tmp_169 = or i11 %tmp_126, 21

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1031" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:68  %tmp_170 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_169)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1032" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %a_addr_52 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_170

]]></Node>
<StgValue><ssdm name="a_addr_52"/></StgValue>
</operation>

<operation id="1033" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_69, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="1034" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_15 = fsub float %a_load_71, %tmp_22_15

]]></Node>
<StgValue><ssdm name="tmp_23_15"/></StgValue>
</operation>

<operation id="1035" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_16 = fsub float %a_load_73, %tmp_22_16

]]></Node>
<StgValue><ssdm name="tmp_23_16"/></StgValue>
</operation>

<operation id="1036" st_id="98" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_17 = fsub float %a_load_75, %tmp_22_17

]]></Node>
<StgValue><ssdm name="tmp_23_17"/></StgValue>
</operation>

<operation id="1037" st_id="98" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_18 = fsub float %a_load_77, %tmp_22_18

]]></Node>
<StgValue><ssdm name="tmp_23_18"/></StgValue>
</operation>

<operation id="1038" st_id="98" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_79 = load float* %a_addr_50, align 4

]]></Node>
<StgValue><ssdm name="a_load_79"/></StgValue>
</operation>

<operation id="1039" st_id="98" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_81 = load float* %a_addr_52, align 4

]]></Node>
<StgValue><ssdm name="a_load_81"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1040" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:70  %tmp_171 = or i11 %tmp_126, 22

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1041" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:71  %tmp_172 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_171)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1042" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %a_addr_54 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_172

]]></Node>
<StgValue><ssdm name="a_addr_54"/></StgValue>
</operation>

<operation id="1043" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_15 = fsub float %a_load_71, %tmp_22_15

]]></Node>
<StgValue><ssdm name="tmp_23_15"/></StgValue>
</operation>

<operation id="1044" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_16 = fsub float %a_load_73, %tmp_22_16

]]></Node>
<StgValue><ssdm name="tmp_23_16"/></StgValue>
</operation>

<operation id="1045" st_id="99" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_17 = fsub float %a_load_75, %tmp_22_17

]]></Node>
<StgValue><ssdm name="tmp_23_17"/></StgValue>
</operation>

<operation id="1046" st_id="99" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_18 = fsub float %a_load_77, %tmp_22_18

]]></Node>
<StgValue><ssdm name="tmp_23_18"/></StgValue>
</operation>

<operation id="1047" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_19 = fsub float %a_load_79, %tmp_22_19

]]></Node>
<StgValue><ssdm name="tmp_23_19"/></StgValue>
</operation>

<operation id="1048" st_id="99" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_81 = load float* %a_addr_52, align 4

]]></Node>
<StgValue><ssdm name="a_load_81"/></StgValue>
</operation>

<operation id="1049" st_id="99" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_83 = load float* %a_addr_54, align 4

]]></Node>
<StgValue><ssdm name="a_load_83"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1050" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:73  %tmp_173 = or i11 %tmp_126, 23

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1051" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:74  %tmp_174 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_173)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1052" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %a_addr_56 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_174

]]></Node>
<StgValue><ssdm name="a_addr_56"/></StgValue>
</operation>

<operation id="1053" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_16 = fsub float %a_load_73, %tmp_22_16

]]></Node>
<StgValue><ssdm name="tmp_23_16"/></StgValue>
</operation>

<operation id="1054" st_id="100" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_17 = fsub float %a_load_75, %tmp_22_17

]]></Node>
<StgValue><ssdm name="tmp_23_17"/></StgValue>
</operation>

<operation id="1055" st_id="100" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_18 = fsub float %a_load_77, %tmp_22_18

]]></Node>
<StgValue><ssdm name="tmp_23_18"/></StgValue>
</operation>

<operation id="1056" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_19 = fsub float %a_load_79, %tmp_22_19

]]></Node>
<StgValue><ssdm name="tmp_23_19"/></StgValue>
</operation>

<operation id="1057" st_id="100" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_20 = fsub float %a_load_81, %tmp_22_20

]]></Node>
<StgValue><ssdm name="tmp_23_20"/></StgValue>
</operation>

<operation id="1058" st_id="100" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_83 = load float* %a_addr_54, align 4

]]></Node>
<StgValue><ssdm name="a_load_83"/></StgValue>
</operation>

<operation id="1059" st_id="100" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_85 = load float* %a_addr_56, align 4

]]></Node>
<StgValue><ssdm name="a_load_85"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1060" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:76  %tmp_175 = or i11 %tmp_126, 24

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1061" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:77  %tmp_176 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_175)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1062" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %a_addr_58 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_176

]]></Node>
<StgValue><ssdm name="a_addr_58"/></StgValue>
</operation>

<operation id="1063" st_id="101" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_17 = fsub float %a_load_75, %tmp_22_17

]]></Node>
<StgValue><ssdm name="tmp_23_17"/></StgValue>
</operation>

<operation id="1064" st_id="101" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_18 = fsub float %a_load_77, %tmp_22_18

]]></Node>
<StgValue><ssdm name="tmp_23_18"/></StgValue>
</operation>

<operation id="1065" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_19 = fsub float %a_load_79, %tmp_22_19

]]></Node>
<StgValue><ssdm name="tmp_23_19"/></StgValue>
</operation>

<operation id="1066" st_id="101" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_20 = fsub float %a_load_81, %tmp_22_20

]]></Node>
<StgValue><ssdm name="tmp_23_20"/></StgValue>
</operation>

<operation id="1067" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_21 = fsub float %a_load_83, %tmp_22_21

]]></Node>
<StgValue><ssdm name="tmp_23_21"/></StgValue>
</operation>

<operation id="1068" st_id="101" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_85 = load float* %a_addr_56, align 4

]]></Node>
<StgValue><ssdm name="a_load_85"/></StgValue>
</operation>

<operation id="1069" st_id="101" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_87 = load float* %a_addr_58, align 4

]]></Node>
<StgValue><ssdm name="a_load_87"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1070" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:79  %tmp_177 = or i11 %tmp_126, 25

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1071" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:80  %tmp_178 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_177)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1072" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %a_addr_60 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_178

]]></Node>
<StgValue><ssdm name="a_addr_60"/></StgValue>
</operation>

<operation id="1073" st_id="102" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_18 = fsub float %a_load_77, %tmp_22_18

]]></Node>
<StgValue><ssdm name="tmp_23_18"/></StgValue>
</operation>

<operation id="1074" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_19 = fsub float %a_load_79, %tmp_22_19

]]></Node>
<StgValue><ssdm name="tmp_23_19"/></StgValue>
</operation>

<operation id="1075" st_id="102" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_20 = fsub float %a_load_81, %tmp_22_20

]]></Node>
<StgValue><ssdm name="tmp_23_20"/></StgValue>
</operation>

<operation id="1076" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_21 = fsub float %a_load_83, %tmp_22_21

]]></Node>
<StgValue><ssdm name="tmp_23_21"/></StgValue>
</operation>

<operation id="1077" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_22 = fsub float %a_load_85, %tmp_22_22

]]></Node>
<StgValue><ssdm name="tmp_23_22"/></StgValue>
</operation>

<operation id="1078" st_id="102" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_87 = load float* %a_addr_58, align 4

]]></Node>
<StgValue><ssdm name="a_load_87"/></StgValue>
</operation>

<operation id="1079" st_id="102" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_89 = load float* %a_addr_60, align 4

]]></Node>
<StgValue><ssdm name="a_load_89"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1080" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:82  %tmp_179 = or i11 %tmp_126, 26

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1081" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:83  %tmp_180 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_179)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1082" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %a_addr_62 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_180

]]></Node>
<StgValue><ssdm name="a_addr_62"/></StgValue>
</operation>

<operation id="1083" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_19 = fsub float %a_load_79, %tmp_22_19

]]></Node>
<StgValue><ssdm name="tmp_23_19"/></StgValue>
</operation>

<operation id="1084" st_id="103" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_20 = fsub float %a_load_81, %tmp_22_20

]]></Node>
<StgValue><ssdm name="tmp_23_20"/></StgValue>
</operation>

<operation id="1085" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_21 = fsub float %a_load_83, %tmp_22_21

]]></Node>
<StgValue><ssdm name="tmp_23_21"/></StgValue>
</operation>

<operation id="1086" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_22 = fsub float %a_load_85, %tmp_22_22

]]></Node>
<StgValue><ssdm name="tmp_23_22"/></StgValue>
</operation>

<operation id="1087" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_23 = fsub float %a_load_87, %tmp_22_23

]]></Node>
<StgValue><ssdm name="tmp_23_23"/></StgValue>
</operation>

<operation id="1088" st_id="103" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_89 = load float* %a_addr_60, align 4

]]></Node>
<StgValue><ssdm name="a_load_89"/></StgValue>
</operation>

<operation id="1089" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_91 = load float* %a_addr_62, align 4

]]></Node>
<StgValue><ssdm name="a_load_91"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1090" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:85  %tmp_181 = or i11 %tmp_126, 27

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1091" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:86  %tmp_182 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_181)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1092" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %a_addr_64 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_182

]]></Node>
<StgValue><ssdm name="a_addr_64"/></StgValue>
</operation>

<operation id="1093" st_id="104" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_20 = fsub float %a_load_81, %tmp_22_20

]]></Node>
<StgValue><ssdm name="tmp_23_20"/></StgValue>
</operation>

<operation id="1094" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_21 = fsub float %a_load_83, %tmp_22_21

]]></Node>
<StgValue><ssdm name="tmp_23_21"/></StgValue>
</operation>

<operation id="1095" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_22 = fsub float %a_load_85, %tmp_22_22

]]></Node>
<StgValue><ssdm name="tmp_23_22"/></StgValue>
</operation>

<operation id="1096" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_23 = fsub float %a_load_87, %tmp_22_23

]]></Node>
<StgValue><ssdm name="tmp_23_23"/></StgValue>
</operation>

<operation id="1097" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_24 = fsub float %a_load_89, %tmp_22_24

]]></Node>
<StgValue><ssdm name="tmp_23_24"/></StgValue>
</operation>

<operation id="1098" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_91 = load float* %a_addr_62, align 4

]]></Node>
<StgValue><ssdm name="a_load_91"/></StgValue>
</operation>

<operation id="1099" st_id="104" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_93 = load float* %a_addr_64, align 4

]]></Node>
<StgValue><ssdm name="a_load_93"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1100" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:88  %tmp_183 = or i11 %tmp_126, 28

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1101" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:89  %tmp_184 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_183)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1102" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %a_addr_66 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_184

]]></Node>
<StgValue><ssdm name="a_addr_66"/></StgValue>
</operation>

<operation id="1103" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_21 = fsub float %a_load_83, %tmp_22_21

]]></Node>
<StgValue><ssdm name="tmp_23_21"/></StgValue>
</operation>

<operation id="1104" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_22 = fsub float %a_load_85, %tmp_22_22

]]></Node>
<StgValue><ssdm name="tmp_23_22"/></StgValue>
</operation>

<operation id="1105" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_23 = fsub float %a_load_87, %tmp_22_23

]]></Node>
<StgValue><ssdm name="tmp_23_23"/></StgValue>
</operation>

<operation id="1106" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_24 = fsub float %a_load_89, %tmp_22_24

]]></Node>
<StgValue><ssdm name="tmp_23_24"/></StgValue>
</operation>

<operation id="1107" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_25 = fsub float %a_load_91, %tmp_22_25

]]></Node>
<StgValue><ssdm name="tmp_23_25"/></StgValue>
</operation>

<operation id="1108" st_id="105" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_93 = load float* %a_addr_64, align 4

]]></Node>
<StgValue><ssdm name="a_load_93"/></StgValue>
</operation>

<operation id="1109" st_id="105" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_95 = load float* %a_addr_66, align 4

]]></Node>
<StgValue><ssdm name="a_load_95"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1110" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:91  %tmp_185 = or i11 %tmp_126, 29

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1111" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:92  %tmp_186 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_185)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1112" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %a_addr_68 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_186

]]></Node>
<StgValue><ssdm name="a_addr_68"/></StgValue>
</operation>

<operation id="1113" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_22 = fsub float %a_load_85, %tmp_22_22

]]></Node>
<StgValue><ssdm name="tmp_23_22"/></StgValue>
</operation>

<operation id="1114" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_23 = fsub float %a_load_87, %tmp_22_23

]]></Node>
<StgValue><ssdm name="tmp_23_23"/></StgValue>
</operation>

<operation id="1115" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_24 = fsub float %a_load_89, %tmp_22_24

]]></Node>
<StgValue><ssdm name="tmp_23_24"/></StgValue>
</operation>

<operation id="1116" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_25 = fsub float %a_load_91, %tmp_22_25

]]></Node>
<StgValue><ssdm name="tmp_23_25"/></StgValue>
</operation>

<operation id="1117" st_id="106" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_26 = fsub float %a_load_93, %tmp_22_26

]]></Node>
<StgValue><ssdm name="tmp_23_26"/></StgValue>
</operation>

<operation id="1118" st_id="106" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_95 = load float* %a_addr_66, align 4

]]></Node>
<StgValue><ssdm name="a_load_95"/></StgValue>
</operation>

<operation id="1119" st_id="106" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_97 = load float* %a_addr_68, align 4

]]></Node>
<StgValue><ssdm name="a_load_97"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1120" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:94  %tmp_187 = or i11 %tmp_126, 30

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1121" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:95  %tmp_188 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_187)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1122" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %a_addr_70 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="a_addr_70"/></StgValue>
</operation>

<operation id="1123" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:97  %tmp_189 = or i11 %tmp_126, 31

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1124" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:98  %tmp_190 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_189)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1125" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %a_addr_72 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_190

]]></Node>
<StgValue><ssdm name="a_addr_72"/></StgValue>
</operation>

<operation id="1126" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_23 = fsub float %a_load_87, %tmp_22_23

]]></Node>
<StgValue><ssdm name="tmp_23_23"/></StgValue>
</operation>

<operation id="1127" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_24 = fsub float %a_load_89, %tmp_22_24

]]></Node>
<StgValue><ssdm name="tmp_23_24"/></StgValue>
</operation>

<operation id="1128" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_25 = fsub float %a_load_91, %tmp_22_25

]]></Node>
<StgValue><ssdm name="tmp_23_25"/></StgValue>
</operation>

<operation id="1129" st_id="107" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_26 = fsub float %a_load_93, %tmp_22_26

]]></Node>
<StgValue><ssdm name="tmp_23_26"/></StgValue>
</operation>

<operation id="1130" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_27 = fsub float %a_load_95, %tmp_22_27

]]></Node>
<StgValue><ssdm name="tmp_23_27"/></StgValue>
</operation>

<operation id="1131" st_id="107" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_97 = load float* %a_addr_68, align 4

]]></Node>
<StgValue><ssdm name="a_load_97"/></StgValue>
</operation>

<operation id="1132" st_id="107" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_99 = load float* %a_addr_70, align 4

]]></Node>
<StgValue><ssdm name="a_load_99"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1133" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_24 = fsub float %a_load_89, %tmp_22_24

]]></Node>
<StgValue><ssdm name="tmp_23_24"/></StgValue>
</operation>

<operation id="1134" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_25 = fsub float %a_load_91, %tmp_22_25

]]></Node>
<StgValue><ssdm name="tmp_23_25"/></StgValue>
</operation>

<operation id="1135" st_id="108" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_26 = fsub float %a_load_93, %tmp_22_26

]]></Node>
<StgValue><ssdm name="tmp_23_26"/></StgValue>
</operation>

<operation id="1136" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_27 = fsub float %a_load_95, %tmp_22_27

]]></Node>
<StgValue><ssdm name="tmp_23_27"/></StgValue>
</operation>

<operation id="1137" st_id="108" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_28 = fsub float %a_load_97, %tmp_22_28

]]></Node>
<StgValue><ssdm name="tmp_23_28"/></StgValue>
</operation>

<operation id="1138" st_id="108" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_99 = load float* %a_addr_70, align 4

]]></Node>
<StgValue><ssdm name="a_load_99"/></StgValue>
</operation>

<operation id="1139" st_id="108" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_101 = load float* %a_addr_72, align 4

]]></Node>
<StgValue><ssdm name="a_load_101"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1140" st_id="109" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_28, float* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1142" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_25 = fsub float %a_load_91, %tmp_22_25

]]></Node>
<StgValue><ssdm name="tmp_23_25"/></StgValue>
</operation>

<operation id="1143" st_id="109" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_26 = fsub float %a_load_93, %tmp_22_26

]]></Node>
<StgValue><ssdm name="tmp_23_26"/></StgValue>
</operation>

<operation id="1144" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_27 = fsub float %a_load_95, %tmp_22_27

]]></Node>
<StgValue><ssdm name="tmp_23_27"/></StgValue>
</operation>

<operation id="1145" st_id="109" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_28 = fsub float %a_load_97, %tmp_22_28

]]></Node>
<StgValue><ssdm name="tmp_23_28"/></StgValue>
</operation>

<operation id="1146" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_29 = fsub float %a_load_99, %tmp_22_29

]]></Node>
<StgValue><ssdm name="tmp_23_29"/></StgValue>
</operation>

<operation id="1147" st_id="109" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load_101 = load float* %a_addr_72, align 4

]]></Node>
<StgValue><ssdm name="a_load_101"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1148" st_id="110" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_1, float* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1149" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1150" st_id="110" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_26 = fsub float %a_load_93, %tmp_22_26

]]></Node>
<StgValue><ssdm name="tmp_23_26"/></StgValue>
</operation>

<operation id="1151" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_27 = fsub float %a_load_95, %tmp_22_27

]]></Node>
<StgValue><ssdm name="tmp_23_27"/></StgValue>
</operation>

<operation id="1152" st_id="110" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_28 = fsub float %a_load_97, %tmp_22_28

]]></Node>
<StgValue><ssdm name="tmp_23_28"/></StgValue>
</operation>

<operation id="1153" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_29 = fsub float %a_load_99, %tmp_22_29

]]></Node>
<StgValue><ssdm name="tmp_23_29"/></StgValue>
</operation>

<operation id="1154" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_30 = fsub float %a_load_101, %tmp_22_30

]]></Node>
<StgValue><ssdm name="tmp_23_30"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1155" st_id="111" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_2, float* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_27 = fsub float %a_load_95, %tmp_22_27

]]></Node>
<StgValue><ssdm name="tmp_23_27"/></StgValue>
</operation>

<operation id="1158" st_id="111" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_28 = fsub float %a_load_97, %tmp_22_28

]]></Node>
<StgValue><ssdm name="tmp_23_28"/></StgValue>
</operation>

<operation id="1159" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_29 = fsub float %a_load_99, %tmp_22_29

]]></Node>
<StgValue><ssdm name="tmp_23_29"/></StgValue>
</operation>

<operation id="1160" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_30 = fsub float %a_load_101, %tmp_22_30

]]></Node>
<StgValue><ssdm name="tmp_23_30"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1161" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_3, float* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="112" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_28 = fsub float %a_load_97, %tmp_22_28

]]></Node>
<StgValue><ssdm name="tmp_23_28"/></StgValue>
</operation>

<operation id="1164" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_29 = fsub float %a_load_99, %tmp_22_29

]]></Node>
<StgValue><ssdm name="tmp_23_29"/></StgValue>
</operation>

<operation id="1165" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_30 = fsub float %a_load_101, %tmp_22_30

]]></Node>
<StgValue><ssdm name="tmp_23_30"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1166" st_id="113" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_4, float* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_29 = fsub float %a_load_99, %tmp_22_29

]]></Node>
<StgValue><ssdm name="tmp_23_29"/></StgValue>
</operation>

<operation id="1169" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_30 = fsub float %a_load_101, %tmp_22_30

]]></Node>
<StgValue><ssdm name="tmp_23_30"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1170" st_id="114" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_5, float* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_30 = fsub float %a_load_101, %tmp_22_30

]]></Node>
<StgValue><ssdm name="tmp_23_30"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1173" st_id="115" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_6, float* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1175" st_id="116" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_7, float* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1177" st_id="117" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_8, float* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1179" st_id="118" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_9, float* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1181" st_id="119" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_s, float* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1183" st_id="120" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_10, float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1185" st_id="121" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_11, float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1187" st_id="122" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_12, float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1189" st_id="123" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_13, float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1191" st_id="124" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_14, float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1193" st_id="125" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_15, float* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1195" st_id="126" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_16, float* %a_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1197" st_id="127" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_17, float* %a_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1198" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1199" st_id="128" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_18, float* %a_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1201" st_id="129" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_19, float* %a_addr_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1203" st_id="130" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_20, float* %a_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1205" st_id="131" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_21, float* %a_addr_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1207" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_22, float* %a_addr_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1209" st_id="133" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_23, float* %a_addr_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1210" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1211" st_id="134" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_24, float* %a_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1213" st_id="135" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_25, float* %a_addr_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1215" st_id="136" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_26, float* %a_addr_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1217" st_id="137" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_27, float* %a_addr_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1219" st_id="138" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_28, float* %a_addr_68, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1221" st_id="139" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_29, float* %a_addr_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1223" st_id="140" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_23_30, float* %a_addr_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">
</state>

<state id="142" st_id="142">

<operation id="1225" st_id="142" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader9.32:3  store float %tmp_19, float* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.32:4  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1227" st_id="143" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1228" st_id="144" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1229" st_id="145" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1230" st_id="146" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1231" st_id="147" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1232" st_id="148" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1233" st_id="149" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1234" st_id="150" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1235" st_id="151" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1236" st_id="152" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1237" st_id="153" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1238" st_id="154" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1239" st_id="155" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1240" st_id="156" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1241" st_id="157" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1242" st_id="158" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1243" st_id="159" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:1  store float %tmp_14, float* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1245" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader8:0  %i_4 = phi i6 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1246" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8:1  %exitcond1 = icmp eq i6 %i_4, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="1247" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8:2  %i_7 = add i6 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1248" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1250" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1  %tmp_s = zext i6 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1251" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %tmp_cast = zext i6 %i_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="1252" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %work_addr_1 = getelementptr [500 x i6]* %work, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="work_addr_1"/></StgValue>
</operation>

<operation id="1253" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="980">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1255" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="6" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i6* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1256" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="6" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i6* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>

<operation id="1257" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %tmp_8 = icmp eq i6 %work_load, %i_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1258" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_10 = zext i6 %work_load to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1260" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="6">
<![CDATA[
:3  %tmp_10_cast = zext i6 %work_load to i12

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="1261" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:4  %tmp_119 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %work_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1262" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="11">
<![CDATA[
:5  %tmp_120 = zext i11 %tmp_119 to i12

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1263" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %tmp_121 = add i12 %tmp_120, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1264" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_126_cast = sext i12 %tmp_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="1265" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_addr_2 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="1266" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_122 = add i12 %tmp_120, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1267" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="12">
<![CDATA[
:10  %tmp_127_cast = sext i12 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="1268" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_addr_3 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="1269" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %work_addr_2 = getelementptr [500 x i6]* %work, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="work_addr_2"/></StgValue>
</operation>

<operation id="1270" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="9">
<![CDATA[
:13  %work_load_1 = load i6* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="1271" st_id="162" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="10">
<![CDATA[
:16  %a_load = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1272" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="9">
<![CDATA[
:13  %work_load_1 = load i6* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="1273" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
:14  store i6 %work_load, i6* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="163" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="10">
<![CDATA[
:16  %a_load = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="1275" st_id="163" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="10">
<![CDATA[
:17  %a_load_3 = load float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1276" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
:15  store i6 %work_load_1, i6* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1277" st_id="164" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="10">
<![CDATA[
:17  %a_load_3 = load float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="1278" st_id="164" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:18  store float %a_load_3, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1279" st_id="165" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:19  store float %a_load, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1280" st_id="166" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="10">
<![CDATA[
:20  %a_load_4 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1281" st_id="167" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="10">
<![CDATA[
:20  %a_load_4 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="1282" st_id="167" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:21  store float %a_load, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1283" st_id="168" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:22  store float %a_load_4, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1284" st_id="169" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="10">
<![CDATA[
:23  %a_load_6 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1285" st_id="170" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="10">
<![CDATA[
:23  %a_load_6 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="1286" st_id="170" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:24  store float %a_load_4, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1287" st_id="171" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:25  store float %a_load_6, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1288" st_id="172" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="10">
<![CDATA[
:26  %a_load_7 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1289" st_id="173" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="10">
<![CDATA[
:26  %a_load_7 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="1290" st_id="173" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:27  store float %a_load_6, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1291" st_id="174" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:28  store float %a_load_7, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1292" st_id="175" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="10">
<![CDATA[
:29  %a_load_8 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1293" st_id="176" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="10">
<![CDATA[
:29  %a_load_8 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="1294" st_id="176" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:30  store float %a_load_7, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1295" st_id="177" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:31  store float %a_load_8, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1296" st_id="178" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="10">
<![CDATA[
:32  %a_load_9 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1297" st_id="179" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="10">
<![CDATA[
:32  %a_load_9 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="1298" st_id="179" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:33  store float %a_load_8, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1299" st_id="180" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:34  store float %a_load_9, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1300" st_id="181" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="10">
<![CDATA[
:35  %a_load_10 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1301" st_id="182" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="10">
<![CDATA[
:35  %a_load_10 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="1302" st_id="182" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:36  store float %a_load_9, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1303" st_id="183" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:37  store float %a_load_10, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1304" st_id="184" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="10">
<![CDATA[
:38  %a_load_11 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1305" st_id="185" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="10">
<![CDATA[
:38  %a_load_11 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="1306" st_id="185" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:39  store float %a_load_10, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1307" st_id="186" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:40  store float %a_load_11, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1308" st_id="187" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="10">
<![CDATA[
:41  %a_load_12 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1309" st_id="188" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="10">
<![CDATA[
:41  %a_load_12 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="1310" st_id="188" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:42  store float %a_load_11, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1311" st_id="189" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:43  store float %a_load_12, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1312" st_id="190" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="10">
<![CDATA[
:44  %a_load_13 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1313" st_id="191" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="10">
<![CDATA[
:44  %a_load_13 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="1314" st_id="191" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:45  store float %a_load_12, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1315" st_id="192" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:46  store float %a_load_13, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1316" st_id="193" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="10">
<![CDATA[
:47  %a_load_14 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1317" st_id="194" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="10">
<![CDATA[
:47  %a_load_14 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="1318" st_id="194" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:48  store float %a_load_13, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1319" st_id="195" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:49  store float %a_load_14, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1320" st_id="196" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="10">
<![CDATA[
:50  %a_load_15 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1321" st_id="197" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="10">
<![CDATA[
:50  %a_load_15 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="1322" st_id="197" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:51  store float %a_load_14, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1323" st_id="198" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:52  store float %a_load_15, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1324" st_id="199" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="10">
<![CDATA[
:53  %a_load_16 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1325" st_id="200" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="10">
<![CDATA[
:53  %a_load_16 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="1326" st_id="200" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:54  store float %a_load_15, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1327" st_id="201" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:55  store float %a_load_16, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1328" st_id="202" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="10">
<![CDATA[
:56  %a_load_17 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1329" st_id="203" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="10">
<![CDATA[
:56  %a_load_17 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="1330" st_id="203" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:57  store float %a_load_16, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1331" st_id="204" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:58  store float %a_load_17, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1332" st_id="205" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="10">
<![CDATA[
:59  %a_load_18 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1333" st_id="206" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="10">
<![CDATA[
:59  %a_load_18 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="1334" st_id="206" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:60  store float %a_load_17, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1335" st_id="207" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:61  store float %a_load_18, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1336" st_id="208" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="10">
<![CDATA[
:62  %a_load_19 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1337" st_id="209" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="10">
<![CDATA[
:62  %a_load_19 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="1338" st_id="209" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:63  store float %a_load_18, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1339" st_id="210" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:64  store float %a_load_19, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1340" st_id="211" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="10">
<![CDATA[
:65  %a_load_20 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1341" st_id="212" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="10">
<![CDATA[
:65  %a_load_20 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="1342" st_id="212" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:66  store float %a_load_19, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1343" st_id="213" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:67  store float %a_load_20, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1344" st_id="214" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="10">
<![CDATA[
:68  %a_load_21 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1345" st_id="215" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="10">
<![CDATA[
:68  %a_load_21 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="1346" st_id="215" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:69  store float %a_load_20, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1347" st_id="216" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:70  store float %a_load_21, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1348" st_id="217" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="10">
<![CDATA[
:71  %a_load_22 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1349" st_id="218" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="10">
<![CDATA[
:71  %a_load_22 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="1350" st_id="218" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:72  store float %a_load_21, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1351" st_id="219" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:73  store float %a_load_22, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1352" st_id="220" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="10">
<![CDATA[
:74  %a_load_23 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1353" st_id="221" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="10">
<![CDATA[
:74  %a_load_23 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="1354" st_id="221" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:75  store float %a_load_22, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1355" st_id="222" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:76  store float %a_load_23, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1356" st_id="223" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="10">
<![CDATA[
:77  %a_load_24 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1357" st_id="224" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="10">
<![CDATA[
:77  %a_load_24 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="1358" st_id="224" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:78  store float %a_load_23, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1359" st_id="225" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:79  store float %a_load_24, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1360" st_id="226" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="10">
<![CDATA[
:80  %a_load_25 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1361" st_id="227" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="10">
<![CDATA[
:80  %a_load_25 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="1362" st_id="227" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:81  store float %a_load_24, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1363" st_id="228" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:82  store float %a_load_25, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1364" st_id="229" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="10">
<![CDATA[
:83  %a_load_26 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1365" st_id="230" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="10">
<![CDATA[
:83  %a_load_26 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="1366" st_id="230" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:84  store float %a_load_25, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1367" st_id="231" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:85  store float %a_load_26, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1368" st_id="232" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="10">
<![CDATA[
:86  %a_load_27 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1369" st_id="233" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="10">
<![CDATA[
:86  %a_load_27 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="1370" st_id="233" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:87  store float %a_load_26, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1371" st_id="234" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:88  store float %a_load_27, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1372" st_id="235" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="10">
<![CDATA[
:89  %a_load_28 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1373" st_id="236" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="10">
<![CDATA[
:89  %a_load_28 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="1374" st_id="236" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:90  store float %a_load_27, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1375" st_id="237" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:91  store float %a_load_28, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1376" st_id="238" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="10">
<![CDATA[
:92  %a_load_29 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1377" st_id="239" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="10">
<![CDATA[
:92  %a_load_29 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="1378" st_id="239" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:93  store float %a_load_28, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1379" st_id="240" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:94  store float %a_load_29, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1380" st_id="241" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="10">
<![CDATA[
:95  %a_load_30 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1381" st_id="242" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="10">
<![CDATA[
:95  %a_load_30 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="1382" st_id="242" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:96  store float %a_load_29, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1383" st_id="243" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:97  store float %a_load_30, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1384" st_id="244" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="10">
<![CDATA[
:98  %a_load_31 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1385" st_id="245" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="10">
<![CDATA[
:98  %a_load_31 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="1386" st_id="245" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:99  store float %a_load_30, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1387" st_id="246" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:100  store float %a_load_31, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1388" st_id="247" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="10">
<![CDATA[
:101  %a_load_32 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1389" st_id="248" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="10">
<![CDATA[
:101  %a_load_32 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="1390" st_id="248" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:102  store float %a_load_31, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1391" st_id="249" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:103  store float %a_load_32, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1392" st_id="250" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="10">
<![CDATA[
:104  %a_load_33 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1393" st_id="251" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="10">
<![CDATA[
:104  %a_load_33 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="1394" st_id="251" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:105  store float %a_load_32, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1395" st_id="252" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:106  store float %a_load_33, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1396" st_id="253" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="10">
<![CDATA[
:107  %a_load_34 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1397" st_id="254" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="10">
<![CDATA[
:107  %a_load_34 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="1398" st_id="254" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:108  store float %a_load_33, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1399" st_id="255" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:109  store float %a_load_34, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1400" st_id="256" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="10">
<![CDATA[
:110  %a_load_35 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1401" st_id="257" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="10">
<![CDATA[
:110  %a_load_35 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="1402" st_id="257" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:111  store float %a_load_34, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1403" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1404" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="258" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:112  store float %a_load_35, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1406" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:113  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1407" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
:114  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1408" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
