#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jun 16 13:36:38 2022
# Process ID: 23406
# Current directory: /home/taylor/Documents/new_spgd
# Command line: vivado -source make_project.tcl
# Log file: /home/taylor/Documents/new_spgd/vivado.log
# Journal file: /home/taylor/Documents/new_spgd/vivado.jou
#-----------------------------------------------------------
start_gui
source make_project.tcl
# set project_name new_spgd
# set part_name xc7z020clg400-3
# set bd_path tmp/$project_name/$project_name.srcs/sources_1/bd/system
# file delete -force tmp/$project_name
# create_project $project_name tmp/$project_name -part $part_name
WARNING: [Board 49-91] Board repository path '/home/taylor/redpitaya/RedPitaya/fpga/prj/brd' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
# create_bd_design system
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
# source cfg/ports.tcl
## create_bd_port -dir I TRIG_IN
## create_bd_port -dir I -from 5 -to 0 adc_dat_a_p_i
## create_bd_port -dir I -from 5 -to 0 adc_dat_a_n_i
## create_bd_port -dir I -from 5 -to 0 adc_dat_b_p_i
## create_bd_port -dir I -from 5 -to 0 adc_dat_b_n_i
## create_bd_port -dir I adc_clk_p
## create_bd_port -dir I adc_clk_n
## create_bd_port -dir O -from 13 -to 0 dac_dat_a_o
## create_bd_port -dir O -from 13 -to 0 dac_dat_b_o
## create_bd_port -dir O dac_spi_csb_o
## create_bd_port -dir IO dac_spi_sdio_o
## create_bd_port -dir O dac_spi_clk_o
## create_bd_port -dir O dac_spi_reset_o
## create_bd_port -dir O -from 7 -to 0 led_o
# set_property IP_REPO_PATHS tmp/cores [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# set files [glob -nocomplain  /home/taylor/Documents/$project_name/src/*.v]
# if {[llength $files] > 0} {
#   add_files -norecurse $files
# }
# create_bd_cell -type module -reference ADC_REG ADC_REG
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk_p': Added interface parameter 'FREQ_HZ' with value '125000000'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'adc_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk_p' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# create_bd_cell -type module -reference my_timer my_timer
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_DAC_A' has a dependency on the module local parameter or undefined parameter 'DAC_OUT_VALUE_B'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_DAC_B' has a dependency on the module local parameter or undefined parameter 'DAC_OUT_VALUE_B'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ADC_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ADC_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# create_bd_cell -type module -reference offset_ADC_to_AXIS offset_ADC_to_AXIS
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_a' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_b' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_a': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_b': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# create_bd_cell -type module -reference ADC_cal_fp_constants ADC_cal_fp_constants
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_a' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_b' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_d' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_e' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_f' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_g' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_a': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_b': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_d': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_e': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_f': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_g': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# create_bd_cell -type module -reference AXIS_to_GPIO AXIS_to_GPIO
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
# connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
# connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio axi_gpio_0
# set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.C_ALL_OUTPUTS_2 {0}] [get_bd_cells axi_gpio_0]
# connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins axi_gpio_0/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
# endgroup
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
# set_property offset 0x42000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
# set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
# set_property -dict [list CONFIG.C_SIZE {6}] [get_bd_cells util_ds_buf_0]
# connect_bd_net [get_bd_ports adc_dat_a_p_i] [get_bd_pins util_ds_buf_0/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_0/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# connect_bd_net [get_bd_ports adc_dat_a_n_i] [get_bd_pins util_ds_buf_0/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_0/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
# set_property -dict [list CONFIG.C_SIZE {6}] [get_bd_cells util_ds_buf_1]
# connect_bd_net [get_bd_ports adc_dat_b_p_i] [get_bd_pins util_ds_buf_1/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_1/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# connect_bd_net [get_bd_ports adc_dat_b_n_i] [get_bd_pins util_ds_buf_1/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_1/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# endgroup
# set_property LEFT 7 [get_bd_ports led_o]
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
# set_property -dict [list CONFIG.IN0_WIDTH {6} CONFIG.IN1_WIDTH {6}] [get_bd_cells xlconcat_0]
# endgroup
# connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins util_ds_buf_0/IBUF_OUT]
# connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins util_ds_buf_1/IBUF_OUT]
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 ADC_offset_to_fp_0
# set_property -dict [list CONFIG.A_Precision_Type.VALUE_SRC USER] [get_bd_cells ADC_offset_to_fp_0]
# set_property -dict [list CONFIG.Operation_Type {Fixed_to_float} CONFIG.A_Precision_Type {Uint32} CONFIG.Flow_Control {Blocking} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-31} CONFIG.C_Accum_Input_Msb {32} CONFIG.C_Mult_Usage {No_Usage} CONFIG.Has_RESULT_TREADY {true} CONFIG.C_Latency {8} CONFIG.C_Rate {1}] [get_bd_cells ADC_offset_to_fp_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 ADC_offset_to_fp_1
# set_property -dict [list CONFIG.A_Precision_Type.VALUE_SRC USER] [get_bd_cells ADC_offset_to_fp_1]
# set_property -dict [list CONFIG.Operation_Type {Fixed_to_float} CONFIG.A_Precision_Type {Uint32} CONFIG.Flow_Control {Blocking} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-31} CONFIG.C_Accum_Input_Msb {32} CONFIG.C_Mult_Usage {No_Usage} CONFIG.Has_RESULT_TREADY {true} CONFIG.C_Latency {8} CONFIG.C_Rate {1}] [get_bd_cells ADC_offset_to_fp_1]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 cal_gain_mult_0
# set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {11} CONFIG.C_Rate {1}] [get_bd_cells cal_gain_mult_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 cal_gain_mult_1
# set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {11} CONFIG.C_Rate {1}] [get_bd_cells cal_gain_mult_1]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 cal_offset_sub_0
# set_property -dict [list CONFIG.Add_Sub_Value {Subtract} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.C_Latency {14}] [get_bd_cells cal_offset_sub_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 cal_offset_sub_1
# set_property -dict [list CONFIG.Add_Sub_Value {Subtract} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.C_Latency {14}] [get_bd_cells cal_offset_sub_1]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 ideal_gain_mult_0
# set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {11} CONFIG.C_Rate {1}] [get_bd_cells ideal_gain_mult_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 ideal_gain_mult_1
# set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {11} CONFIG.C_Rate {1}] [get_bd_cells ideal_gain_mult_1]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 ideal_offset_sub_0
# set_property -dict [list CONFIG.Add_Sub_Value {Subtract} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.C_Latency {14}] [get_bd_cells ideal_offset_sub_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 ideal_offset_sub_1
# set_property -dict [list CONFIG.Add_Sub_Value {Subtract} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.C_Latency {14}] [get_bd_cells ideal_offset_sub_1]
# endgroup
# connect_bd_net [get_bd_pins ADC_REG/data_in] [get_bd_pins xlconcat_0/dout]
# connect_bd_net [get_bd_pins ADC_REG/adc_clk_p] [get_bd_ports adc_clk_p]
# connect_bd_net [get_bd_pins ADC_REG/adc_clk_n] [get_bd_ports adc_clk_n]
# connect_bd_net [get_bd_pins offset_ADC_to_AXIS/offset_adc_a] [get_bd_pins ADC_REG/a_data_out]
# connect_bd_net [get_bd_pins offset_ADC_to_AXIS/offset_adc_b] [get_bd_pins ADC_REG/b_data_out]
# connect_bd_intf_net [get_bd_intf_pins offset_ADC_to_AXIS/m_axis_a] [get_bd_intf_pins ADC_offset_to_fp_0/S_AXIS_A]
# connect_bd_intf_net [get_bd_intf_pins offset_ADC_to_AXIS/m_axis_b] [get_bd_intf_pins ADC_offset_to_fp_1/S_AXIS_A]
# connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_a] [get_bd_intf_pins cal_gain_mult_0/S_AXIS_B]
# connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_c] [get_bd_intf_pins cal_gain_mult_1/S_AXIS_B]
# connect_bd_intf_net [get_bd_intf_pins cal_gain_mult_0/S_AXIS_A] [get_bd_intf_pins ADC_offset_to_fp_0/M_AXIS_RESULT]
# connect_bd_intf_net [get_bd_intf_pins cal_gain_mult_1/S_AXIS_A] [get_bd_intf_pins ADC_offset_to_fp_1/M_AXIS_RESULT]
# connect_bd_intf_net [get_bd_intf_pins cal_gain_mult_0/M_AXIS_RESULT] [get_bd_intf_pins cal_offset_sub_0/S_AXIS_A]
# connect_bd_intf_net [get_bd_intf_pins cal_gain_mult_1/M_AXIS_RESULT] [get_bd_intf_pins cal_offset_sub_1/S_AXIS_A]
# connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_b] [get_bd_intf_pins cal_offset_sub_0/S_AXIS_B]
# connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_d] [get_bd_intf_pins cal_offset_sub_1/S_AXIS_B]
# connect_bd_intf_net [get_bd_intf_pins cal_offset_sub_0/M_AXIS_RESULT] [get_bd_intf_pins ideal_gain_mult_0/S_AXIS_A]
# connect_bd_intf_net [get_bd_intf_pins cal_offset_sub_1/M_AXIS_RESULT] [get_bd_intf_pins ideal_gain_mult_1/S_AXIS_A]
# connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_e] [get_bd_intf_pins ideal_gain_mult_0/S_AXIS_B]
# connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_g] [get_bd_intf_pins ideal_gain_mult_1/S_AXIS_B]
# connect_bd_intf_net [get_bd_intf_pins ideal_gain_mult_0/M_AXIS_RESULT] [get_bd_intf_pins ideal_offset_sub_0/S_AXIS_A]
# connect_bd_intf_net [get_bd_intf_pins ideal_gain_mult_1/M_AXIS_RESULT] [get_bd_intf_pins ideal_offset_sub_1/S_AXIS_A]
# connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_f] [get_bd_intf_pins ideal_offset_sub_0/S_AXIS_B]
# connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_h] [get_bd_intf_pins ideal_offset_sub_1/S_AXIS_B]
# connect_bd_intf_net [get_bd_intf_pins ideal_offset_sub_0/M_AXIS_RESULT] [get_bd_intf_pins AXIS_to_GPIO/s_axis]
# connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins AXIS_to_GPIO/GP_OUT]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
# connect_bd_net [get_bd_pins ideal_offset_sub_0/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins ideal_offset_sub_1/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins ideal_gain_mult_0/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins ideal_gain_mult_1/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins cal_offset_sub_0/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins cal_offset_sub_1/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins ADC_offset_to_fp_0/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins ADC_offset_to_fp_1/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins cal_gain_mult_0/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins cal_gain_mult_1/aclk] [get_bd_pins ADC_REG/adc_clk]
# connect_bd_net [get_bd_pins my_timer/ADC_CLK] [get_bd_pins ADC_REG/adc_clk] 
# connect_bd_net [get_bd_ports dac_spi_clk_o] [get_bd_pins my_timer/val_0]
# connect_bd_net [get_bd_ports dac_spi_csb_o] [get_bd_pins my_timer/val_0]
# connect_bd_net [get_bd_ports dac_spi_reset_o] [get_bd_pins my_timer/val_0]
# connect_bd_net [get_bd_pins my_timer/val_1] [get_bd_ports dac_spi_sdio_o] 
# generate_target all [get_files  $bd_path/system.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /offset_ADC_to_AXIS/m_axis_a is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /offset_ADC_to_AXIS/m_axis_b is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_a is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_b is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_c is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_d is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_e is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_f is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_g is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_h is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /AXIS_to_GPIO/s_axis is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_1 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_1 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /AXIS_to_GPIO/s_axis have been updated from connected ip, but BD cell '/AXIS_to_GPIO' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 24}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </AXIS_to_GPIO> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/my_timer/GP_IN

Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_REG .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block offset_ADC_to_AXIS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_cal_fp_constants .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXIS_to_GPIO .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_offset_to_fp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_offset_to_fp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cal_gain_mult_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cal_gain_mult_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cal_offset_sub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cal_offset_sub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ideal_gain_mult_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ideal_gain_mult_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ideal_offset_sub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ideal_offset_sub_1 .
Exporting to file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_a could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /offset_ADC_to_AXIS
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_b could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /offset_ADC_to_AXIS
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_a could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_b could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_c could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_d could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_e could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_f could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_g could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_h could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /AXIS_to_GPIO
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7171.953 ; gain = 0.000 ; free physical = 5802 ; free virtual = 17826
# make_wrapper -files [get_files $bd_path/system.bd] -top
# add_files -norecurse $bd_path/hdl/system_wrapper.v
# set files [glob -nocomplain cfg/*.xdc]
# if {[llength $files] > 0} {
#   add_files -norecurse -fileset constrs_1 $files
# }
# set_property VERILOG_DEFINE {TOOL_VIVADO} [current_fileset]
# set_property STRATEGY Flow_PerfOptimized_High [get_runs synth_1]
# set_property STRATEGY Performance_NetDelay_high [get_runs impl_1]
# group_bd_cells PS7 [get_bd_cells processing_system7_0] [get_bd_cells rst_ps7_0_50M] [get_bd_cells ps7_0_axi_periph] [get_bd_cells axi_gpio_0]
WARNING: [BD 41-1306] The connection to interface pin /PS7/axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
# group_bd_cells ADC_BLOCK [get_bd_cells util_ds_buf_0] [get_bd_cells util_ds_buf_1] [get_bd_cells xlconcat_0] [get_bd_cells ADC_REG]
WARNING: [BD 41-1306] The connection to interface pin /ADC_BLOCK/util_ds_buf_0/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /ADC_BLOCK/util_ds_buf_0/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /ADC_BLOCK/util_ds_buf_1/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /ADC_BLOCK/util_ds_buf_1/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
# set_property top system_wrapper [current_fileset]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
regenerate_bd_layout
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 16
CRITICAL WARNING: [BD 41-967] AXI interface pin /offset_ADC_to_AXIS/m_axis_a is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /offset_ADC_to_AXIS/m_axis_b is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_a is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_b is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_c is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_d is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_e is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_f is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_g is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_h is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /AXIS_to_GPIO/s_axis is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_1 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_1 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /AXIS_to_GPIO/s_axis have been updated from connected ip, but BD cell '/AXIS_to_GPIO' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 24}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </AXIS_to_GPIO> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/my_timer/GP_IN

Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_a could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /offset_ADC_to_AXIS
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_b could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /offset_ADC_to_AXIS
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_a could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_b could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_c could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_d could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_e could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_f could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_g could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_h could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /AXIS_to_GPIO
[Thu Jun 16 13:39:15 2022] Launched system_rst_ps7_0_50M_0_synth_1, system_cal_gain_mult_0_0_synth_1, system_ADC_offset_to_fp_1_0_synth_1, system_util_ds_buf_1_0_synth_1, system_util_ds_buf_0_0_synth_1, system_ADC_offset_to_fp_0_0_synth_1, system_axi_gpio_0_0_synth_1, system_ADC_REG_0_synth_1, system_cal_offset_sub_0_0_synth_1, system_ideal_gain_mult_0_0_synth_1, system_cal_gain_mult_1_0_synth_1, system_cal_offset_sub_1_0_synth_1, system_offset_ADC_to_AXIS_0_synth_1, system_ADC_cal_fp_constants_0_synth_1, system_AXIS_to_GPIO_0_synth_1, system_ideal_offset_sub_1_0_synth_1, system_ideal_offset_sub_0_0_synth_1, system_ideal_gain_mult_1_0_synth_1, system_processing_system7_0_0_synth_1, system_my_timer_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_rst_ps7_0_50M_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_rst_ps7_0_50M_0_synth_1/runme.log
system_cal_gain_mult_0_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_cal_gain_mult_0_0_synth_1/runme.log
system_ADC_offset_to_fp_1_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_ADC_offset_to_fp_1_0_synth_1/runme.log
system_util_ds_buf_1_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_util_ds_buf_1_0_synth_1/runme.log
system_util_ds_buf_0_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_util_ds_buf_0_0_synth_1/runme.log
system_ADC_offset_to_fp_0_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_ADC_offset_to_fp_0_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_axi_gpio_0_0_synth_1/runme.log
system_ADC_REG_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_ADC_REG_0_synth_1/runme.log
system_cal_offset_sub_0_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_cal_offset_sub_0_0_synth_1/runme.log
system_ideal_gain_mult_0_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_ideal_gain_mult_0_0_synth_1/runme.log
system_cal_gain_mult_1_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_cal_gain_mult_1_0_synth_1/runme.log
system_cal_offset_sub_1_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_cal_offset_sub_1_0_synth_1/runme.log
system_offset_ADC_to_AXIS_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_offset_ADC_to_AXIS_0_synth_1/runme.log
system_ADC_cal_fp_constants_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_ADC_cal_fp_constants_0_synth_1/runme.log
system_AXIS_to_GPIO_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_AXIS_to_GPIO_0_synth_1/runme.log
system_ideal_offset_sub_1_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_ideal_offset_sub_1_0_synth_1/runme.log
system_ideal_offset_sub_0_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_ideal_offset_sub_0_0_synth_1/runme.log
system_ideal_gain_mult_1_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_ideal_gain_mult_1_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_processing_system7_0_0_synth_1/runme.log
system_my_timer_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_my_timer_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_auto_pc_0_synth_1/runme.log
synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/synth_1/runme.log
[Thu Jun 16 13:39:16 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 7565.129 ; gain = 134.930 ; free physical = 5625 ; free virtual = 17658
delete_bd_objs [get_bd_intf_nets ideal_offset_sub_0_M_AXIS_RESULT]
delete_bd_objs [get_bd_intf_nets cal_offset_sub_0_M_AXIS_RESULT]
connect_bd_intf_net [get_bd_intf_pins cal_offset_sub_0/M_AXIS_RESULT] [get_bd_intf_pins AXIS_to_GPIO/s_axis]
save_bd_design
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
CRITICAL WARNING: [BD 41-967] AXI interface pin /offset_ADC_to_AXIS/m_axis_a is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /offset_ADC_to_AXIS/m_axis_b is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_a is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_b is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_c is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_d is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_e is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_f is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_g is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /ADC_cal_fp_constants/m_axis_h is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /AXIS_to_GPIO/s_axis is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_1 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_1 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /ADC_offset_to_fp_0 A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /AXIS_to_GPIO/s_axis have been updated from connected ip, but BD cell '/AXIS_to_GPIO' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 24}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </AXIS_to_GPIO> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/my_timer/GP_IN

Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_a could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /offset_ADC_to_AXIS
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_b could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /offset_ADC_to_AXIS
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_a could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_b could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_c could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_d could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_e could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_f could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_g could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_h could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC_cal_fp_constants
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /AXIS_to_GPIO
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 6.418 MB.
INFO: [Common 17-344] 'config_ip_cache' was cancelled
1
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 16 14:16:57 2022] Launched synth_1...
Run output will be captured here: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/synth_1/runme.log
[Thu Jun 16 14:16:57 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7797.074 ; gain = 0.000 ; free physical = 5601 ; free virtual = 17660
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[2]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[3]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[4]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[5]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ADC_BLOCK/util_ds_buf_1/IBUF_OUT[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7860.082 ; gain = 0.000 ; free physical = 5076 ; free virtual = 17147
Restored from archive | CPU: 0.180000 secs | Memory: 3.463104 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7860.082 ; gain = 0.000 ; free physical = 5076 ; free virtual = 17147
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7860.082 ; gain = 0.000 ; free physical = 5076 ; free virtual = 17147
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  (Flop,Flop) => IDDR: 6 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 8127.336 ; gain = 330.262 ; free physical = 4906 ; free virtual = 17008
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:div_gen:5.1 div_gen_0
endgroup
add_files -norecurse /home/taylor/Documents/new_spgd/src/axi_cfg_register.v
/home/taylor/Documents/new_spgd/src/axi_cfg_register.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference axi_cfg_register axi_cfg_register
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_data_mux' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_ce_wire' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
/axi_cfg_register
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_cfg_register/s_axi} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cfg_register/s_axi]
Slave segment '/axi_cfg_register/s_axi/reg0' is being assigned into address space '/PS7/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
set_property offset 0x40000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_cfg_register_reg0}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_cfg_register_reg0}]
add_files -norecurse /home/taylor/Documents/new_spgd/src/cfg_to_gpio.v
/home/taylor/Documents/new_spgd/src/cfg_to_gpio.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference cfg_to_gpio cfg_to_gpio
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
/cfg_to_gpio
connect_bd_net [get_bd_pins cfg_to_gpio/cfg_data] [get_bd_pins axi_cfg_register/cfg_data]
delete_bd_objs [get_bd_nets AXIS_to_GPIO_GP_OUT]
connect_bd_net [get_bd_pins cfg_to_gpio/GP_OUT] [get_bd_pins PS7/gpio2_io_i]
regenerate_bd_layout
delete_bd_objs [get_bd_cells div_gen_0]
delete_bd_objs [get_bd_intf_nets offset_ADC_to_AXIS_m_axis_a] [get_bd_intf_nets ADC_offset_to_fp_0_M_AXIS_RESULT] [get_bd_cells ADC_offset_to_fp_0]
delete_bd_objs [get_bd_intf_nets offset_ADC_to_AXIS_m_axis_b] [get_bd_intf_nets ADC_offset_to_fp_1_M_AXIS_RESULT] [get_bd_cells ADC_offset_to_fp_1]
delete_bd_objs [get_bd_intf_nets ADC_cal_fp_constants_m_axis_e] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_a] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_b] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_c] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_d] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_f] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_g] [get_bd_intf_nets ADC_cal_fp_constants_m_axis_h] [get_bd_cells ADC_cal_fp_constants]
delete_bd_objs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 8761.574 ; gain = 0.000 ; free physical = 1111 ; free virtual = 16292
delete_bd_objs [get_bd_intf_nets cal_gain_mult_0_M_AXIS_RESULT] [get_bd_cells cal_gain_mult_0]
delete_bd_objs [get_bd_intf_nets ideal_gain_mult_0_M_AXIS_RESULT] [get_bd_cells ideal_gain_mult_0]
delete_bd_objs [get_bd_intf_nets cal_gain_mult_1_M_AXIS_RESULT] [get_bd_cells cal_gain_mult_1]
delete_bd_objs [get_bd_intf_nets cal_offset_sub_0_M_AXIS_RESULT] [get_bd_cells cal_offset_sub_0]
delete_bd_objs [get_bd_cells ideal_offset_sub_0]
delete_bd_objs [get_bd_intf_nets cal_offset_sub_1_M_AXIS_RESULT] [get_bd_cells cal_offset_sub_1]
delete_bd_objs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 8790.590 ; gain = 0.000 ; free physical = 1114 ; free virtual = 16296
delete_bd_objs [get_bd_intf_nets ideal_gain_mult_1_M_AXIS_RESULT] [get_bd_cells ideal_gain_mult_1]
delete_bd_objs [get_bd_cells AXIS_to_GPIO]
delete_bd_objs [get_bd_cells ideal_offset_sub_1]
regenerate_bd_layout
update_compile_order -fileset sources_1
regenerate_bd_layout
save_bd_design
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
CRITICAL WARNING: [BD 41-967] AXI interface pin /offset_ADC_to_AXIS/m_axis_a is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /offset_ADC_to_AXIS/m_axis_b is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-927] Following properties on pin /axi_cfg_register/aclk have been updated from connected ip, but BD cell '/axi_cfg_register' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_cfg_register> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/my_timer/GP_IN

Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cfg_register .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg_to_gpio .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = a458f946524ddaca; cache size = 6.418 MB.
[Mon Jun 20 12:45:51 2022] Launched system_cfg_to_gpio_0_synth_1, system_axi_cfg_register_0_synth_1, system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_cfg_to_gpio_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_cfg_to_gpio_0_synth_1/runme.log
system_axi_cfg_register_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_axi_cfg_register_0_synth_1/runme.log
system_xbar_0_synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_xbar_0_synth_1/runme.log
synth_1: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/synth_1/runme.log
[Mon Jun 20 12:45:52 2022] Launched impl_1...
Run output will be captured here: /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 8838.613 ; gain = 0.000 ; free physical = 968 ; free virtual = 16286
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:div_gen:5.1 div_gen_0
endgroup
set_property -dict [list CONFIG.dividend_and_quotient_width.VALUE_SRC USER CONFIG.divisor_width.VALUE_SRC USER] [get_bd_cells div_gen_0]
set_property -dict [list CONFIG.dividend_and_quotient_width {64} CONFIG.divisor_width {64} CONFIG.remainder_type {Fractional} CONFIG.latency_configuration {Manual} CONFIG.latency {1} CONFIG.fractional_width {64} CONFIG.latency {1}] [get_bd_cells div_gen_0]
can't use empty string as operand of "+"
can't use empty string as operand of "+"
can't use empty string as operand of "+"
can't use empty string as operand of "+"
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_width
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_remainder_fractwidth
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_remainder_fractwidth
can't use empty string as operand of "+"
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_width
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_remainder_fractwidth
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_remainder_fractwidth
can't use empty string as operand of "+"
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_width
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_remainder_fractwidth
ERROR: [xilinx.com:ip:div_gen:5.1-911] div_gen_0: M_AXIS_DOUT TDATA: Invalid value, , for format long returned from callback: ::ipgui_div_gen_0::vip_div_gen_0::updateDataType_M_AXIS_DOUT_TDATA_fract_remainder_fractwidth
can't use empty string as operand of "+"
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0
set_property -dict [list CONFIG.algorithm_type {Radix2} CONFIG.dividend_and_quotient_width {12} CONFIG.divisor_width {12} CONFIG.fractional_width {48} CONFIG.divisor_width {12} CONFIG.remainder_type {Fractional} CONFIG.latency {64}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
generate_target all [get_files  /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
export_ip_user_files -of_objects [get_files /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.ip_user_files/sim_scripts -ip_user_files_dir /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.ip_user_files -ipstatic_source_dir /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/modelsim} {questa=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/questa} {ies=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/ies} {xcelium=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/xcelium} {vcs=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/vcs} {riviera=/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
add_files PRNG.v
ERROR: [Vivado 12-172] File or Directory 'PRNG.v' does not exist
pwd
/home/taylor/Documents/new_spgd
cd src
add_files PRNG.v
/home/taylor/Documents/new_spgd/src/PRNG.v
add_files PRNG_tb.v
/home/taylor/Documents/new_spgd/src/PRNG_tb.v
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'offset_ADC_to_AXIS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj offset_ADC_to_AXIS_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/twos_to_ADC_offset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_to_ADC_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/offset_ADC_to_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module offset_ADC_to_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot offset_ADC_to_AXIS_behav xil_defaultlib.offset_ADC_to_AXIS xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot offset_ADC_to_AXIS_behav xil_defaultlib.offset_ADC_to_AXIS xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.twos_to_ADC_offset
Compiling module xil_defaultlib.offset_ADC_to_AXIS
Compiling module xil_defaultlib.glbl
Built simulation snapshot offset_ADC_to_AXIS_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/xsim.dir/offset_ADC_to_AXIS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/xsim.dir/offset_ADC_to_AXIS_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul  1 12:22:27 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  1 12:22:27 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "offset_ADC_to_AXIS_behav -key {Behavioral:sim_1:Functional:offset_ADC_to_AXIS} -tclbatch {offset_ADC_to_AXIS.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source offset_ADC_to_AXIS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'offset_ADC_to_AXIS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 9333.680 ; gain = 0.000 ; free physical = 152 ; free virtual = 14606
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
set_property top PRNG_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PRNG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj PRNG_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/PRNG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <CLT_RNG> not found while processing module instance <RNG_0> [/home/taylor/Documents/new_spgd/src/PRNG.v:20]
ERROR: [VRFC 10-2063] Module <gen_mult> not found while processing module instance <RNG_0_MULT> [/home/taylor/Documents/new_spgd/src/PRNG.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files LSFR.v
ERROR: [Vivado 12-172] File or Directory 'LSFR.v' does not exist
add_files LFSR.v
/home/taylor/Documents/new_spgd/src/LFSR.v
add_files gen_adder.v
/home/taylor/Documents/new_spgd/src/gen_adder.v
add_files gen_mult.v
/home/taylor/Documents/new_spgd/src/gen_mult.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PRNG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj PRNG_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/gen_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mult
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <CLT_RNG> not found while processing module instance <RNG_0> [/home/taylor/Documents/new_spgd/src/PRNG.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
add_files CLT_RNG.v
/home/taylor/Documents/new_spgd/src/CLT_RNG.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PRNG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj PRNG_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/CLT_RNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLT_RNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/gen_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:39]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:40]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:41]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_adder(IN_WIDTH=14,OUT_WIDTH=...
Compiling module xil_defaultlib.LFSR(OUT_WIDTH=14)
Compiling module xil_defaultlib.CLT_RNG
Compiling module xil_defaultlib.CLT_RNG(SEED1=222033391,SEED2=50...
Compiling module xil_defaultlib.gen_mult(DATA_WIDTH=64)
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.PRNG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRNG_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/xsim.dir/PRNG_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/xsim.dir/PRNG_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul  1 12:27:02 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  1 12:27:02 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRNG_tb_behav -key {Behavioral:sim_1:Functional:PRNG_tb} -tclbatch {PRNG_tb.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source PRNG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRNG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9453.508 ; gain = 0.000 ; free physical = 430 ; free virtual = 14569
update_compile_order -fileset sources_1
run all
$finish called at time : 5000010 ns : File "/home/taylor/Documents/new_spgd/src/PRNG_tb.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PRNG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj PRNG_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/CLT_RNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLT_RNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/gen_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/gen_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/PRNG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:39]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:40]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:41]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_adder(IN_WIDTH=14,OUT_WIDTH=...
Compiling module xil_defaultlib.LFSR(OUT_WIDTH=14)
Compiling module xil_defaultlib.CLT_RNG
Compiling module xil_defaultlib.CLT_RNG(SEED1=222033391,SEED2=50...
Compiling module xil_defaultlib.gen_mult(DATA_WIDTH=64)
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.PRNG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRNG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRNG_tb_behav -key {Behavioral:sim_1:Functional:PRNG_tb} -tclbatch {PRNG_tb.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source PRNG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRNG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9520.352 ; gain = 0.000 ; free physical = 939 ; free virtual = 15418
run all
$finish called at time : 5000010 ns : File "/home/taylor/Documents/new_spgd/src/PRNG_tb.v" Line 52
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PRNG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj PRNG_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/CLT_RNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLT_RNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/gen_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/gen_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/new_spgd/src/PRNG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e4636ba905f42569872f6c082dde961 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PRNG_tb_behav xil_defaultlib.PRNG_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:39]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:40]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:41]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 14 for port 'random' [/home/taylor/Documents/new_spgd/src/CLT_RNG.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_adder(IN_WIDTH=14,OUT_WIDTH=...
Compiling module xil_defaultlib.LFSR(OUT_WIDTH=14)
Compiling module xil_defaultlib.CLT_RNG
Compiling module xil_defaultlib.CLT_RNG(SEED1=222033391,SEED2=50...
Compiling module xil_defaultlib.gen_mult(DATA_WIDTH=64)
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.PRNG_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRNG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRNG_tb_behav -key {Behavioral:sim_1:Functional:PRNG_tb} -tclbatch {PRNG_tb.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source PRNG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRNG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9541.363 ; gain = 0.000 ; free physical = 919 ; free virtual = 15406
run all
$finish called at time : 5000010 ns : File "/home/taylor/Documents/new_spgd/src/PRNG_tb.v" Line 52
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  1 16:40:37 2022...
