vcom -93 -work ./work ../RISCV_ABS/tb/clk_gen.vhd
vcom -93 -work ./work ../RISCV_ABS/tb/data_memory.vhd
vcom -93 -work ./work ../RISCV_ABS/tb/instruction_memory.vhd
vlog -work ./work ../RISCV_ABS/tb/RISCV_tb.v
vlog -work ./work ../netlist_syn/RISCV.v
vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /RISCV_tb/UUT=../netlist_syn/RISCV.sdf work.RISCV_tb
vcd file ../vcd/RISCV_syn.vcd
vcd add /RISCV_tb/UUT/*
add wave sim:/RISCV_tb/*
add wave sim:/RISCV_tb/UUT/b2v_registers_inst/registers_array
add wave sim:/RISCV_tb/DM/memory_array
run 2 us
