vhdtdtfi -lib work C:/Verilog/CPU_19Bit_Draft1/Deco_4X16.v -lang verilog -prj CPU_19Bit_Draft1 -o Deco_4X16.spl -module Deco_4X16 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 Deco_4X16.spl C:/Verilog/CPU_19Bit_Draft1/Deco_4X16.sym 
vhdtdtfi -lang verilog -prj CPU_19Bit_Draft1 -o C:/Verilog/CPU_19Bit_Draft1/Deco_4X16.tfi -lib work C:/Verilog/CPU_19Bit_Draft1//Deco_4X16.v -module Deco_4X16 -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj CPU_19Bit_Draft1 -o C:/Verilog/CPU_19Bit_Draft1/Deco_4X16.tfi -lib work C:/Verilog/CPU_19Bit_Draft1//Deco_4X16.v -module Deco_4X16 -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
