(declare-fun temp826_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp826_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp826_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp826_4 () (_ BitVec 64))
(declare-fun temp826_5 () (_ BitVec 64))
(declare-fun temp826_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp826_7 () (_ BitVec 64))
(declare-fun temp826_8 () (_ BitVec 64))
(declare-fun temp826_9 () (_ BitVec 64))
(declare-fun temp826_10 () (_ BitVec 64))
(declare-fun temp826_11 () (_ BitVec 64))
(declare-fun temp826_12 () (_ BitVec 64))
(declare-fun temp826_13 () (_ BitVec 64))
(declare-fun temp826_14 () (_ BitVec 64))
(declare-fun temp826_15 () (_ BitVec 64))
(declare-fun temp826_16 () (_ BitVec 64))
(declare-fun temp826_17 () (_ BitVec 64))
(declare-fun temp826_18 () (_ BitVec 64))
(declare-fun temp826_19 () (_ BitVec 64))
(declare-fun temp826_20 () (_ BitVec 64))
(declare-fun temp826_21 () (_ BitVec 64))
(declare-fun temp826_22 () (_ BitVec 64))
(declare-fun temp826_23 () (_ BitVec 64))
(declare-fun temp826_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp826_25 () (_ BitVec 64))
(declare-fun var4003261 () (_ BitVec 64))
(declare-fun var4003273 () (_ BitVec 64))
(assert (= temp826_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp826_1)))
(assert (= temp826_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp826_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp826_3 #xffffffffffffffff))
(assert (= var71509 temp826_3))
(assert (= temp826_4 #x0000000000000000))
(assert (= temp826_5 temp826_4))
(assert (= temp826_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp826_5)))
(assert (= temp826_7 #x0000000000000001))
(assert (= temp826_8 temp826_7))
(assert (= temp826_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp826_8)))
(assert (= temp826_10 #x0000000000000002))
(assert (= temp826_11 temp826_10))
(assert (= temp826_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp826_11)))
(assert (= temp826_13 #x0000000000000003))
(assert (= temp826_14 temp826_13))
(assert (= temp826_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp826_14)))
(assert (= temp826_16 #x0000000000000004))
(assert (= temp826_17 temp826_16))
(assert (= temp826_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp826_17)))
(assert (= temp826_19 #x0000000000000005))
(assert (= temp826_20 temp826_19))
(assert (= temp826_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp826_20)))
(assert (= temp826_22 #x0000000000000000))
(assert (= temp826_23
   (ite (bvslt var71509 temp826_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp826_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp826_23)))
(assert (= var75972 temp826_24))
(assert (bvslt (ite (bvslt var71509 temp826_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp826_25 #x0000000000000001))
(assert (= var4003261 temp826_25))
(assert (= var4003273 var4003261))
(model-add temp826_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp826_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp826_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp826_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp826_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp826_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp826_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp826_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp826_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp826_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp826_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp826_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp826_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp826_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp826_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp826_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp826_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp826_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp826_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp826_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp826_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp826_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp826_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp826_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp826_25 () (_ BitVec 64) #x0000000000000001)
(model-add var4003261 () (_ BitVec 64) #x0000000000000001)
(model-add var4003273 () (_ BitVec 64) #x0000000000000001)






