#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Apr 11 18:33:56 2014
# Process ID: 4544
# Log file: C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp' for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Project 1-491] No black box instances found for design checkpoint 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp'.
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4544-MININT-VV401LP/dcp_2/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4544-MININT-VV401LP/dcp_2/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4544-MININT-VV401LP/dcp/leon3mp.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4544-MININT-VV401LP/dcp/leon3mp.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4544-MININT-VV401LP/dcp_2/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4544-MININT-VV401LP/dcp_2/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 736.609 ; gain = 435.523
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.898 . Memory (MB): peak = 739.613 ; gain = 2.941

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16ade783a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 762.879 ; gain = 23.266

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 357 cells.
Phase 2 Constant Propagation | Checksum: 2a7d2cf4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 762.879 ; gain = 23.266

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1871 unconnected nets.
INFO: [Opt 31-11] Eliminated 271 unconnected cells.
Phase 3 Sweep | Checksum: f3174b10

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 762.879 ; gain = 23.266
Ending Logic Optimization Task | Checksum: f3174b10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 762.879 ; gain = 23.266
Implement Debug Cores | Checksum: 1b9456a75
Logic Optimization | Checksum: 1b9456a75

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: f3174b10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 763.262 ; gain = 0.383
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 19d4c060e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 894.668 ; gain = 131.789
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 894.668 ; gain = 158.059
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 894.668 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 894.668 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 24 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 196ab9abe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 196ab9abe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 196ab9abe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1ddbe76bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus jb are not locked:  'jb[3]'  'jb[4]'  'jb[5]'  'jb[6]'  'jb[7]' 
WARNING: [Place 30-568] A LUT 'apb0/sLED_reg[15]_i_1' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	io0/sLED_reg[14] {LDCE}
	io0/sLED_reg[13] {LDCE}
	io0/sLED_reg[12] {LDCE}
	io0/sLED_reg[11] {LDCE}
	io0/sLED_reg[10] {LDCE}
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_11713_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[30] {LDCE}
	adderahb_if/hrdata_reg[29] {LDCE}
	adderahb_if/hrdata_reg[28] {LDCE}
	adderahb_if/hrdata_reg[27] {LDCE}
	adderahb_if/hrdata_reg[26] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 1ddbe76bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1ddbe76bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18660004a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 213aa1247

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 1a299b438

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1a299b438

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 13c926cb1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 13c926cb1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 13c926cb1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13c926cb1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 213740628

Time (s): cpu = 00:03:58 ; elapsed = 00:04:01 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 213740628

Time (s): cpu = 00:03:59 ; elapsed = 00:04:01 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 94c0b921

Time (s): cpu = 00:04:19 ; elapsed = 00:04:19 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16c353308

Time (s): cpu = 00:04:20 ; elapsed = 00:04:20 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 12d139586

Time (s): cpu = 00:04:28 ; elapsed = 00:04:28 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 179946ce0

Time (s): cpu = 00:04:51 ; elapsed = 00:04:51 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 179946ce0

Time (s): cpu = 00:04:53 ; elapsed = 00:04:53 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 179946ce0

Time (s): cpu = 00:04:53 ; elapsed = 00:04:53 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 16afd7f82

Time (s): cpu = 00:04:54 ; elapsed = 00:04:54 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1e7b40b63

Time (s): cpu = 00:05:11 ; elapsed = 00:05:10 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 1e7b40b63

Time (s): cpu = 00:05:11 ; elapsed = 00:05:10 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1e7b40b63

Time (s): cpu = 00:05:11 ; elapsed = 00:05:11 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1e7b40b63

Time (s): cpu = 00:05:11 ; elapsed = 00:05:11 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1b2e07471

Time (s): cpu = 00:05:24 ; elapsed = 00:05:23 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1b2e07471

Time (s): cpu = 00:05:24 ; elapsed = 00:05:23 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1b2e07471

Time (s): cpu = 00:05:24 ; elapsed = 00:05:24 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.675  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1b2e07471

Time (s): cpu = 00:05:47 ; elapsed = 00:05:44 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1b2e07471

Time (s): cpu = 00:05:49 ; elapsed = 00:05:45 . Memory (MB): peak = 894.668 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 11c9257cb

Time (s): cpu = 00:05:49 ; elapsed = 00:05:45 . Memory (MB): peak = 894.668 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11c9257cb

Time (s): cpu = 00:05:50 ; elapsed = 00:05:46 . Memory (MB): peak = 894.668 ; gain = 0.000
Ending Placer Task | Checksum: 9efc282e

Time (s): cpu = 00:00:00 ; elapsed = 00:05:46 . Memory (MB): peak = 894.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:53 ; elapsed = 00:05:48 . Memory (MB): peak = 894.668 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 894.668 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 894.668 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 894.668 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 105036fb5

Time (s): cpu = 00:04:05 ; elapsed = 00:01:42 . Memory (MB): peak = 1032.551 ; gain = 137.883
Phase 1 Build RT Design | Checksum: e8e172e5

Time (s): cpu = 00:04:06 ; elapsed = 00:01:43 . Memory (MB): peak = 1032.551 ; gain = 137.883

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e8e172e5

Time (s): cpu = 00:04:07 ; elapsed = 00:01:44 . Memory (MB): peak = 1032.551 ; gain = 137.883

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: e8e172e5

Time (s): cpu = 00:04:08 ; elapsed = 00:01:45 . Memory (MB): peak = 1032.551 ; gain = 137.883

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 4255b47b

Time (s): cpu = 00:04:10 ; elapsed = 00:01:47 . Memory (MB): peak = 1054.027 ; gain = 159.359

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 108e2489b

Time (s): cpu = 00:04:10 ; elapsed = 00:01:47 . Memory (MB): peak = 1054.027 ; gain = 159.359

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 108e2489b

Time (s): cpu = 00:04:38 ; elapsed = 00:02:13 . Memory (MB): peak = 1059.965 ; gain = 165.297
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 108e2489b

Time (s): cpu = 00:04:38 ; elapsed = 00:02:13 . Memory (MB): peak = 1059.965 ; gain = 165.297
Phase 2.5 Update Timing | Checksum: 108e2489b

Time (s): cpu = 00:04:38 ; elapsed = 00:02:13 . Memory (MB): peak = 1059.965 ; gain = 165.297
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.66  | TNS=-49.9  | WHS=-1.78  | THS=-2.35e+03|


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 108e2489b

Time (s): cpu = 00:04:51 ; elapsed = 00:02:25 . Memory (MB): peak = 1060.504 ; gain = 165.836
Phase 2 Router Initialization | Checksum: 108e2489b

Time (s): cpu = 00:04:51 ; elapsed = 00:02:25 . Memory (MB): peak = 1060.504 ; gain = 165.836

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 468d6158

Time (s): cpu = 00:05:12 ; elapsed = 00:02:41 . Memory (MB): peak = 1066.340 ; gain = 171.672

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2722
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 11413d63d

Time (s): cpu = 00:05:48 ; elapsed = 00:03:12 . Memory (MB): peak = 1066.340 ; gain = 171.672

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 11413d63d

Time (s): cpu = 00:05:56 ; elapsed = 00:03:19 . Memory (MB): peak = 1066.340 ; gain = 171.672
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.53  | TNS=-43    | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 12c1aaca8

Time (s): cpu = 00:05:57 ; elapsed = 00:03:19 . Memory (MB): peak = 1066.340 ; gain = 171.672

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 153f8906a

Time (s): cpu = 00:05:58 ; elapsed = 00:03:20 . Memory (MB): peak = 1066.340 ; gain = 171.672

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 153f8906a

Time (s): cpu = 00:06:00 ; elapsed = 00:03:23 . Memory (MB): peak = 1067.730 ; gain = 173.063
Phase 4.1.4 GlobIterForTiming | Checksum: 10e5e03b0

Time (s): cpu = 00:06:01 ; elapsed = 00:03:23 . Memory (MB): peak = 1067.730 ; gain = 173.063
Phase 4.1 Global Iteration 0 | Checksum: 10e5e03b0

Time (s): cpu = 00:06:01 ; elapsed = 00:03:23 . Memory (MB): peak = 1067.730 ; gain = 173.063

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 140b823f6

Time (s): cpu = 00:06:03 ; elapsed = 00:03:26 . Memory (MB): peak = 1067.730 ; gain = 173.063

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 140b823f6

Time (s): cpu = 00:06:04 ; elapsed = 00:03:26 . Memory (MB): peak = 1067.730 ; gain = 173.063
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.56  | TNS=-37.3  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fe6648c2

Time (s): cpu = 00:06:04 ; elapsed = 00:03:27 . Memory (MB): peak = 1067.730 ; gain = 173.063
Phase 4 Rip-up And Reroute | Checksum: fe6648c2

Time (s): cpu = 00:06:04 ; elapsed = 00:03:27 . Memory (MB): peak = 1067.730 ; gain = 173.063

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: fe6648c2

Time (s): cpu = 00:06:08 ; elapsed = 00:03:31 . Memory (MB): peak = 1067.730 ; gain = 173.063
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.53  | TNS=-43    | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: c6358624

Time (s): cpu = 00:06:09 ; elapsed = 00:03:33 . Memory (MB): peak = 1067.730 ; gain = 173.063

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c6358624

Time (s): cpu = 00:06:16 ; elapsed = 00:03:39 . Memory (MB): peak = 1067.730 ; gain = 173.063
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.53  | TNS=-42.8  | WHS=0.043  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: c6358624

Time (s): cpu = 00:06:17 ; elapsed = 00:03:39 . Memory (MB): peak = 1067.730 ; gain = 173.063
Phase 6 Post Hold Fix | Checksum: c6358624

Time (s): cpu = 00:06:17 ; elapsed = 00:03:39 . Memory (MB): peak = 1067.730 ; gain = 173.063

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.53802 %
  Global Horizontal Routing Utilization  = 5.61118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: c6358624

Time (s): cpu = 00:06:18 ; elapsed = 00:03:40 . Memory (MB): peak = 1067.730 ; gain = 173.063

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 12979e400

Time (s): cpu = 00:06:23 ; elapsed = 00:03:46 . Memory (MB): peak = 1067.730 ; gain = 173.063

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.528 | TNS=-41.883| WHS=0.044  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 12979e400

Time (s): cpu = 00:06:50 ; elapsed = 00:04:09 . Memory (MB): peak = 1067.730 ; gain = 173.063
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 12979e400

Time (s): cpu = 00:00:00 ; elapsed = 00:04:09 . Memory (MB): peak = 1067.730 ; gain = 173.063

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:04:09 . Memory (MB): peak = 1067.730 ; gain = 173.063
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:00 ; elapsed = 00:04:16 . Memory (MB): peak = 1067.730 ; gain = 173.063
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1067.730 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:45 ; elapsed = 00:01:40 . Memory (MB): peak = 1067.730 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1067.730 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1067.730 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1067.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 18:48:18 2014...
#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Apr 11 18:49:45 2014
# Process ID: 6244
# Log file: C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Command: open_checkpoint leon3mp_routed.dcp
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-6244-MININT-VV401LP/dcp/leon3mp_early.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-6244-MININT-VV401LP/dcp/leon3mp_early.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-6244-MININT-VV401LP/dcp/leon3mp.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-6244-MININT-VV401LP/dcp/leon3mp.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 743.852 ; gain = 10.320
Restoring placement.
Restored 4856 out of 4856 XDEF sites from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 752.465 ; gain = 451.727
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 44 Warnings, 7 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 997.133 ; gain = 244.668
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 18:52:43 2014...
