#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd7c6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd7c360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xdab8c0 .functor NOT 1, L_0xdd99f0, C4<0>, C4<0>, C4<0>;
L_0xdd97d0 .functor XOR 2, L_0xdd9690, L_0xdd9730, C4<00>, C4<00>;
L_0xdd98e0 .functor XOR 2, L_0xdd97d0, L_0xdd9840, C4<00>, C4<00>;
v0xdd4760_0 .net "Y2_dut", 0 0, L_0xdd7010;  1 drivers
v0xdd4820_0 .net "Y2_ref", 0 0, L_0xd96fe0;  1 drivers
v0xdd48c0_0 .net "Y4_dut", 0 0, L_0xdd9530;  1 drivers
v0xdd4990_0 .net "Y4_ref", 0 0, L_0xdd5d30;  1 drivers
v0xdd4a60_0 .net *"_ivl_10", 1 0, L_0xdd9840;  1 drivers
v0xdd4b50_0 .net *"_ivl_12", 1 0, L_0xdd98e0;  1 drivers
v0xdd4bf0_0 .net *"_ivl_2", 1 0, L_0xdd8f80;  1 drivers
v0xdd4cb0_0 .net *"_ivl_4", 1 0, L_0xdd9690;  1 drivers
v0xdd4d90_0 .net *"_ivl_6", 1 0, L_0xdd9730;  1 drivers
v0xdd4e70_0 .net *"_ivl_8", 1 0, L_0xdd97d0;  1 drivers
v0xdd4f50_0 .var "clk", 0 0;
v0xdd4ff0_0 .var/2u "stats1", 223 0;
v0xdd50b0_0 .var/2u "strobe", 0 0;
v0xdd5170_0 .net "tb_match", 0 0, L_0xdd99f0;  1 drivers
v0xdd5240_0 .net "tb_mismatch", 0 0, L_0xdab8c0;  1 drivers
v0xdd52e0_0 .net "w", 0 0, v0xdd10f0_0;  1 drivers
v0xdd5380_0 .net "y", 6 1, v0xdd1190_0;  1 drivers
L_0xdd8f80 .concat [ 1 1 0 0], L_0xdd5d30, L_0xd96fe0;
L_0xdd9690 .concat [ 1 1 0 0], L_0xdd5d30, L_0xd96fe0;
L_0xdd9730 .concat [ 1 1 0 0], L_0xdd9530, L_0xdd7010;
L_0xdd9840 .concat [ 1 1 0 0], L_0xdd5d30, L_0xd96fe0;
L_0xdd99f0 .cmp/eeq 2, L_0xdd8f80, L_0xdd98e0;
S_0xd96310 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xd7c360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0xd80a50 .functor NOT 1, v0xdd10f0_0, C4<0>, C4<0>, C4<0>;
L_0xd96fe0 .functor AND 1, L_0xdd5490, L_0xd80a50, C4<1>, C4<1>;
L_0xdab930 .functor OR 1, L_0xdd5680, L_0xdd5720, C4<0>, C4<0>;
L_0xdd5930 .functor OR 1, L_0xdab930, L_0xdd5860, C4<0>, C4<0>;
L_0xdd5c20 .functor OR 1, L_0xdd5930, L_0xdd5a70, C4<0>, C4<0>;
L_0xdd5d30 .functor AND 1, L_0xdd5c20, v0xdd10f0_0, C4<1>, C4<1>;
v0xdaba30_0 .net "Y2", 0 0, L_0xd96fe0;  alias, 1 drivers
v0xdabad0_0 .net "Y4", 0 0, L_0xdd5d30;  alias, 1 drivers
v0xd80b60_0 .net *"_ivl_1", 0 0, L_0xdd5490;  1 drivers
v0xd80c30_0 .net *"_ivl_10", 0 0, L_0xdab930;  1 drivers
v0xdd0100_0 .net *"_ivl_13", 0 0, L_0xdd5860;  1 drivers
v0xdd0230_0 .net *"_ivl_14", 0 0, L_0xdd5930;  1 drivers
v0xdd0310_0 .net *"_ivl_17", 0 0, L_0xdd5a70;  1 drivers
v0xdd03f0_0 .net *"_ivl_18", 0 0, L_0xdd5c20;  1 drivers
v0xdd04d0_0 .net *"_ivl_2", 0 0, L_0xd80a50;  1 drivers
v0xdd0640_0 .net *"_ivl_7", 0 0, L_0xdd5680;  1 drivers
v0xdd0720_0 .net *"_ivl_9", 0 0, L_0xdd5720;  1 drivers
v0xdd0800_0 .net "w", 0 0, v0xdd10f0_0;  alias, 1 drivers
v0xdd08c0_0 .net "y", 6 1, v0xdd1190_0;  alias, 1 drivers
L_0xdd5490 .part v0xdd1190_0, 0, 1;
L_0xdd5680 .part v0xdd1190_0, 1, 1;
L_0xdd5720 .part v0xdd1190_0, 2, 1;
L_0xdd5860 .part v0xdd1190_0, 4, 1;
L_0xdd5a70 .part v0xdd1190_0, 5, 1;
S_0xdd0a20 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xd7c360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xdd0c80_0 .net "clk", 0 0, v0xdd4f50_0;  1 drivers
v0xdd0d60_0 .var/2s "errored1", 31 0;
v0xdd0e40_0 .var/2s "onehot_error", 31 0;
v0xdd0f00_0 .net "tb_match", 0 0, L_0xdd99f0;  alias, 1 drivers
v0xdd0fc0_0 .var/2s "temp", 31 0;
v0xdd10f0_0 .var "w", 0 0;
v0xdd1190_0 .var "y", 6 1;
E_0xd90600/0 .event negedge, v0xdd0c80_0;
E_0xd90600/1 .event posedge, v0xdd0c80_0;
E_0xd90600 .event/or E_0xd90600/0, E_0xd90600/1;
S_0xdd1290 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xd7c360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0xdd61d0 .functor AND 1, L_0xdd5f20, L_0xdd60b0, C4<1>, C4<1>;
L_0xdd6550 .functor AND 1, L_0xdd62e0, L_0xdd6460, C4<1>, C4<1>;
L_0xdd6840 .functor AND 1, L_0xdd6550, L_0xdd6750, C4<1>, C4<1>;
L_0xdd6950 .functor AND 1, L_0xdd6840, v0xdd10f0_0, C4<1>, C4<1>;
L_0xdd6a40 .functor OR 1, L_0xdd61d0, L_0xdd6950, C4<0>, C4<0>;
L_0xdd6e00 .functor AND 1, L_0xdd6b50, L_0xdd6cf0, C4<1>, C4<1>;
L_0xdd6f50 .functor AND 1, L_0xdd6e00, v0xdd10f0_0, C4<1>, C4<1>;
L_0xdd7010 .functor OR 1, L_0xdd6a40, L_0xdd6f50, C4<0>, C4<0>;
L_0xdd6d90 .functor AND 1, L_0xdd7470, L_0xdd7680, C4<1>, C4<1>;
L_0xdd7b70 .functor AND 1, L_0xdd7940, L_0xdd7ad0, C4<1>, C4<1>;
L_0xdd7e30 .functor AND 1, L_0xdd7b70, L_0xdd7a30, C4<1>, C4<1>;
L_0xdd7f40 .functor AND 1, L_0xdd7e30, v0xdd10f0_0, C4<1>, C4<1>;
L_0xdd8070 .functor OR 1, L_0xdd6d90, L_0xdd7f40, C4<0>, C4<0>;
L_0xdd8380 .functor AND 1, L_0xdd8180, L_0xdd82e0, C4<1>, C4<1>;
L_0xdd8000 .functor AND 1, L_0xdd8380, L_0xdd8680, C4<1>, C4<1>;
L_0xdd8810 .functor AND 1, L_0xdd8000, v0xdd10f0_0, C4<1>, C4<1>;
L_0xdd8960 .functor OR 1, L_0xdd8070, L_0xdd8810, C4<0>, C4<0>;
L_0xdd8e70 .functor AND 1, L_0xdd8a70, L_0xdd8c90, C4<1>, C4<1>;
L_0xdd92b0 .functor AND 1, L_0xdd8e70, L_0xdd90c0, C4<1>, C4<1>;
L_0xdd93c0 .functor AND 1, L_0xdd92b0, v0xdd10f0_0, C4<1>, C4<1>;
L_0xdd9530 .functor OR 1, L_0xdd8960, L_0xdd93c0, C4<0>, C4<0>;
v0xdd1530_0 .net "Y2", 0 0, L_0xdd7010;  alias, 1 drivers
v0xdd15f0_0 .net "Y4", 0 0, L_0xdd9530;  alias, 1 drivers
v0xdd16b0_0 .net *"_ivl_1", 0 0, L_0xdd5e80;  1 drivers
v0xdd17a0_0 .net *"_ivl_11", 0 0, L_0xdd62e0;  1 drivers
v0xdd1880_0 .net *"_ivl_13", 0 0, L_0xdd6380;  1 drivers
v0xdd19b0_0 .net *"_ivl_15", 0 0, L_0xdd6460;  1 drivers
v0xdd1a70_0 .net *"_ivl_16", 0 0, L_0xdd6550;  1 drivers
v0xdd1b50_0 .net *"_ivl_19", 0 0, L_0xdd6660;  1 drivers
v0xdd1c30_0 .net *"_ivl_21", 0 0, L_0xdd6750;  1 drivers
v0xdd1d80_0 .net *"_ivl_22", 0 0, L_0xdd6840;  1 drivers
v0xdd1e60_0 .net *"_ivl_24", 0 0, L_0xdd6950;  1 drivers
v0xdd1f40_0 .net *"_ivl_26", 0 0, L_0xdd6a40;  1 drivers
v0xdd2020_0 .net *"_ivl_29", 0 0, L_0xdd6b50;  1 drivers
v0xdd2100_0 .net *"_ivl_3", 0 0, L_0xdd5f20;  1 drivers
v0xdd21c0_0 .net *"_ivl_31", 0 0, L_0xdd6c50;  1 drivers
v0xdd22a0_0 .net *"_ivl_33", 0 0, L_0xdd6cf0;  1 drivers
v0xdd2360_0 .net *"_ivl_34", 0 0, L_0xdd6e00;  1 drivers
v0xdd2440_0 .net *"_ivl_36", 0 0, L_0xdd6f50;  1 drivers
v0xdd2520_0 .net *"_ivl_41", 0 0, L_0xdd71c0;  1 drivers
v0xdd2600_0 .net *"_ivl_43", 0 0, L_0xdd7470;  1 drivers
v0xdd26c0_0 .net *"_ivl_45", 0 0, L_0xdd75e0;  1 drivers
v0xdd27a0_0 .net *"_ivl_47", 0 0, L_0xdd7680;  1 drivers
v0xdd2860_0 .net *"_ivl_48", 0 0, L_0xdd6d90;  1 drivers
v0xdd2940_0 .net *"_ivl_5", 0 0, L_0xdd6010;  1 drivers
v0xdd2a20_0 .net *"_ivl_51", 0 0, L_0xdd78a0;  1 drivers
v0xdd2b00_0 .net *"_ivl_53", 0 0, L_0xdd7940;  1 drivers
v0xdd2bc0_0 .net *"_ivl_55", 0 0, L_0xdd7ad0;  1 drivers
v0xdd2ca0_0 .net *"_ivl_56", 0 0, L_0xdd7b70;  1 drivers
v0xdd2d80_0 .net *"_ivl_59", 0 0, L_0xdd7ce0;  1 drivers
v0xdd2e60_0 .net *"_ivl_61", 0 0, L_0xdd7a30;  1 drivers
v0xdd2f20_0 .net *"_ivl_62", 0 0, L_0xdd7e30;  1 drivers
v0xdd3000_0 .net *"_ivl_64", 0 0, L_0xdd7f40;  1 drivers
v0xdd30e0_0 .net *"_ivl_66", 0 0, L_0xdd8070;  1 drivers
v0xdd33d0_0 .net *"_ivl_69", 0 0, L_0xdd8180;  1 drivers
v0xdd34b0_0 .net *"_ivl_7", 0 0, L_0xdd60b0;  1 drivers
v0xdd3570_0 .net *"_ivl_71", 0 0, L_0xdd82e0;  1 drivers
v0xdd3650_0 .net *"_ivl_72", 0 0, L_0xdd8380;  1 drivers
v0xdd3730_0 .net *"_ivl_75", 0 0, L_0xdd8510;  1 drivers
v0xdd3810_0 .net *"_ivl_77", 0 0, L_0xdd8680;  1 drivers
v0xdd38d0_0 .net *"_ivl_78", 0 0, L_0xdd8000;  1 drivers
v0xdd39b0_0 .net *"_ivl_8", 0 0, L_0xdd61d0;  1 drivers
v0xdd3a90_0 .net *"_ivl_80", 0 0, L_0xdd8810;  1 drivers
v0xdd3b70_0 .net *"_ivl_82", 0 0, L_0xdd8960;  1 drivers
v0xdd3c50_0 .net *"_ivl_85", 0 0, L_0xdd8a70;  1 drivers
v0xdd3d30_0 .net *"_ivl_87", 0 0, L_0xdd8bf0;  1 drivers
v0xdd3e10_0 .net *"_ivl_89", 0 0, L_0xdd8c90;  1 drivers
v0xdd3ed0_0 .net *"_ivl_90", 0 0, L_0xdd8e70;  1 drivers
v0xdd3fb0_0 .net *"_ivl_93", 0 0, L_0xdd9020;  1 drivers
v0xdd4090_0 .net *"_ivl_95", 0 0, L_0xdd90c0;  1 drivers
v0xdd4150_0 .net *"_ivl_96", 0 0, L_0xdd92b0;  1 drivers
v0xdd4230_0 .net *"_ivl_98", 0 0, L_0xdd93c0;  1 drivers
v0xdd4310_0 .net "w", 0 0, v0xdd10f0_0;  alias, 1 drivers
v0xdd43b0_0 .net "y", 6 1, v0xdd1190_0;  alias, 1 drivers
L_0xdd5e80 .part v0xdd1190_0, 5, 1;
L_0xdd5f20 .reduce/nor L_0xdd5e80;
L_0xdd6010 .part v0xdd1190_0, 1, 1;
L_0xdd60b0 .reduce/nor L_0xdd6010;
L_0xdd62e0 .part v0xdd1190_0, 5, 1;
L_0xdd6380 .part v0xdd1190_0, 4, 1;
L_0xdd6460 .reduce/nor L_0xdd6380;
L_0xdd6660 .part v0xdd1190_0, 3, 1;
L_0xdd6750 .reduce/nor L_0xdd6660;
L_0xdd6b50 .part v0xdd1190_0, 3, 1;
L_0xdd6c50 .part v0xdd1190_0, 1, 1;
L_0xdd6cf0 .reduce/nor L_0xdd6c50;
L_0xdd71c0 .part v0xdd1190_0, 0, 1;
L_0xdd7470 .reduce/nor L_0xdd71c0;
L_0xdd75e0 .part v0xdd1190_0, 2, 1;
L_0xdd7680 .reduce/nor L_0xdd75e0;
L_0xdd78a0 .part v0xdd1190_0, 5, 1;
L_0xdd7940 .reduce/nor L_0xdd78a0;
L_0xdd7ad0 .part v0xdd1190_0, 4, 1;
L_0xdd7ce0 .part v0xdd1190_0, 3, 1;
L_0xdd7a30 .reduce/nor L_0xdd7ce0;
L_0xdd8180 .part v0xdd1190_0, 5, 1;
L_0xdd82e0 .part v0xdd1190_0, 4, 1;
L_0xdd8510 .part v0xdd1190_0, 3, 1;
L_0xdd8680 .reduce/nor L_0xdd8510;
L_0xdd8a70 .part v0xdd1190_0, 3, 1;
L_0xdd8bf0 .part v0xdd1190_0, 2, 1;
L_0xdd8c90 .reduce/nor L_0xdd8bf0;
L_0xdd9020 .part v0xdd1190_0, 1, 1;
L_0xdd90c0 .reduce/nor L_0xdd9020;
S_0xdd4540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xd7c360;
 .timescale -12 -12;
E_0xd90150 .event anyedge, v0xdd50b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdd50b0_0;
    %nor/r;
    %assign/vec4 v0xdd50b0_0, 0;
    %wait E_0xd90150;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdd0a20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdd0d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdd0e40_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xdd0a20;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd90600;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xdd1190_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xdd10f0_0, 0;
    %load/vec4 v0xdd0f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd0e40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xdd0e40_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdd0d60_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd90600;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xdd0fc0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xdd0fc0_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0xdd0fc0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xdd0fc0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xdd0fc0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xdd0fc0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0xdd1190_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xdd10f0_0, 0;
    %load/vec4 v0xdd0f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd0d60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xdd0d60_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xdd0e40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xdd0d60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xdd0e40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xdd0d60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xd7c360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd4f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd50b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd7c360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xdd4f50_0;
    %inv;
    %store/vec4 v0xdd4f50_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xd7c360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdd0c80_0, v0xdd5240_0, v0xdd5380_0, v0xdd52e0_0, v0xdd4820_0, v0xdd4760_0, v0xdd4990_0, v0xdd48c0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd7c360;
T_6 ;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xd7c360;
T_7 ;
    %wait E_0xd90600;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd4ff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4ff0_0, 4, 32;
    %load/vec4 v0xdd5170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4ff0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd4ff0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4ff0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xdd4820_0;
    %load/vec4 v0xdd4820_0;
    %load/vec4 v0xdd4760_0;
    %xor;
    %load/vec4 v0xdd4820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4ff0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4ff0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xdd4990_0;
    %load/vec4 v0xdd4990_0;
    %load/vec4 v0xdd48c0_0;
    %xor;
    %load/vec4 v0xdd4990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4ff0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xdd4ff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4ff0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q6c/iter0/response50/top_module.sv";
