// Seed: 3991788488
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri id_7,
    input wire id_8,
    output wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output uwire id_14,
    output supply0 id_15,
    input tri0 id_16
);
  assign id_14#(.id_8(1)) = -1 ? id_8 : $clog2(7);
  ;
  always @(negedge id_4) deassign id_1;
  assign id_6 = id_16;
endmodule
module module_1 #(
    parameter id_17 = 32'd77
) (
    output wand id_0,
    input tri0 id_1,
    output wand id_2,
    output wire id_3,
    output wor id_4,
    output supply0 id_5,
    output wand id_6,
    input tri1 id_7,
    input wand id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wor id_11,
    output supply0 id_12,
    output supply0 id_13,
    output supply0 id_14,
    input wor id_15,
    input wire id_16,
    output tri1 _id_17,
    output wor id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21,
    output supply0 id_22
);
  logic [-1 : id_17] id_24;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_2,
      id_6,
      id_11,
      id_20,
      id_13,
      id_11,
      id_10,
      id_6,
      id_11,
      id_8,
      id_7,
      id_20,
      id_6,
      id_0,
      id_10
  );
endmodule
