{
  "questions": [
    {
      "question": "Which hardware description language (HDL) is widely used for modeling and describing digital circuits at the Register Transfer Level (RTL) for chip design?",
      "options": [
        "Python",
        "C#",
        "Java",
        "Verilog",
        "Assembly"
      ],
      "correct": 3
    },
    {
      "question": "In a Central Processing Unit (CPU), which component is primarily responsible for performing arithmetic operations (like addition, subtraction) and logical operations (like AND, OR) on data?",
      "options": [
        "Control Unit",
        "Memory Management Unit (MMU)",
        "Arithmetic Logic Unit (ALU)",
        "Cache Memory",
        "Input/Output (I/O) Controller"
      ],
      "correct": 2
    },
    {
      "question": "Which step in the physical design flow of an Application-Specific Integrated Circuit (ASIC) involves assigning specific locations on the silicon die for each logic gate or macro block, followed by connecting them with wires, aiming to optimize for area, performance, and power?",
      "options": [
        "Logic Synthesis",
        "Formal Verification",
        "Place and Route",
        "Design Rule Checking (DRC)",
        "Netlist Generation"
      ],
      "correct": 2
    },
    {
      "question": "Beyond its role in mapping virtual to physical addresses, which key capability does a virtual memory system provide by allowing programs to access more memory than physically available, and by isolating the memory spaces of different processes from each other?",
      "options": [
        "Cache Coherence",
        "Instruction Pipelining",
        "Memory Protection",
        "Data Forwarding",
        "Register Renaming"
      ],
      "correct": 2
    },
    {
      "question": "In static timing analysis (STA) for synchronous digital circuits, what is the term for the maximum time a data signal can be unstable or change at a flip-flop's input *after* the active clock edge and still be reliably captured?",
      "options": [
        "Setup Time",
        "Hold Time",
        "Clock Period",
        "Propagation Delay",
        "Clock Jitter"
      ],
      "correct": 1
    }
  ]
}