
---------- Begin Simulation Statistics ----------
final_tick                                 1914583500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142606                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728932                       # Number of bytes of host memory used
host_op_rate                                   262326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.84                       # Real time elapsed on the host
host_tick_rate                               71341844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827064                       # Number of instructions simulated
sim_ops                                       7039964                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001915                       # Number of seconds simulated
sim_ticks                                  1914583500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5061926                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3559648                       # number of cc regfile writes
system.cpu.committedInsts                     3827064                       # Number of Instructions Simulated
system.cpu.committedOps                       7039964                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.000550                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.000550                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216801                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142895                       # number of floating regfile writes
system.cpu.idleCycles                          128436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83514                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   974808                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.384121                       # Inst execution rate
system.cpu.iew.exec_refs                      1557963                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     485871                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  364644                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1208036                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                239                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8382                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               619589                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10268138                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1072092                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172841                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9129201                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1929                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 67072                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  79995                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 69259                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            346                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46521                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36993                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12888109                       # num instructions consuming a value
system.cpu.iew.wb_count                       9020675                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531760                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6853384                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.355779                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9079209                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15117302                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8699285                       # number of integer regfile writes
system.cpu.ipc                               0.999451                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.999451                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181618      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6809738     73.21%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20637      0.22%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631995      6.79%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1316      0.01%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31166      0.34%     82.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12004      0.13%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8858      0.10%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             536      0.01%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             265      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1022112     10.99%     93.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              448419      4.82%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76460      0.82%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53224      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9302042                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  226692                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              435521                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195462                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             354534                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      148375                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015951                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  120584     81.27%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    426      0.29%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.02%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    44      0.03%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3610      2.43%     84.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5016      3.38%     87.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12645      8.52%     95.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6026      4.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9042107                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22035737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8825213                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13142084                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10265446                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9302042                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2692                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3228168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18067                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2477                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4105585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3700732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.513568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.387394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1246343     33.68%     33.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              303241      8.19%     41.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              456653     12.34%     54.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              435790     11.78%     65.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              403095     10.89%     76.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              303040      8.19%     85.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              291222      7.87%     92.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              187571      5.07%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               73777      1.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3700732                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.429259                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            219450                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152386                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1208036                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              619589                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3380632                       # number of misc regfile reads
system.cpu.numCycles                          3829168                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        14807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        31605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2015                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9652                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9652                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9652                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       308864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       308864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  308864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4826                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5832500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25555500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2990                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             498                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5864                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6977                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10903                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 48402                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       444544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1546240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1990784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017251                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  16793     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16798                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30111500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19261999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5934000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2191                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9779                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11970                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2191                       # number of overall hits
system.l2.overall_hits::.cpu.data                9779                       # number of overall hits
system.l2.overall_hits::total                   11970                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3062                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4828                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1766                       # number of overall misses
system.l2.overall_misses::.cpu.data              3062                       # number of overall misses
system.l2.overall_misses::total                  4828                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    140579500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    232048500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        372628000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    140579500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    232048500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       372628000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12841                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12841                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.446298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.238455                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287415                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.446298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.238455                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287415                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79603.340883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75783.311561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77180.613090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79603.340883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75783.311561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77180.613090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4827                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    122929500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    201344000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    324273500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    122929500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    201344000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    324273500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.446298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.238377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.446298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.238377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69609.003398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65777.196994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67179.096747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69609.003398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65777.196994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67179.096747                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11319                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11319                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2989                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2989                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2989                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2989                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3053                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    210882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     210882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.479366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.479366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75020.277481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75020.277481                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    182772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    182772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.479366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65020.277481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65020.277481                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    140579500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140579500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.446298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.446298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79603.340883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79603.340883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    122929500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122929500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.446298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.446298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69609.003398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69609.003398                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21166500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21166500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.035975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84328.685259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84328.685259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        74288                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        74288                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3639.370666                       # Cycle average of tags in use
system.l2.tags.total_refs                       31598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.547451                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1417.142533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2222.228133                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.086496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.135634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.222130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4337                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.294556                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    257626                       # Number of tag accesses
system.l2.tags.data_accesses                   257626                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000608000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4826                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4826                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  308864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    161.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1914506000                       # Total gap between requests
system.mem_ctrls.avgGap                     396706.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       195904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58999777.236145615578                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 102321993.269032135606                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3061                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     50363250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     75830500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28534.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24773.11                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       195904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        308864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       112960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       112960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3061                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4826                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     58999777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    102321993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        161321771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     58999777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58999777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     58999777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    102321993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       161321771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4826                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                35706250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          126193750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7398.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26148.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3965                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          848                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   360.981132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   229.789671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   322.890750                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          230     27.12%     27.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          184     21.70%     48.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          108     12.74%     61.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           70      8.25%     69.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           73      8.61%     78.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           36      4.25%     82.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           35      4.13%     86.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      2.95%     89.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           87     10.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          848                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                308864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              161.321771                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2763180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1438305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14429940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 150586800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    258543450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    517479360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     945241035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.705829                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1342765750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     63700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    508117750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3384360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1779855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20027700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 150586800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    269652180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    508124640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     953555535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   498.048549                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1318355750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     63700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    532527750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  79995                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   988589                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  456635                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            823                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1528533                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                646157                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10852636                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   588                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 199309                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  55607                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 294708                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31440                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14704418                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29271410                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18313376                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254533                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883106                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4821306                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1137323                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       905168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           905168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       905168                       # number of overall hits
system.cpu.icache.overall_hits::total          905168                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4972                       # number of overall misses
system.cpu.icache.overall_misses::total          4972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    224075499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    224075499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    224075499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    224075499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       910140                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       910140                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       910140                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       910140                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005463                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005463                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005463                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005463                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45067.477675                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45067.477675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45067.477675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45067.477675                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          914                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   101.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2990                       # number of writebacks
system.cpu.icache.writebacks::total              2990                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1015                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1015                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1015                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1015                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3957                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    169971999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    169971999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    169971999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    169971999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004348                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004348                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004348                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004348                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42954.763457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42954.763457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42954.763457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42954.763457                       # average overall mshr miss latency
system.cpu.icache.replacements                   2990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       905168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          905168                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    224075499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    224075499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       910140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       910140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45067.477675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45067.477675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1015                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1015                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    169971999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    169971999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42954.763457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42954.763457                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           901.608920                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              909124                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3956                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            229.808898                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   901.608920                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          966                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          692                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1824236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1824236                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       83935                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  415024                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1080                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 346                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 256383                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  601                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1075608                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      486592                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           351                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      910513                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           533                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   866198                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1082239                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1392878                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                279422                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  79995                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               690032                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4230                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11157646                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19573                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13009713                       # The number of ROB reads
system.cpu.rob.writes                        20808419                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1311297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311297                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1319188                       # number of overall hits
system.cpu.dcache.overall_hits::total         1319188                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34922                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34922                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35393                       # number of overall misses
system.cpu.dcache.overall_misses::total         35393                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    603371497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    603371497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    603371497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    603371497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1346219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1346219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1354581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1354581                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025941                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025941                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17277.690195                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17277.690195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17047.763597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17047.763597                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1726                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.069930                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11319                       # number of writebacks
system.cpu.dcache.writebacks::total             11319                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22414                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22414                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    350809998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    350809998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354854498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354854498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009480                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009480                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28046.849856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28046.849856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27634.490927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27634.490927                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11817                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       953256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          953256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    345381500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    345381500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       982309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       982309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11887.980587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11887.980587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     98853500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     98853500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14878.612282                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14878.612282                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       358041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         358041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    257989997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    257989997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43958.084341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43958.084341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    251956498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    251956498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42966.660641                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42966.660641                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7891                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7891                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          471                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          471                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056326                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056326                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          333                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          333                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4044500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4044500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.039823                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.039823                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12145.645646                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12145.645646                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           933.713917                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1332029                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.732497                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   933.713917                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.911830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.911830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          648                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2722003                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2722003                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1914583500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1365490                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1191623                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80736                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               739087                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  732528                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.112554                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41099                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15413                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11120                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4293                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          775                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3143316                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             76948                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3260956                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.158865                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.689012                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1261137     38.67%     38.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          643953     19.75%     58.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          308355      9.46%     67.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          326260     10.01%     77.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151226      4.64%     82.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           72730      2.23%     84.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           47520      1.46%     86.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           51353      1.57%     87.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          398422     12.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3260956                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827064                       # Number of instructions committed
system.cpu.commit.opsCommitted                7039964                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156218                       # Number of memory references committed
system.cpu.commit.loads                        793012                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810880                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820244                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29685                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138427      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100209     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20133      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765254     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343609      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7039964                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        398422                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827064                       # Number of Instructions committed
system.cpu.thread0.numOps                     7039964                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1038078                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6597668                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1365490                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             784747                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2575966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  331                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2197                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    910140                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29533                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3700732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.178568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.479861                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1771873     47.88%     47.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84154      2.27%     50.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   145960      3.94%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   163300      4.41%     58.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   118265      3.20%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   150645      4.07%     65.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   135852      3.67%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189807      5.13%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   940876     25.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3700732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.356602                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.723003                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
