Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 13 16:08:31 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file temp_top_control_sets_placed.rpt
| Design       : temp_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           23 |
| Yes          | No                    | No                     |              33 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                 Enable Signal                 |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  nolabel_line84/U_SSN/segs_n_reg[6]/G0 |                                               |                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | rst_IBUF                                      | U_TSCTL/Inst_TWICtl/int_Rst0              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | U_TSCTL/retryCnt[3]_i_2_n_0                   | U_TSCTL/retryCnt[3]_i_1_n_0               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         | U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                                           |                3 |              4 |         1.33 |
|  U_TCON/E[0]                           |                                               | U_TCON/AS[0]                              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                         |                                               | rst_IBUF                                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                         |                                               | U_TSCTL/Inst_TWICtl/busFreeCnt[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                         | U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0       |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                         | U_TSCTL/Inst_TWICtl/sclCnt[7]_i_2_n_0         | U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1_n_0     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                         | U_TSCTL/Inst_TWICtl/DONE_O_reg_0              |                                           |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                         | U_TSCTL/Inst_TWICtl/E[0]                      |                                           |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                         |                                               | U_TSCTL/clear                             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                         |                                               | nolabel_line84/U_ENB/q[0]_i_1_n_0         |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                         |                                               |                                           |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG                         |                                               | U_TSCTL/Inst_TWICtl/timeOutCnt0           |                5 |             20 |         4.00 |
+----------------------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


