Archive member included to satisfy reference by file (symbol)

x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
                              C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o (__addsf3)
x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
                              C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o (__floatsisf)
x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
                              C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o (__floatunsisf)
x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
                              x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o) (__clzsi2)
x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)
                              x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o) (__clz_tab)

Memory Configuration

Name             Origin             Length             Attributes
RAM              0x0000000060000000 0x000000000000ffff xrw
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
LOAD C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
LOAD C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
LOAD C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
                0x0000000000000200                STACK_SIZE = 0x200

.vectors        0x0000000060000000       0x90
                0x0000000060000000                __VECTOR_TABLE = .
 *(.vectors)
 .vectors       0x0000000060000000       0x90 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o

.text           0x0000000060000090      0xf90
                0x0000000060000090                . = ALIGN (0x4)
 *(.startup)
 .startup       0x0000000060000090      0x138 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
                0x0000000060000170                IllegalInstruction_Handler
                0x0000000060000188                Ecall_Handler
                0x00000000600001a0                LSU_Handler
                0x00000000600001b8                IllegalInstruction_HandlerFunc
                0x00000000600001bc                Ecall_HandlerFunc
                0x00000000600001c0                LSU_HandlerFunc
                0x00000000600001c4                _fini
                0x00000000600001c4                _init
                0x00000000600001c8                . = ALIGN (0x4)
                0x00000000600001c8                __user_vector = .
 *(user_vectors)
 *(.text)
 .text          0x00000000600001c8       0x5a C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
                0x00000000600001c8                main
 .text          0x0000000060000222      0x7be C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
                0x0000000060000222                Type_Simple
                0x00000000600002ee                Type_Arrays
                0x00000000600003be                Type_Pointers
                0x000000006000042c                Type_Struct
                0x00000000600004c4                Type_Bitfields
                0x000000006000051e                Type_Enum
                0x000000006000056e                Mult
                0x0000000060000590                Type_FunctionPointer
                0x00000000600005ec                ResetStrX
                0x000000006000063e                Type_Mixed
                0x0000000060000680                TestStatic
                0x00000000600006a2                Address_GlobalVariables
                0x00000000600006cc                Address_TestScopes
                0x000000006000077e                Func1
                0x00000000600007b8                Func2
                0x0000000060000816                Func3
                0x0000000060000830                Func4
                0x00000000600008d2                Address_DifferentFunctionParameters
                0x000000006000091c                InterruptRoutine
                0x000000006000093e                CPU_Pointers
                0x0000000060000960                Factorial
                0x000000006000099a                CPU_Recursion
 .text          0x00000000600009e0       0x3e C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
                0x00000000600009e0                targetEnableInterrupts
                0x00000000600009ee                TimerInterruptHandler
                0x00000000600009fc                targetInit
                0x0000000060000a10                disableWatchdog
 .text          0x0000000060000a1e       0x1a C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
                0x0000000060000a1e                IRQ_Handler
 .text          0x0000000060000a38      0x328 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
                0x0000000060000a38                __addsf3
 .text          0x0000000060000d60       0xd2 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
                0x0000000060000d60                __floatsisf
 .text          0x0000000060000e32       0xb2 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
                0x0000000060000e32                __floatunsisf
 .text          0x0000000060000ee4       0x3c x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
                0x0000000060000ee4                __clzsi2
 .text          0x0000000060000f20        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)
 *(.text*)
 *(.rodata)
 *fill*         0x0000000060000f20        0x0 
 .rodata        0x0000000060000f20      0x100 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)
                0x0000000060000f20                __clz_tab
 *(.rodata*)
 *(.srodata .srodata.*)
 *(.init)
 *(.fini)

.rela.dyn       0x0000000060001020        0x0
 .rela.text     0x0000000060001020        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .rela.vectors  0x0000000060001020        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o

.data           0x0000000060001020        0x0
                0x0000000060001020                . = ALIGN (0x4)
                0x0000000060001020                __DATA_RAM = .
                0x0000000060001020                __data_start__ = .
 *(.data)
 .data          0x0000000060001020        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .data          0x0000000060001020        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .data          0x0000000060001020        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .data          0x0000000060001020        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
 .data          0x0000000060001020        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .data          0x0000000060001020        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .data          0x0000000060001020        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .data          0x0000000060001020        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
 .data          0x0000000060001020        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)
 *(.data*)
 *(.sdata .sdata.*)
                0x0000000060001020                __noncachedata_start__ = .
 *(NonCacheable)
                0x0000000060001020                __noncachedata_end__ = .
 *(.jcr*)
                0x0000000060001020                . = ALIGN (0x4)
                0x0000000060001020                __data_end__ = .
                [!provide]                        PROVIDE (__DATA_START, __DATA_RAM)
                0x0000000060001020                _edata = .

.bss            0x0000000060001020       0x10
                0x0000000060001020                . = ALIGN (0x4)
                0x0000000060001020                __START_BSS = .
                0x0000000060001020                __bss_start__ = .
 *(.bss)
 .bss           0x0000000060001020        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .bss           0x0000000060001020        0x4 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .bss           0x0000000060001024        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .bss           0x0000000060001024        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
 .bss           0x0000000060001024        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .bss           0x0000000060001024        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .bss           0x0000000060001024        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .bss           0x0000000060001024        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
 .bss           0x0000000060001024        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)
 *(.bss*)
 *(.sbss)
 .sbss          0x0000000060001024        0xc C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
                0x0000000060001024                byTestByte
                0x0000000060001026                wTestWord
                0x0000000060001028                iCounter
                0x000000006000102c                iInterruptCounter
 *(.sbss*)
 *(COMMON)
                0x0000000060001030                . = ALIGN (0x4)
                0x0000000060001030                __bss_end__ = .
                0x0000000060001030                __END_BSS = .
                0x0000000060001030                _end = .
                [!provide]                        PROVIDE (end, .)

.stack          0x0000000060001030      0x200
                0x0000000060001030                . = ALIGN (0x8)
                0x0000000060001030                __StackLimit = .
                0x0000000060001230                . = (. + STACK_SIZE)
 *fill*         0x0000000060001030      0x200 
                0x0000000060001230                __StackTop = .
                [!provide]                        PROVIDE (__stack, __StackTop)
LOAD x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a
LOAD x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1/../../../../riscv32-unknown-elf/lib\libc.a
OUTPUT(sample.elf elf32-littleriscv)

.debug_frame    0x0000000000000000      0x710
 .debug_frame   0x0000000000000000       0x38 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .debug_frame   0x0000000000000038      0x4d0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .debug_frame   0x0000000000000508       0xe8 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .debug_frame   0x00000000000005f0       0x60 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .debug_frame   0x0000000000000650       0x54 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .debug_frame   0x00000000000006a4       0x4c x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .debug_frame   0x00000000000006f0       0x20 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)

.debug_info     0x0000000000000000     0x25bc
 .debug_info    0x0000000000000000       0xb0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .debug_info    0x00000000000000b0      0x69e C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .debug_info    0x000000000000074e       0x6a C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .debug_info    0x00000000000007b8       0xda C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
 .debug_info    0x0000000000000892      0x321 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .debug_info    0x0000000000000bb3      0x23f x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .debug_info    0x0000000000000df2      0x229 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .debug_info    0x000000000000101b      0xb04 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
 .debug_info    0x0000000000001b1f      0xa9d x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)

.debug_abbrev   0x0000000000000000      0xb54
 .debug_abbrev  0x0000000000000000       0x62 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .debug_abbrev  0x0000000000000062      0x259 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .debug_abbrev  0x00000000000002bb       0x5a C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .debug_abbrev  0x0000000000000315       0x12 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
 .debug_abbrev  0x0000000000000327      0x16d x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .debug_abbrev  0x0000000000000494      0x176 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .debug_abbrev  0x000000000000060a      0x17c x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .debug_abbrev  0x0000000000000786      0x210 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
 .debug_abbrev  0x0000000000000996      0x1be x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)

.debug_aranges  0x0000000000000000      0x128
 .debug_aranges
                0x0000000000000000       0x20 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .debug_aranges
                0x0000000000000020       0x20 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .debug_aranges
                0x0000000000000040       0x20 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .debug_aranges
                0x0000000000000060       0x30 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
 .debug_aranges
                0x0000000000000090       0x20 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .debug_aranges
                0x00000000000000b0       0x20 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .debug_aranges
                0x00000000000000d0       0x20 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .debug_aranges
                0x00000000000000f0       0x20 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
 .debug_aranges
                0x0000000000000110       0x18 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)

.debug_line     0x0000000000000000     0x1724
 .debug_line    0x0000000000000000      0x14b C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .debug_line    0x000000000000014b      0x569 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .debug_line    0x00000000000006b4       0xbe C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .debug_line    0x0000000000000772      0x2f7 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
 .debug_line    0x0000000000000a69      0x4d7 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .debug_line    0x0000000000000f40      0x1a1 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .debug_line    0x00000000000010e1      0x19b x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .debug_line    0x000000000000127c      0x278 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
 .debug_line    0x00000000000014f4      0x230 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)

.debug_str      0x0000000000000000      0xd3a
 .debug_str     0x0000000000000000      0x175 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .debug_str     0x0000000000000175      0x1d1 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
                                        0x31c (size before relaxing)
 .debug_str     0x0000000000000346       0x9d C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
                                        0x16a (size before relaxing)
 .debug_str     0x00000000000003e3      0x2a7 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
                                        0x307 (size before relaxing)
 .debug_str     0x000000000000068a       0x92 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
                                        0x2d2 (size before relaxing)
 .debug_str     0x000000000000071c       0x61 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
                                        0x2cf (size before relaxing)
 .debug_str     0x000000000000077d      0x5bd x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
                                        0x791 (size before relaxing)
 .debug_str     0x0000000000000d3a      0x774 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)

.comment        0x0000000000000000       0x1a
 .comment       0x0000000000000000       0x1a C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
                                         0x1b (size before relaxing)
 .comment       0x000000000000001a       0x1b C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .comment       0x000000000000001a       0x1b C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .comment       0x000000000000001a       0x1b x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .comment       0x000000000000001a       0x1b x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .comment       0x000000000000001a       0x1b x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .comment       0x000000000000001a       0x1b x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
 .comment       0x000000000000001a       0x1b x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)

.Pulp_Chip.Info
                0x0000000000000000       0x4e
 .Pulp_Chip.Info
                0x0000000000000000       0x4e C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\main.o
 .Pulp_Chip.Info
                0x000000000000004e        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\test.o
 .Pulp_Chip.Info
                0x000000000000004e        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\CPUFile.o
 .Pulp_Chip.Info
                0x000000000000004e        0x0 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
 .Pulp_Chip.Info
                0x000000000000004e        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .Pulp_Chip.Info
                0x000000000000004e        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .Pulp_Chip.Info
                0x000000000000004e        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .Pulp_Chip.Info
                0x000000000000004e        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
 .Pulp_Chip.Info
                0x000000000000004e        0x0 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clz.o)

.debug_ranges   0x0000000000000000      0x208
 .debug_ranges  0x0000000000000000       0x28 C:\Users\rokj\Documents\GitHub\winIDEAExampleWorkspaces\SiFive\E61_RAM_GCC\targetInit\Debug\startup.o
 .debug_ranges  0x0000000000000028      0x120 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .debug_ranges  0x0000000000000148       0x48 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .debug_ranges  0x0000000000000190       0x60 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .debug_ranges  0x00000000000001f0       0x18 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)

.debug_loc      0x0000000000000000      0xc5a
 .debug_loc     0x0000000000000000      0x900 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(addsf3.o)
 .debug_loc     0x0000000000000900      0x187 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatsisf.o)
 .debug_loc     0x0000000000000a87      0x168 x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(floatunsisf.o)
 .debug_loc     0x0000000000000bef       0x6b x:/gcc/riscv32-unk-elf-gcc-7.1.1/bin/../lib/gcc/riscv32-unknown-elf/7.1.1\libgcc.a(_clzsi2.o)
