# ðŸŽ¯ Basic Verilog Codes

Welcome to **Basic Verilog Codes** â€” a collection of **essential Verilog modules** for digital design practice.  
Perfect for **students, beginners, and VLSI enthusiasts** looking to strengthen **RTL and combinational logic skills**.

## ðŸ“‚ Repository Structure

ðŸ›  Modules Included
basic-verilog-codes/
â”‚
â”œâ”€ README.md
â”œâ”€ gates/
â”‚   â”œâ”€ and_gate.v
â”‚   â”œâ”€ or_gate.v
â”‚   â”œâ”€ not_gate.v
â”‚   â””â”€ xor_gate.v
â”‚
â””â”€ combinational/
    â”œâ”€ half_adder.v
    â”œâ”€ full_adder.v
    â”œâ”€ half_subtractor.v
    â”œâ”€ full_subtractor.v
    â”œâ”€ comparator.v
    â”œâ”€ binary_to_gray.v
    â””â”€ gray_to_binary.v

âš¡ Skills Practiced:-
âœ… RTL coding in Verilog
âœ… Digital logic design
âœ… Testbench creation & simulation
âœ… GitHub version control & commit discipline

ðŸ’» Usage
Clone the repository:-
git clone https://github.com/sridevibuilds/basic-verilog-codes.git

Open in any Verilog simulator:-
ModelSim, Vivado, Icarus Verilog, etc.
Run simulation
Each module has its testbench ready for verification.
