

================================================================
== Synthesis Summary Report of 'matrix_multiply_16x16'
================================================================
+ General Information: 
    * Date:           Wed Jan 28 08:25:39 2026
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        matrix_multiply_16x16_proj
    * Solution:       int8_16x16_solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ matrix_multiply_16x16*             |     -|  0.00|      291|  1.455e+03|         -|      256|     -|  dataflow|  3 (~0%)|  256 (3%)|  4994 (~0%)|  6134 (~0%)|    -|
    | + entry_proc                        |     -|  2.24|        0|      0.000|         -|        0|     -|        no|        -|         -|     3 (~0%)|    29 (~0%)|    -|
    | + Loop_VITIS_LOOP_47_1_proc1        |     -|  0.00|      267|  1.335e+03|         -|      267|     -|        no|        -|         -|   219 (~0%)|   226 (~0%)|    -|
    |  o VITIS_LOOP_47_1                  |    II|  3.65|      265|  1.325e+03|        26|       16|    16|       yes|        -|         -|           -|           -|    -|
    | + Loop_VITIS_LOOP_57_3_proc2        |     -|  0.00|      267|  1.335e+03|         -|      267|     -|        no|        -|         -|  1266 (~0%)|  1441 (~0%)|    -|
    |  o VITIS_LOOP_57_3                  |    II|  3.65|      265|  1.325e+03|        26|       16|    16|       yes|        -|         -|           -|           -|    -|
    | + int8_16x16_wrapper_wrapper_1*     |     -|  0.00|       33|    165.000|         -|        1|     -|  dataflow|        -|  256 (3%)|           -|           -|    -|
    |  + int8_16x16_wrapper               |     -|  3.65|       33|    165.000|         -|        1|     -|  yes(flp)|        -|  256 (3%)|           -|           -|    -|
    | + Loop_VITIS_LOOP_70_5_proc3        |     -|  0.00|      265|  1.325e+03|         -|      265|     -|        no|        -|         -|   444 (~0%)|  1189 (~0%)|    -|
    |  o VITIS_LOOP_70_5_VITIS_LOOP_72_6  |     -|  3.65|      263|  1.315e+03|         9|        1|   256|       yes|        -|         -|           -|           -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem_a | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem_b | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem_c | WRITE_ONLY | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
+--------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| A        | in        | ap_int<8>*  |
| B        | in        | ap_int<8>*  |
| C        | out       | ap_int<16>* |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem_a  | interface |          | channel=0                     |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_gmem_b  | interface |          | channel=0                     |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
| C        | m_axi_gmem_c  | interface |          | channel=0                     |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32 |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location                   |
+--------------+-----------+--------+-------+-----------------+---------------------------------+
| m_axi_gmem_a | read      | 256    | 8     | VITIS_LOOP_47_1 | matrix_multiply_16x16.cpp:47:26 |
| m_axi_gmem_c | write     | 256    | 16    | VITIS_LOOP_70_5 | matrix_multiply_16x16.cpp:70:26 |
+--------------+-----------+--------+-------+-----------------+---------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------------------+-----------+--------------+--------+-----------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                 | Direction | Burst Status | Length | Loop            | Loop Location                   | Resolution | Problem                                                                                               |
+--------------+----------+---------------------------------+-----------+--------------+--------+-----------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem_a | A        | matrix_multiply_16x16.cpp:50:41 | read      | Widen Fail   |        | VITIS_LOOP_49_2 | matrix_multiply_16x16.cpp:49:30 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_gmem_a | A        | matrix_multiply_16x16.cpp:50:41 | read      | Inferred     | 256    | VITIS_LOOP_47_1 | matrix_multiply_16x16.cpp:47:26 |            |                                                                                                       |
| m_axi_gmem_b | B        | matrix_multiply_16x16.cpp:60:41 | read      | Fail         |        | VITIS_LOOP_59_4 | matrix_multiply_16x16.cpp:59:30 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem_c | C        | matrix_multiply_16x16.cpp:73:25 | write     | Widen Fail   |        | VITIS_LOOP_72_6 | matrix_multiply_16x16.cpp:72:30 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem_c | C        | matrix_multiply_16x16.cpp:73:25 | write     | Inferred     | 256    | VITIS_LOOP_70_5 | matrix_multiply_16x16.cpp:70:26 |            |                                                                                                       |
+--------------+----------+---------------------------------+-----------+--------------+--------+-----------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+--------------+--------+-----------+---------+
| Name                          | DSP | Pragma | Variable     | Op     | Impl      | Latency |
+-------------------------------+-----+--------+--------------+--------+-----------+---------+
| + matrix_multiply_16x16       | 256 |        |              |        |           |         |
|  + Loop_VITIS_LOOP_47_1_proc1 | 0   |        |              |        |           |         |
|    i_fu_114_p2                |     |        | i            | add    | fabric    | 0       |
|    icmp_ln47_fu_120_p2        |     |        | icmp_ln47    | seteq  | auto      | 0       |
|  + Loop_VITIS_LOOP_57_3_proc2 | 0   |        |              |        |           |         |
|    add_ln60_fu_297_p2         |     |        | add_ln60     | add    | fabric    | 0       |
|    add_ln60_1_fu_337_p2       |     |        | add_ln60_1   | add    | fabric    | 0       |
|    add_ln60_2_fu_363_p2       |     |        | add_ln60_2   | add    | fabric    | 0       |
|    add_ln60_3_fu_381_p2       |     |        | add_ln60_3   | add    | fabric    | 0       |
|    add_ln60_4_fu_407_p2       |     |        | add_ln60_4   | add    | fabric    | 0       |
|    add_ln60_5_fu_429_p2       |     |        | add_ln60_5   | add    | fabric    | 0       |
|    add_ln60_6_fu_447_p2       |     |        | add_ln60_6   | add    | fabric    | 0       |
|    add_ln60_7_fu_468_p2       |     |        | add_ln60_7   | add    | fabric    | 0       |
|    add_ln60_8_fu_491_p2       |     |        | add_ln60_8   | add    | fabric    | 0       |
|    add_ln60_9_fu_513_p2       |     |        | add_ln60_9   | add    | fabric    | 0       |
|    add_ln60_10_fu_535_p2      |     |        | add_ln60_10  | add    | fabric    | 0       |
|    add_ln60_11_fu_557_p2      |     |        | add_ln60_11  | add    | fabric    | 0       |
|    add_ln60_12_fu_575_p2      |     |        | add_ln60_12  | add    | fabric    | 0       |
|    add_ln60_13_fu_593_p2      |     |        | add_ln60_13  | add    | fabric    | 0       |
|    add_ln60_14_fu_611_p2      |     |        | add_ln60_14  | add    | fabric    | 0       |
|    add_ln60_15_fu_629_p2      |     |        | add_ln60_15  | add    | fabric    | 0       |
|    j_fu_309_p2                |     |        | j            | add    | fabric    | 0       |
|    icmp_ln57_fu_315_p2        |     |        | icmp_ln57    | seteq  | auto      | 0       |
|  + Loop_VITIS_LOOP_70_5_proc3 | 0   |        |              |        |           |         |
|    select_ln70_fu_166_p3      |     |        | select_ln70  | select | auto_sel  | 0       |
|    first_iter_0_fu_174_p2     |     |        | first_iter_0 | seteq  | auto      | 0       |
|    add_ln70_fu_180_p2         |     |        | add_ln70     | add    | fabric    | 0       |
|    lshr_ln73_fu_268_p2        |     |        | lshr_ln73    | lshr   | auto_pipe | 0       |
|    j_fu_193_p2                |     |        | j            | add    | fabric    | 0       |
|    icmp_ln72_fu_199_p2        |     |        | icmp_ln72    | seteq  | auto      | 0       |
|    icmp_ln70_fu_205_p2        |     |        | icmp_ln70    | seteq  | auto      | 0       |
+-------------------------------+-----+--------+--------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------------+--------------+-------------+------+------+--------+----------+------+---------+------------------+
| Name                    | Usage        | Type        | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                         |              |             |      |      |        |          |      |         | Banks            |
+-------------------------+--------------+-------------+------+------+--------+----------+------+---------+------------------+
| + matrix_multiply_16x16 |              |             | 3    | 0    |        |          |      |         |                  |
|   control_s_axi_U       | interface    | s_axilite   |      |      |        |          |      |         |                  |
|   gmem_a_m_axi_U        | interface    | m_axi       | 1    |      |        |          |      |         |                  |
|   gmem_b_m_axi_U        | interface    | m_axi       | 1    |      |        |          |      |         |                  |
|   gmem_c_m_axi_U        | interface    | m_axi       | 1    |      |        |          |      |         |                  |
|   C_c_U                 | fifo channel | scalar prop |      |      |        | C_c      | srl  | 0       | 64, 4, 1         |
|   a_stream_U            | fifo channel | stream      |      |      |        | a_stream | srl  | 0       | 128, 2, 1        |
|   b_stream_U            | fifo channel | stream      |      |      |        | b_stream | srl  | 0       | 128, 2, 1        |
|   c_stream_U            | fifo channel | stream      |      |      |        | c_stream | srl  | 0       | 256, 2, 1        |
+-------------------------+--------------+-------------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                              | Messages                                                                                                                                                                           |
+----------+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | matrix_multiply_16x16.cpp:43 in matrix_multiply_16x16 | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+----------------------------------------------+------------------------------------------------------------------------------------+
| Type      | Options                                      | Location                                                                           |
+-----------+----------------------------------------------+------------------------------------------------------------------------------------+
| interface | axis port=a_stream                           | ../../library/int8_16x16/int8_16x16_wrapper.cpp:11 in int8_16x16_wrapper, a_stream |
| interface | axis port=b_stream                           | ../../library/int8_16x16/int8_16x16_wrapper.cpp:12 in int8_16x16_wrapper, b_stream |
| interface | axis port=c_stream                           | ../../library/int8_16x16/int8_16x16_wrapper.cpp:13 in int8_16x16_wrapper, c_stream |
| interface | ap_ctrl_none port=return                     | ../../library/int8_16x16/int8_16x16_wrapper.cpp:14 in int8_16x16_wrapper, return   |
| unroll    |                                              | ../../library/int8_16x16/int8_16x16_wrapper.cpp:20 in int8_16x16_wrapper           |
| unroll    |                                              | ../../library/int8_16x16/int8_16x16_wrapper.cpp:28 in int8_16x16_wrapper           |
| unroll    |                                              | ../../library/int8_16x16/int8_16x16_wrapper.cpp:64 in int8_16x16_wrapper           |
| interface | mode=m_axi port=A offset=slave bundle=gmem_a | matrix_multiply_16x16.cpp:28 in matrix_multiply_16x16, A                           |
| interface | mode=m_axi port=B offset=slave bundle=gmem_b | matrix_multiply_16x16.cpp:29 in matrix_multiply_16x16, B                           |
| interface | mode=m_axi port=C offset=slave bundle=gmem_c | matrix_multiply_16x16.cpp:30 in matrix_multiply_16x16, C                           |
| interface | s_axilite port=return                        | matrix_multiply_16x16.cpp:31 in matrix_multiply_16x16, return                      |
| stream    | variable=a_stream depth=2                    | matrix_multiply_16x16.cpp:38 in matrix_multiply_16x16, a_stream                    |
| stream    | variable=b_stream depth=2                    | matrix_multiply_16x16.cpp:39 in matrix_multiply_16x16, b_stream                    |
| stream    | variable=c_stream depth=2                    | matrix_multiply_16x16.cpp:40 in matrix_multiply_16x16, c_stream                    |
+-----------+----------------------------------------------+------------------------------------------------------------------------------------+


