{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615172415880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615172415891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 21:00:15 2021 " "Processing started: Sun Mar 07 21:00:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615172415891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172415891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RGBpong -c RGBpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off RGBpong -c RGBpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172415891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615172417064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615172417064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/syncvga800x525/syncvga800x525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/syncvga800x525/syncvga800x525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncVGA800x525-ARC " "Found design unit 1: SyncVGA800x525-ARC" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172433999 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncVGA800x525 " "Found entity 1: SyncVGA800x525" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172433999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172433999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/masuno10b/masuno10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/masuno10b/masuno10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MasUno10b-ARC " "Found design unit 1: MasUno10b-ARC" {  } { { "../MasUno10b/MasUno10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434010 ""} { "Info" "ISGN_ENTITY_NAME" "1 MasUno10b " "Found entity 1: MasUno10b" {  } { { "../MasUno10b/MasUno10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/halfadder/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/halfadder/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-ARC " "Found design unit 1: HalfAdder-ARC" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/HalfAdder/HalfAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434016 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/HalfAdder/HalfAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod800/contadormod800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod800/contadormod800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod800-ARC " "Found design unit 1: ContadorMod800-ARC" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434021 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod800 " "Found entity 1: ContadorMod800" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod525/contadormod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contadormod525/contadormod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod525-ARC " "Found design unit 1: ContadorMod525-ARC" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434028 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod525 " "Found entity 1: ContadorMod525" {  } { { "../ContadorMod525/ContadorMod525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod525/ContadorMod525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contador10b/contador10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pazos/documents/vida universitaria/irsd carrera tec/4 semestre/diseno con logica programable/contador10b/contador10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador10b-ARC " "Found design unit 1: Contador10b-ARC" {  } { { "../Contador10b/Contador10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador10b " "Found entity 1: Contador10b" {  } { { "../Contador10b/Contador10b.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgbpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGBpong-ARC " "Found design unit 1: RGBpong-ARC" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434039 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGBpong " "Found entity 1: RGBpong" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615172434039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RGBpong " "Elaborating entity \"RGBpong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615172434099 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PADDLE_HEIGHT RGBpong.vhd(84) " "VHDL Signal Declaration warning at RGBpong.vhd(84): used explicit default value for signal \"PADDLE_HEIGHT\" because signal was never assigned a value" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PADDLE_WIDTH RGBpong.vhd(85) " "VHDL Signal Declaration warning at RGBpong.vhd(85): used explicit default value for signal \"PADDLE_WIDTH\" because signal was never assigned a value" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR_SWITCH1 RGBpong.vhd(248) " "VHDL Process Statement warning at RGBpong.vhd(248): signal \"PAR_SWITCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(248) " "VHDL Process Statement warning at RGBpong.vhd(248): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR_SWITCH1 RGBpong.vhd(251) " "VHDL Process Statement warning at RGBpong.vhd(251): signal \"PAR_SWITCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(251) " "VHDL Process Statement warning at RGBpong.vhd(251): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR_SWITCH2 RGBpong.vhd(256) " "VHDL Process Statement warning at RGBpong.vhd(256): signal \"PAR_SWITCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(256) " "VHDL Process Statement warning at RGBpong.vhd(256): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR_SWITCH2 RGBpong.vhd(259) " "VHDL Process Statement warning at RGBpong.vhd(259): signal \"PAR_SWITCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(259) " "VHDL Process Statement warning at RGBpong.vhd(259): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_WIDTH RGBpong.vhd(273) " "VHDL Process Statement warning at RGBpong.vhd(273): signal \"PADDLE_WIDTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(274) " "VHDL Process Statement warning at RGBpong.vhd(274): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_WIDTH RGBpong.vhd(280) " "VHDL Process Statement warning at RGBpong.vhd(280): signal \"PADDLE_WIDTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDLE_HEIGHT RGBpong.vhd(281) " "VHDL Process Statement warning at RGBpong.vhd(281): signal \"PADDLE_HEIGHT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615172434102 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEFT_PADDLE_Y RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"LEFT_PADDLE_Y\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RIGHT_PADDLE_Y RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"RIGHT_PADDLE_Y\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B RGBpong.vhd(232) " "VHDL Process Statement warning at RGBpong.vhd(232): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] RGBpong.vhd(232) " "Inferred latch for \"B\[0\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] RGBpong.vhd(232) " "Inferred latch for \"B\[1\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] RGBpong.vhd(232) " "Inferred latch for \"B\[2\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] RGBpong.vhd(232) " "Inferred latch for \"B\[3\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] RGBpong.vhd(232) " "Inferred latch for \"G\[0\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] RGBpong.vhd(232) " "Inferred latch for \"G\[1\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] RGBpong.vhd(232) " "Inferred latch for \"G\[2\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] RGBpong.vhd(232) " "Inferred latch for \"G\[3\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] RGBpong.vhd(232) " "Inferred latch for \"R\[0\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] RGBpong.vhd(232) " "Inferred latch for \"R\[1\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] RGBpong.vhd(232) " "Inferred latch for \"R\[2\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] RGBpong.vhd(232) " "Inferred latch for \"R\[3\]\" at RGBpong.vhd(232)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[0\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[0\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[1\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[1\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[2\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[2\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[3\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[3\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[4\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[4\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[5\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[5\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[6\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[6\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[7\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[7\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[8\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[8\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:RIGHT_PADDLE_Y\[9\] RGBpong.vhd(244) " "Inferred latch for \"P7:RIGHT_PADDLE_Y\[9\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434103 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[0\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[0\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[1\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[1\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[2\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[2\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[3\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[3\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[4\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[4\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[5\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[5\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[6\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[6\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[7\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[7\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[8\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[8\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P7:LEFT_PADDLE_Y\[9\] RGBpong.vhd(244) " "Inferred latch for \"P7:LEFT_PADDLE_Y\[9\]\" at RGBpong.vhd(244)" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172434104 "|RGBpong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncVGA800x525 SyncVGA800x525:SYNC " "Elaborating entity \"SyncVGA800x525\" for hierarchy \"SyncVGA800x525:SYNC\"" {  } { { "RGBpong.vhd" "SYNC" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172434105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C SyncVGA800x525.vhd(34) " "Verilog HDL or VHDL warning at SyncVGA800x525.vhd(34): object \"C\" assigned a value but never read" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615172434107 "|RGBpong|SyncVGA800x525:SYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod800 SyncVGA800x525:SYNC\|ContadorMod800:I0 " "Elaborating entity \"ContadorMod800\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod800:I0\"" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172434111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut ContadorMod800.vhd(23) " "Verilog HDL or VHDL warning at ContadorMod800.vhd(23): object \"CarryOut\" assigned a value but never read" {  } { { "../ContadorMod800/ContadorMod800.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615172434112 "|RGBpong|SyncVGA800x525:SYNC|ContadorMod800:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador10b SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0 " "Elaborating entity \"Contador10b\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\"" {  } { { "../ContadorMod800/ContadorMod800.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/ContadorMod800/ContadorMod800.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172434113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasUno10b SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0 " "Elaborating entity \"MasUno10b\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\"" {  } { { "../Contador10b/Contador10b.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/Contador10b/Contador10b.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172434118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\|HalfAdder:I0 " "Elaborating entity \"HalfAdder\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod800:I0\|Contador10b:I0\|MasUno10b:I0\|HalfAdder:I0\"" {  } { { "../MasUno10b/MasUno10b.vhd" "I0" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/MasUno10b/MasUno10b.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172434121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod525 SyncVGA800x525:SYNC\|ContadorMod525:I1 " "Elaborating entity \"ContadorMod525\" for hierarchy \"SyncVGA800x525:SYNC\|ContadorMod525:I1\"" {  } { { "../SyncVGA800x525/SyncVGA800x525.vhd" "I1" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/SyncVGA800x525/SyncVGA800x525.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172434147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[9\] " "Latch \\P7:LEFT_PADDLE_Y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434826 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[8\] " "Latch \\P7:LEFT_PADDLE_Y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[7\] " "Latch \\P7:LEFT_PADDLE_Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[6\] " "Latch \\P7:LEFT_PADDLE_Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[5\] " "Latch \\P7:LEFT_PADDLE_Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[4\] " "Latch \\P7:LEFT_PADDLE_Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[3\] " "Latch \\P7:LEFT_PADDLE_Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[2\] " "Latch \\P7:LEFT_PADDLE_Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[1\] " "Latch \\P7:LEFT_PADDLE_Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:LEFT_PADDLE_Y\[0\] " "Latch \\P7:LEFT_PADDLE_Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH1\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH1\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[9\] " "Latch \\P7:RIGHT_PADDLE_Y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[8\] " "Latch \\P7:RIGHT_PADDLE_Y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[7\] " "Latch \\P7:RIGHT_PADDLE_Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[6\] " "Latch \\P7:RIGHT_PADDLE_Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434828 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[5\] " "Latch \\P7:RIGHT_PADDLE_Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434829 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[4\] " "Latch \\P7:RIGHT_PADDLE_Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434829 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[3\] " "Latch \\P7:RIGHT_PADDLE_Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434829 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[2\] " "Latch \\P7:RIGHT_PADDLE_Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434829 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[1\] " "Latch \\P7:RIGHT_PADDLE_Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434829 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\P7:RIGHT_PADDLE_Y\[0\] " "Latch \\P7:RIGHT_PADDLE_Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAR_SWITCH2\[1\] " "Ports D and ENA on the latch are fed by the same signal PAR_SWITCH2\[1\]" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615172434829 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615172434829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] GND " "Pin \"R\[3\]\" is stuck at GND" {  } { { "RGBpong.vhd" "" { Text "C:/Users/pazos/Documents/Vida Universitaria/IRSD Carrera Tec/4 semestre/Diseno con logica programable/RGBpong/RGBpong.vhd" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615172434926 "|RGBpong|R[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615172434926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615172435004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615172435821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615172435821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615172435923 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615172435923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615172435923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615172435923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615172435962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 21:00:35 2021 " "Processing ended: Sun Mar 07 21:00:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615172435962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615172435962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615172435962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615172435962 ""}
