Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a0119fd57804966b0b540a4324a9283 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_tb_behav xil_defaultlib.lfsr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:61]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:67]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:71]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:76]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:90]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:95]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:98]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:101]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:104]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:112]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:115]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:118]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:122]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:125]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:129]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v:134]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 61, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 67, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 76, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 101, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 104, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 112, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 115, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 118, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 122, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 125, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 129, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 134, File C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/vivek/lfsr/lfsr.srcs/sources_1/new/get_next_state.v" Line 1. Module get_next_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/vivek/lfsr/lfsr.srcs/sources_1/new/get_output.v" Line 2. Module get_output doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_next_state
Compiling module xil_defaultlib.get_output
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.lfsr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_tb_behav
