// Generated by CIRCT unknown git version
module ct_rtu_pst_vreg_dummy(	// file.cleaned.mlir:2:3
  input          idu_rtu_ir_xreg0_alloc_vld,	// file.cleaned.mlir:2:39
                 idu_rtu_ir_xreg1_alloc_vld,	// file.cleaned.mlir:2:76
                 idu_rtu_ir_xreg2_alloc_vld,	// file.cleaned.mlir:2:113
                 idu_rtu_ir_xreg3_alloc_vld,	// file.cleaned.mlir:2:150
                 idu_rtu_ir_xreg_alloc_gateclk_vld,	// file.cleaned.mlir:2:187
  input  [4:0]   idu_rtu_pst_dis_inst0_dstv_reg,	// file.cleaned.mlir:2:231
  input  [5:0]   idu_rtu_pst_dis_inst0_rel_vreg,	// file.cleaned.mlir:2:272
                 idu_rtu_pst_dis_inst0_vreg,	// file.cleaned.mlir:2:313
  input  [6:0]   idu_rtu_pst_dis_inst0_vreg_iid,	// file.cleaned.mlir:2:350
  input          idu_rtu_pst_dis_inst0_xreg_vld,	// file.cleaned.mlir:2:391
  input  [4:0]   idu_rtu_pst_dis_inst1_dstv_reg,	// file.cleaned.mlir:2:432
  input  [5:0]   idu_rtu_pst_dis_inst1_rel_vreg,	// file.cleaned.mlir:2:473
                 idu_rtu_pst_dis_inst1_vreg,	// file.cleaned.mlir:2:514
  input  [6:0]   idu_rtu_pst_dis_inst1_vreg_iid,	// file.cleaned.mlir:2:551
  input          idu_rtu_pst_dis_inst1_xreg_vld,	// file.cleaned.mlir:2:592
  input  [4:0]   idu_rtu_pst_dis_inst2_dstv_reg,	// file.cleaned.mlir:2:633
  input  [5:0]   idu_rtu_pst_dis_inst2_rel_vreg,	// file.cleaned.mlir:2:674
                 idu_rtu_pst_dis_inst2_vreg,	// file.cleaned.mlir:2:715
  input  [6:0]   idu_rtu_pst_dis_inst2_vreg_iid,	// file.cleaned.mlir:2:752
  input          idu_rtu_pst_dis_inst2_xreg_vld,	// file.cleaned.mlir:2:793
  input  [4:0]   idu_rtu_pst_dis_inst3_dstv_reg,	// file.cleaned.mlir:2:834
  input  [5:0]   idu_rtu_pst_dis_inst3_rel_vreg,	// file.cleaned.mlir:2:875
                 idu_rtu_pst_dis_inst3_vreg,	// file.cleaned.mlir:2:916
  input  [6:0]   idu_rtu_pst_dis_inst3_vreg_iid,	// file.cleaned.mlir:2:953
  input          idu_rtu_pst_dis_inst3_xreg_vld,	// file.cleaned.mlir:2:994
  input  [63:0]  idu_rtu_pst_xreg_dealloc_mask,	// file.cleaned.mlir:2:1035
                 lsu_rtu_wb_pipe3_wb_vreg_expand,	// file.cleaned.mlir:2:1076
  input          lsu_rtu_wb_pipe3_wb_vreg_vld,	// file.cleaned.mlir:2:1119
  input  [63:0]  vfpu_rtu_ex5_pipe6_wb_vreg_expand,	// file.cleaned.mlir:2:1158
  input          vfpu_rtu_ex5_pipe6_wb_vreg_vld,	// file.cleaned.mlir:2:1203
  input  [63:0]  vfpu_rtu_ex5_pipe7_wb_vreg_expand,	// file.cleaned.mlir:2:1244
  input          vfpu_rtu_ex5_pipe7_wb_vreg_vld,	// file.cleaned.mlir:2:1289
  output         pst_retired_xreg_wb,	// file.cleaned.mlir:2:1331
  output [5:0]   rtu_idu_alloc_xreg0,	// file.cleaned.mlir:2:1361
  output         rtu_idu_alloc_xreg0_vld,	// file.cleaned.mlir:2:1391
  output [5:0]   rtu_idu_alloc_xreg1,	// file.cleaned.mlir:2:1425
  output         rtu_idu_alloc_xreg1_vld,	// file.cleaned.mlir:2:1455
  output [5:0]   rtu_idu_alloc_xreg2,	// file.cleaned.mlir:2:1489
  output         rtu_idu_alloc_xreg2_vld,	// file.cleaned.mlir:2:1519
  output [5:0]   rtu_idu_alloc_xreg3,	// file.cleaned.mlir:2:1553
  output         rtu_idu_alloc_xreg3_vld,	// file.cleaned.mlir:2:1583
  output [191:0] rtu_idu_rt_recover_xreg	// file.cleaned.mlir:2:1617
);

  assign pst_retired_xreg_wb = 1'h1;	// file.cleaned.mlir:6:13, :7:5
  assign rtu_idu_alloc_xreg0 = 6'h0;	// file.cleaned.mlir:5:14, :7:5
  assign rtu_idu_alloc_xreg0_vld = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign rtu_idu_alloc_xreg1 = 6'h0;	// file.cleaned.mlir:5:14, :7:5
  assign rtu_idu_alloc_xreg1_vld = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign rtu_idu_alloc_xreg2 = 6'h0;	// file.cleaned.mlir:5:14, :7:5
  assign rtu_idu_alloc_xreg2_vld = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign rtu_idu_alloc_xreg3 = 6'h0;	// file.cleaned.mlir:5:14, :7:5
  assign rtu_idu_alloc_xreg3_vld = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign rtu_idu_rt_recover_xreg = 192'h0;	// file.cleaned.mlir:3:16, :7:5
endmodule

