FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TUB_CLK_IN\I";
2"CLOCK100_OUTH\I";
3"CLOCK100_OUTL\I";
4"CLOCK200_OUTL\I";
5"CLOCK200_OUTH\I";
6"EXTTRIG<15..0>\I";
7"TUBII_RT\I";
8"RAWTRIGS<3..0>\I";
9"GND\g";
10"GND\g";
11"UN$1$10H116$I8$A";
12"UN$1$10H116$I8$B";
13"SMELLIE_PULSE_OUT\I";
14"SMELLIE_DELAY_OUT\I";
15"SMELLIE_DELAY_IN\I";
16"TELLIE_DELAY_OUT\I";
17"TELLIE_PULSE_OUT\I";
18"TELLIE_DELAY_IN\I";
19"VTT\G";
20"UN$1$10E101$I2$Y";
21"UN$1$10E101$I2$A";
22"UN$1$10H116$I7$A";
23"UN$1$10H116$I7$B";
24"UN$1$10E101$I2$D";
%"TESTPOINT_L"
"1","(1675,4400)","0","misc","I1";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"20;
%"GND"
"1","(-300,4400)","0","misc","I10";
;
CDS_LIB"misc"
BODY_TYPE"PLUMBING"
HDL_POWER"GND";
"G\NAC"10;
%"RSMD0805"
"1","(50,3825)","1","resistors","I11";
;
$LOCATION"?"
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"19;
"B<0>"22;
%"RSMD0805"
"1","(-100,3825)","1","resistors","I12";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"19;
"B<0>"11;
%"RSMD0805"
"1","(-250,3825)","1","resistors","I13";
;
$LOCATION"?"
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"19;
"B<0>"12;
%"TESTPOINT_L"
"1","(-500,4700)","2","misc","I14";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"22;
%"TESTPOINT_L"
"1","(-500,4550)","2","misc","I15";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"10;
%"TESTPOINT_L"
"1","(-500,4250)","2","misc","I16";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"11;
%"TESTPOINT_L"
"1","(-500,4150)","2","misc","I17";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"12;
%"TESTPOINT_L"
"1","(1725,3425)","0","misc","I18";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"5;
%"TESTPOINT_L"
"1","(1725,3300)","0","misc","I19";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"4;
%"10E101"
"1","(900,4450)","0","ecl","I2";
;
TITLE"10E101"
ABBREV"10E101"
CDS_LIB"ecl";
"A <SIZE-1..0>"21;
"B <SIZE-1..0>"0;
"C <SIZE-1..0>"0;
"D <SIZE-1..0>"24;
"Y <SIZE-1..0>"1;
"Y <SIZE-1..0>* \B"20;
%"LATCHEXTTRIG"
"1","(325,1925)","0","tubii_lib","I20";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXTTRIG<15..0>"
VHDL_MODE"OUT"6;
%"TUBII_TRIGGERS"
"1","(525,1175)","2","tubii_lib","I21";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TUBII_RT"7;
"RAWTRIGS<3..0>"8;
%"ELLIE"
"1","(-2600,3375)","0","tubii_lib","I22";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SMELLIE_DELAY_IN"15;
"SMELLIE_DELAY_OUT"14;
"SMELLIE_PULSE_OUT"13;
"TELLIE_PULSE_OUT"17;
"TELLIE_DELAY_OUT"16;
"TELLIE_DELAY_IN"18;
%"TESTPOINT_L"
"1","(-600,4200)","0","misc","I23";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"9;
%"GND"
"1","(-750,4075)","0","misc","I24";
;
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"misc";
"G\NAC"9;
%"TESTPOINT_L"
"1","(1725,3100)","0","misc","I25";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"2;
%"TESTPOINT_L"
"1","(1725,2975)","0","misc","I26";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"3;
%"RSMD0805"
"1","(1250,3875)","1","resistors","I3";
;
VALUE"50"
$LOCATION"?"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"19;
"B<0>"20;
%"RSMD0805"
"1","(1100,3875)","1","resistors","I4";
;
$LOCATION"?"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"19;
"B<0>"1;
%"RSMD0805"
"1","(600,3825)","1","resistors","I5";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"19;
"B<0>"21;
%"RSMD0805"
"1","(475,3825)","1","resistors","I6";
;
VALUE"50"
$LOCATION"?"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"19;
"B<0>"24;
%"10H116"
"1","(300,4650)","0","ecl","I7";
;
SECTION"1"
CDS_LIB"ecl";
"Y <SIZE-1..0>* \B"0;
"Y <SIZE-1..0>"21;
"V"23;
"B <SIZE-1..0>* \B"23;
"A <SIZE-1..0>"22;
%"10H116"
"1","(300,4200)","0","ecl","I8";
;
SECTION"1"
CDS_LIB"ecl";
"Y <SIZE-1..0>* \B"0;
"Y <SIZE-1..0>"24;
"V"0;
"B <SIZE-1..0>* \B"12;
"A <SIZE-1..0>"11;
%"CSMD0805"
"1","(-75,4500)","0","capacitors","I9";
;
VALUE"0.1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"5%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"23;
"A<0>"10;
END.
