-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyramidal_hs_compute_derivatives_16 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Ix16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    Ix16_ce0 : OUT STD_LOGIC;
    Ix16_we0 : OUT STD_LOGIC;
    Ix16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Ix16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    Ix16_ce1 : OUT STD_LOGIC;
    Ix16_we1 : OUT STD_LOGIC;
    Ix16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Iy16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    Iy16_ce0 : OUT STD_LOGIC;
    Iy16_we0 : OUT STD_LOGIC;
    Iy16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Iy16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    Iy16_ce1 : OUT STD_LOGIC;
    Iy16_we1 : OUT STD_LOGIC;
    Iy16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 : OUT STD_LOGIC;
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    img2_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    img2_16_ce0 : OUT STD_LOGIC;
    img2_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    It16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    It16_ce0 : OUT STD_LOGIC;
    It16_we0 : OUT STD_LOGIC;
    It16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pyramidal_hs_compute_derivatives_16 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv129_lc_1 : STD_LOGIC_VECTOR (128 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010101010101010101010101010101010101010101010101010101010101010110";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_2B : STD_LOGIC_VECTOR (10 downto 0) := "00000101011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln70_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln70_reg_1575 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln70_reg_1575_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_1575_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln70_fu_729_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_reg_1579 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_fu_749_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_1_reg_1586_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_fu_757_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_2_reg_1591_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln80_fu_765_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln80_reg_1598 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_fu_787_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln71_reg_1603_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln73_2_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_2_reg_1609_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal It16_addr_reg_1613 : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal It16_addr_reg_1613_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618 : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ix16_addr_reg_1618_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623 : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Iy16_addr_reg_1623_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_addr_reg_1628 : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_addr_reg_1628_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_addr_reg_1628_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_addr_reg_1628_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_addr_reg_1628_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_addr_reg_1628_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_addr_reg_1628_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal img2_16_addr_reg_1628_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_reg_1633 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_1633_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_1633_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_1633_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_1633_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_1633_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_1633_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_1633_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln70_fu_905_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln70_reg_1643 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln70_reg_1643_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_78_reg_1652 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_79_reg_1657 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln71_1_fu_929_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_1_reg_1662 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln71_1_reg_1662_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_reg_1900 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln78_1_reg_1905 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_2_reg_1910 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_84_reg_1915 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln79_1_reg_1920 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln79_2_reg_1925 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln80_fu_1524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter9_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter10_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter11_storemerge_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_1_fu_864_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln79_3_fu_1072_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln79_4_fu_1091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln80_2_fu_1110_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_3_fu_1158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln78_6_fu_1206_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_136 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln71_fu_827_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_load : STD_LOGIC_VECTOR (4 downto 0);
    signal y_fu_140 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_sig_allocacmp_y_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_fu_144 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln70_fu_711_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (8 downto 0);
    signal Ix16_we1_local : STD_LOGIC;
    signal Ix16_ce1_local : STD_LOGIC;
    signal Ix16_we0_local : STD_LOGIC;
    signal select_ln78_fu_1535_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Ix16_ce0_local : STD_LOGIC;
    signal Iy16_we1_local : STD_LOGIC;
    signal Iy16_ce1_local : STD_LOGIC;
    signal Iy16_we0_local : STD_LOGIC;
    signal select_ln79_fu_1547_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Iy16_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local : STD_LOGIC;
    signal p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal img2_16_ce0_local : STD_LOGIC;
    signal It16_we0_local : STD_LOGIC;
    signal It16_ce0_local : STD_LOGIC;
    signal grp_fu_625_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_625_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal grp_fu_630_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_649_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_668_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln71_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln79_fu_737_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln79_2_fu_743_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_769_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_791_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln73_1_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_3_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_2_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_1_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln80_fu_855_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_fu_858_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln71_1_fu_875_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln71_1_fu_875_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln71_1_fu_875_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln79_1_fu_891_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln71_fu_896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_769_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_625_p2 : STD_LOGIC_VECTOR (128 downto 0);
    signal grp_fu_791_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln70_fu_936_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln70_fu_936_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln70_fu_936_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_fu_942_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_71_fu_952_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_72_fu_962_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_73_fu_970_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln78_fu_978_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln79_fu_991_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln79_fu_991_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln79_fu_991_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_74_fu_997_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_75_fu_1007_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_76_fu_1017_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_fu_1025_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln79_1_fu_1033_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_fu_1043_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl1_fu_1050_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln79_3_fu_1037_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln79_2_fu_1063_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln79_3_fu_1066_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln79_4_fu_1057_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln79_4_fu_1085_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_fu_982_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln80_1_fu_1104_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln78_fu_1123_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln78_fu_1132_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln78_fu_1132_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln78_fu_1132_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_81_fu_1138_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln78_2_fu_1148_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln78_2_fu_1152_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln78_1_fu_1171_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln78_1_fu_1180_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln78_1_fu_1180_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln78_1_fu_1180_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_82_fu_1186_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln78_5_fu_1196_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln78_3_fu_1200_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1219_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_1238_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_1257_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1219_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_1238_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_1257_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_1276_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_1276_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_1299_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_fu_1318_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_fu_1337_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_1299_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_fu_1318_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_fu_1337_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_1356_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_1356_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln78_fu_1295_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln78_1_fu_1375_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln78_fu_1379_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln78_1_fu_1393_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_630_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_649_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_668_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_fu_1419_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_fu_1419_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_64_fu_1442_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_64_fu_1442_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln79_fu_1438_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln79_1_fu_1461_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln79_fu_1465_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln79_1_fu_1479_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_68_fu_1505_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_68_fu_1505_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln78_2_fu_1530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln79_2_fu_1542_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_625_p00 : STD_LOGIC_VECTOR (128 downto 0);
    signal mul_ln70_fu_936_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln71_1_fu_875_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln78_1_fu_1180_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln78_fu_1132_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln79_fu_991_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_426 : BOOLEAN;
    signal ap_condition_1295 : BOOLEAN;
    signal grp_fu_630_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_630_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_630_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_649_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_649_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_649_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_668_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_668_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_668_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_1219_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_1219_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_1219_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_1238_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_1238_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_1238_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_1257_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_1257_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_1257_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1276_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1276_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1276_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1299_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1299_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1299_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1318_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1318_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1318_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_1337_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_1337_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_1337_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_1356_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_1356_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_1356_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_1419_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_1419_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_1419_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_1442_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_1442_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_1442_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_68_fu_1505_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_68_fu_1505_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_68_fu_1505_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pyramidal_hs_mul_64ns_66ns_129_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (65 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (128 downto 0) );
    end component;


    component pyramidal_hs_sparsemux_7_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_urem_5ns_3ns_2_9_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component pyramidal_hs_mul_5ns_7ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component pyramidal_hs_mul_4ns_6ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component pyramidal_hs_sparsemux_7_2_16_1_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pyramidal_hs_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_64ns_66ns_129_5_1_U68 : component pyramidal_hs_mul_64ns_66ns_129_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 66,
        dout_WIDTH => 129)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_625_p0,
        din1 => grp_fu_625_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_625_p2);

    sparsemux_7_2_16_1_1_U69 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0,
        def => grp_fu_630_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => grp_fu_630_p9);

    sparsemux_7_2_16_1_1_U70 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0,
        def => grp_fu_649_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => grp_fu_649_p9);

    sparsemux_7_2_16_1_1_U71 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0,
        def => grp_fu_668_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => grp_fu_668_p9);

    urem_5ns_3ns_2_9_1_U72 : component pyramidal_hs_urem_5ns_3ns_2_9_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln70_2_fu_757_p3,
        din1 => grp_fu_769_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_769_p2);

    urem_5ns_3ns_2_9_1_U73 : component pyramidal_hs_urem_5ns_3ns_2_9_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln70_fu_729_p3,
        din1 => grp_fu_791_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_791_p2);

    mul_5ns_7ns_11_1_1_U74 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln71_1_fu_875_p0,
        din1 => mul_ln71_1_fu_875_p1,
        dout => mul_ln71_1_fu_875_p2);

    mul_5ns_7ns_11_1_1_U75 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln70_fu_936_p0,
        din1 => mul_ln70_fu_936_p1,
        dout => mul_ln70_fu_936_p2);

    mul_5ns_7ns_11_1_1_U76 : component pyramidal_hs_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln79_fu_991_p0,
        din1 => mul_ln79_fu_991_p1,
        dout => mul_ln79_fu_991_p2);

    mul_4ns_6ns_9_1_1_U77 : component pyramidal_hs_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul_ln78_fu_1132_p0,
        din1 => mul_ln78_fu_1132_p1,
        dout => mul_ln78_fu_1132_p2);

    mul_4ns_6ns_9_1_1_U78 : component pyramidal_hs_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul_ln78_1_fu_1180_p0,
        din1 => mul_ln78_1_fu_1180_p1,
        dout => mul_ln78_1_fu_1180_p2);

    sparsemux_7_2_16_1_1_x_U79 : component pyramidal_hs_sparsemux_7_2_16_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0,
        def => tmp_fu_1219_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => tmp_fu_1219_p9);

    sparsemux_7_2_16_1_1_x_U80 : component pyramidal_hs_sparsemux_7_2_16_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0,
        def => tmp_s_fu_1238_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => tmp_s_fu_1238_p9);

    sparsemux_7_2_16_1_1_x_U81 : component pyramidal_hs_sparsemux_7_2_16_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0,
        def => tmp_51_fu_1257_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => tmp_51_fu_1257_p9);

    sparsemux_7_2_16_1_1_U82 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_fu_1219_p9,
        din1 => tmp_s_fu_1238_p9,
        din2 => tmp_51_fu_1257_p9,
        def => tmp_52_fu_1276_p7,
        sel => trunc_ln70_reg_1643_pp0_iter9_reg,
        dout => tmp_52_fu_1276_p9);

    sparsemux_7_2_16_1_1_U83 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0,
        def => tmp_53_fu_1299_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => tmp_53_fu_1299_p9);

    sparsemux_7_2_16_1_1_U84 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0,
        def => tmp_54_fu_1318_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => tmp_54_fu_1318_p9);

    sparsemux_7_2_16_1_1_U85 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0,
        din1 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0,
        din2 => p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0,
        def => tmp_55_fu_1337_p7,
        sel => trunc_ln71_1_reg_1662_pp0_iter9_reg,
        dout => tmp_55_fu_1337_p9);

    sparsemux_7_2_16_1_1_U86 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_53_fu_1299_p9,
        din1 => tmp_54_fu_1318_p9,
        din2 => tmp_55_fu_1337_p9,
        def => tmp_56_fu_1356_p7,
        sel => trunc_ln70_reg_1643_pp0_iter9_reg,
        dout => tmp_56_fu_1356_p9);

    sparsemux_7_2_16_1_1_x_U87 : component pyramidal_hs_sparsemux_7_2_16_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_630_p9,
        din1 => grp_fu_649_p9,
        din2 => grp_fu_668_p9,
        def => tmp_60_fu_1419_p7,
        sel => trunc_ln70_reg_1643_pp0_iter9_reg,
        dout => tmp_60_fu_1419_p9);

    sparsemux_7_2_16_1_1_U88 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_630_p9,
        din1 => grp_fu_649_p9,
        din2 => grp_fu_668_p9,
        def => tmp_64_fu_1442_p7,
        sel => trunc_ln70_reg_1643_pp0_iter9_reg,
        dout => tmp_64_fu_1442_p9);

    sparsemux_7_2_16_1_1_U89 : component pyramidal_hs_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_630_p9,
        din1 => grp_fu_649_p9,
        din2 => grp_fu_668_p9,
        def => tmp_68_fu_1505_p7,
        sel => trunc_ln70_reg_1643_pp0_iter9_reg,
        dout => tmp_68_fu_1505_p9);

    flow_control_loop_pipe_sequential_init_U : component pyramidal_hs_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter11_storemerge_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if (((or_ln73_2_reg_1609_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter9_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter11_storemerge_reg_613 <= sub_ln80_fu_1524_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_storemerge_reg_613 <= ap_phi_reg_pp0_iter10_storemerge_reg_613;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_storemerge_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_426)) then
                if (((or_ln73_2_reg_1609 = ap_const_lv1_1) and (icmp_ln70_reg_1575 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_storemerge_reg_613 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_storemerge_reg_613 <= ap_phi_reg_pp0_iter1_storemerge_reg_613;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln70_fu_705_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_144 <= add_ln70_fu_711_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_144 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln70_fu_705_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_136 <= add_ln71_fu_827_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_136 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    y_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln70_fu_705_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    y_fu_140 <= select_ln70_2_fu_757_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_140 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                It16_addr_reg_1613 <= zext_ln80_1_fu_864_p1(8 - 1 downto 0);
                Ix16_addr_reg_1618 <= zext_ln80_1_fu_864_p1(8 - 1 downto 0);
                Iy16_addr_reg_1623 <= zext_ln80_1_fu_864_p1(8 - 1 downto 0);
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln70_reg_1575 <= icmp_ln70_fu_705_p2;
                icmp_ln70_reg_1575_pp0_iter1_reg <= icmp_ln70_reg_1575;
                img2_16_addr_reg_1628 <= zext_ln80_1_fu_864_p1(8 - 1 downto 0);
                or_ln73_2_reg_1609 <= or_ln73_2_fu_821_p2;
                or_ln73_2_reg_1609_pp0_iter1_reg <= or_ln73_2_reg_1609;
                select_ln70_1_reg_1586 <= select_ln70_1_fu_749_p3;
                select_ln70_1_reg_1586_pp0_iter1_reg <= select_ln70_1_reg_1586;
                select_ln70_2_reg_1591 <= select_ln70_2_fu_757_p3;
                select_ln70_2_reg_1591_pp0_iter1_reg <= select_ln70_2_reg_1591;
                select_ln70_reg_1579 <= select_ln70_fu_729_p3;
                tmp_80_reg_1633 <= mul_ln71_1_fu_875_p2(10 downto 7);
                trunc_ln71_reg_1603 <= trunc_ln71_fu_787_p1;
                trunc_ln71_reg_1603_pp0_iter1_reg <= trunc_ln71_reg_1603;
                trunc_ln80_reg_1598 <= trunc_ln80_fu_765_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                It16_addr_reg_1613_pp0_iter10_reg <= It16_addr_reg_1613_pp0_iter9_reg;
                It16_addr_reg_1613_pp0_iter2_reg <= It16_addr_reg_1613;
                It16_addr_reg_1613_pp0_iter3_reg <= It16_addr_reg_1613_pp0_iter2_reg;
                It16_addr_reg_1613_pp0_iter4_reg <= It16_addr_reg_1613_pp0_iter3_reg;
                It16_addr_reg_1613_pp0_iter5_reg <= It16_addr_reg_1613_pp0_iter4_reg;
                It16_addr_reg_1613_pp0_iter6_reg <= It16_addr_reg_1613_pp0_iter5_reg;
                It16_addr_reg_1613_pp0_iter7_reg <= It16_addr_reg_1613_pp0_iter6_reg;
                It16_addr_reg_1613_pp0_iter8_reg <= It16_addr_reg_1613_pp0_iter7_reg;
                It16_addr_reg_1613_pp0_iter9_reg <= It16_addr_reg_1613_pp0_iter8_reg;
                Ix16_addr_reg_1618_pp0_iter10_reg <= Ix16_addr_reg_1618_pp0_iter9_reg;
                Ix16_addr_reg_1618_pp0_iter2_reg <= Ix16_addr_reg_1618;
                Ix16_addr_reg_1618_pp0_iter3_reg <= Ix16_addr_reg_1618_pp0_iter2_reg;
                Ix16_addr_reg_1618_pp0_iter4_reg <= Ix16_addr_reg_1618_pp0_iter3_reg;
                Ix16_addr_reg_1618_pp0_iter5_reg <= Ix16_addr_reg_1618_pp0_iter4_reg;
                Ix16_addr_reg_1618_pp0_iter6_reg <= Ix16_addr_reg_1618_pp0_iter5_reg;
                Ix16_addr_reg_1618_pp0_iter7_reg <= Ix16_addr_reg_1618_pp0_iter6_reg;
                Ix16_addr_reg_1618_pp0_iter8_reg <= Ix16_addr_reg_1618_pp0_iter7_reg;
                Ix16_addr_reg_1618_pp0_iter9_reg <= Ix16_addr_reg_1618_pp0_iter8_reg;
                Iy16_addr_reg_1623_pp0_iter10_reg <= Iy16_addr_reg_1623_pp0_iter9_reg;
                Iy16_addr_reg_1623_pp0_iter2_reg <= Iy16_addr_reg_1623;
                Iy16_addr_reg_1623_pp0_iter3_reg <= Iy16_addr_reg_1623_pp0_iter2_reg;
                Iy16_addr_reg_1623_pp0_iter4_reg <= Iy16_addr_reg_1623_pp0_iter3_reg;
                Iy16_addr_reg_1623_pp0_iter5_reg <= Iy16_addr_reg_1623_pp0_iter4_reg;
                Iy16_addr_reg_1623_pp0_iter6_reg <= Iy16_addr_reg_1623_pp0_iter5_reg;
                Iy16_addr_reg_1623_pp0_iter7_reg <= Iy16_addr_reg_1623_pp0_iter6_reg;
                Iy16_addr_reg_1623_pp0_iter8_reg <= Iy16_addr_reg_1623_pp0_iter7_reg;
                Iy16_addr_reg_1623_pp0_iter9_reg <= Iy16_addr_reg_1623_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln70_reg_1575_pp0_iter10_reg <= icmp_ln70_reg_1575_pp0_iter9_reg;
                icmp_ln70_reg_1575_pp0_iter2_reg <= icmp_ln70_reg_1575_pp0_iter1_reg;
                icmp_ln70_reg_1575_pp0_iter3_reg <= icmp_ln70_reg_1575_pp0_iter2_reg;
                icmp_ln70_reg_1575_pp0_iter4_reg <= icmp_ln70_reg_1575_pp0_iter3_reg;
                icmp_ln70_reg_1575_pp0_iter5_reg <= icmp_ln70_reg_1575_pp0_iter4_reg;
                icmp_ln70_reg_1575_pp0_iter6_reg <= icmp_ln70_reg_1575_pp0_iter5_reg;
                icmp_ln70_reg_1575_pp0_iter7_reg <= icmp_ln70_reg_1575_pp0_iter6_reg;
                icmp_ln70_reg_1575_pp0_iter8_reg <= icmp_ln70_reg_1575_pp0_iter7_reg;
                icmp_ln70_reg_1575_pp0_iter9_reg <= icmp_ln70_reg_1575_pp0_iter8_reg;
                img2_16_addr_reg_1628_pp0_iter2_reg <= img2_16_addr_reg_1628;
                img2_16_addr_reg_1628_pp0_iter3_reg <= img2_16_addr_reg_1628_pp0_iter2_reg;
                img2_16_addr_reg_1628_pp0_iter4_reg <= img2_16_addr_reg_1628_pp0_iter3_reg;
                img2_16_addr_reg_1628_pp0_iter5_reg <= img2_16_addr_reg_1628_pp0_iter4_reg;
                img2_16_addr_reg_1628_pp0_iter6_reg <= img2_16_addr_reg_1628_pp0_iter5_reg;
                img2_16_addr_reg_1628_pp0_iter7_reg <= img2_16_addr_reg_1628_pp0_iter6_reg;
                img2_16_addr_reg_1628_pp0_iter8_reg <= img2_16_addr_reg_1628_pp0_iter7_reg;
                or_ln73_2_reg_1609_pp0_iter10_reg <= or_ln73_2_reg_1609_pp0_iter9_reg;
                or_ln73_2_reg_1609_pp0_iter2_reg <= or_ln73_2_reg_1609_pp0_iter1_reg;
                or_ln73_2_reg_1609_pp0_iter3_reg <= or_ln73_2_reg_1609_pp0_iter2_reg;
                or_ln73_2_reg_1609_pp0_iter4_reg <= or_ln73_2_reg_1609_pp0_iter3_reg;
                or_ln73_2_reg_1609_pp0_iter5_reg <= or_ln73_2_reg_1609_pp0_iter4_reg;
                or_ln73_2_reg_1609_pp0_iter6_reg <= or_ln73_2_reg_1609_pp0_iter5_reg;
                or_ln73_2_reg_1609_pp0_iter7_reg <= or_ln73_2_reg_1609_pp0_iter6_reg;
                or_ln73_2_reg_1609_pp0_iter8_reg <= or_ln73_2_reg_1609_pp0_iter7_reg;
                or_ln73_2_reg_1609_pp0_iter9_reg <= or_ln73_2_reg_1609_pp0_iter8_reg;
                select_ln70_1_reg_1586_pp0_iter2_reg <= select_ln70_1_reg_1586_pp0_iter1_reg;
                select_ln70_1_reg_1586_pp0_iter3_reg <= select_ln70_1_reg_1586_pp0_iter2_reg;
                select_ln70_1_reg_1586_pp0_iter4_reg <= select_ln70_1_reg_1586_pp0_iter3_reg;
                select_ln70_1_reg_1586_pp0_iter5_reg <= select_ln70_1_reg_1586_pp0_iter4_reg;
                select_ln70_1_reg_1586_pp0_iter6_reg <= select_ln70_1_reg_1586_pp0_iter5_reg;
                select_ln70_1_reg_1586_pp0_iter7_reg <= select_ln70_1_reg_1586_pp0_iter6_reg;
                select_ln70_1_reg_1586_pp0_iter8_reg <= select_ln70_1_reg_1586_pp0_iter7_reg;
                select_ln70_2_reg_1591_pp0_iter2_reg <= select_ln70_2_reg_1591_pp0_iter1_reg;
                select_ln70_2_reg_1591_pp0_iter3_reg <= select_ln70_2_reg_1591_pp0_iter2_reg;
                select_ln70_2_reg_1591_pp0_iter4_reg <= select_ln70_2_reg_1591_pp0_iter3_reg;
                select_ln70_2_reg_1591_pp0_iter5_reg <= select_ln70_2_reg_1591_pp0_iter4_reg;
                select_ln70_2_reg_1591_pp0_iter6_reg <= select_ln70_2_reg_1591_pp0_iter5_reg;
                select_ln70_2_reg_1591_pp0_iter7_reg <= select_ln70_2_reg_1591_pp0_iter6_reg;
                select_ln70_2_reg_1591_pp0_iter8_reg <= select_ln70_2_reg_1591_pp0_iter7_reg;
                tmp_78_reg_1652 <= grp_fu_625_p2(68 downto 66);
                tmp_79_reg_1657 <= grp_fu_625_p2(70 downto 66);
                tmp_80_reg_1633_pp0_iter2_reg <= tmp_80_reg_1633;
                tmp_80_reg_1633_pp0_iter3_reg <= tmp_80_reg_1633_pp0_iter2_reg;
                tmp_80_reg_1633_pp0_iter4_reg <= tmp_80_reg_1633_pp0_iter3_reg;
                tmp_80_reg_1633_pp0_iter5_reg <= tmp_80_reg_1633_pp0_iter4_reg;
                tmp_80_reg_1633_pp0_iter6_reg <= tmp_80_reg_1633_pp0_iter5_reg;
                tmp_80_reg_1633_pp0_iter7_reg <= tmp_80_reg_1633_pp0_iter6_reg;
                tmp_80_reg_1633_pp0_iter8_reg <= tmp_80_reg_1633_pp0_iter7_reg;
                tmp_83_reg_1900 <= sub_ln78_fu_1379_p2(16 downto 16);
                tmp_84_reg_1915 <= sub_ln79_fu_1465_p2(16 downto 16);
                trunc_ln70_reg_1643 <= trunc_ln70_fu_905_p1;
                trunc_ln70_reg_1643_pp0_iter9_reg <= trunc_ln70_reg_1643;
                trunc_ln71_1_reg_1662 <= trunc_ln71_1_fu_929_p1;
                trunc_ln71_1_reg_1662_pp0_iter9_reg <= trunc_ln71_1_reg_1662;
                trunc_ln71_reg_1603_pp0_iter2_reg <= trunc_ln71_reg_1603_pp0_iter1_reg;
                trunc_ln71_reg_1603_pp0_iter3_reg <= trunc_ln71_reg_1603_pp0_iter2_reg;
                trunc_ln71_reg_1603_pp0_iter4_reg <= trunc_ln71_reg_1603_pp0_iter3_reg;
                trunc_ln71_reg_1603_pp0_iter5_reg <= trunc_ln71_reg_1603_pp0_iter4_reg;
                trunc_ln71_reg_1603_pp0_iter6_reg <= trunc_ln71_reg_1603_pp0_iter5_reg;
                trunc_ln71_reg_1603_pp0_iter7_reg <= trunc_ln71_reg_1603_pp0_iter6_reg;
                trunc_ln71_reg_1603_pp0_iter8_reg <= trunc_ln71_reg_1603_pp0_iter7_reg;
                trunc_ln78_1_reg_1905 <= sub_ln78_1_fu_1393_p2(16 downto 1);
                trunc_ln78_2_reg_1910 <= sub_ln78_fu_1379_p2(16 downto 1);
                trunc_ln79_1_reg_1920 <= sub_ln79_1_fu_1479_p2(16 downto 1);
                trunc_ln79_2_reg_1925 <= sub_ln79_fu_1465_p2(16 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter10_storemerge_reg_613 <= ap_phi_reg_pp0_iter9_storemerge_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_storemerge_reg_613 <= ap_phi_reg_pp0_iter0_storemerge_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_storemerge_reg_613 <= ap_phi_reg_pp0_iter2_storemerge_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_storemerge_reg_613 <= ap_phi_reg_pp0_iter3_storemerge_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_storemerge_reg_613 <= ap_phi_reg_pp0_iter4_storemerge_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_storemerge_reg_613 <= ap_phi_reg_pp0_iter5_storemerge_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter7_storemerge_reg_613 <= ap_phi_reg_pp0_iter6_storemerge_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_storemerge_reg_613 <= ap_phi_reg_pp0_iter7_storemerge_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter9_storemerge_reg_613 <= ap_phi_reg_pp0_iter8_storemerge_reg_613;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    It16_address0 <= It16_addr_reg_1613_pp0_iter10_reg;
    It16_ce0 <= It16_ce0_local;

    It16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            It16_ce0_local <= ap_const_logic_1;
        else 
            It16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    It16_d0 <= ap_phi_reg_pp0_iter11_storemerge_reg_613;
    It16_we0 <= It16_we0_local;

    It16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            It16_we0_local <= ap_const_logic_1;
        else 
            It16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    Ix16_address0 <= Ix16_addr_reg_1618_pp0_iter10_reg;
    Ix16_address1 <= zext_ln80_1_fu_864_p1(8 - 1 downto 0);
    Ix16_ce0 <= Ix16_ce0_local;

    Ix16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            Ix16_ce0_local <= ap_const_logic_1;
        else 
            Ix16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    Ix16_ce1 <= Ix16_ce1_local;

    Ix16_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Ix16_ce1_local <= ap_const_logic_1;
        else 
            Ix16_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    Ix16_d0 <= select_ln78_fu_1535_p3;
    Ix16_d1 <= ap_const_lv16_0;
    Ix16_we0 <= Ix16_we0_local;

    Ix16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter10_reg, or_ln73_2_reg_1609_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (or_ln73_2_reg_1609_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter10_reg = ap_const_lv1_0))) then 
            Ix16_we0_local <= ap_const_logic_1;
        else 
            Ix16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    Ix16_we1 <= Ix16_we1_local;

    Ix16_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln70_reg_1575, ap_block_pp0_stage0_11001, or_ln73_2_reg_1609)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln73_2_reg_1609 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln70_reg_1575 = ap_const_lv1_0))) then 
            Ix16_we1_local <= ap_const_logic_1;
        else 
            Ix16_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    Iy16_address0 <= Iy16_addr_reg_1623_pp0_iter10_reg;
    Iy16_address1 <= zext_ln80_1_fu_864_p1(8 - 1 downto 0);
    Iy16_ce0 <= Iy16_ce0_local;

    Iy16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            Iy16_ce0_local <= ap_const_logic_1;
        else 
            Iy16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    Iy16_ce1 <= Iy16_ce1_local;

    Iy16_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Iy16_ce1_local <= ap_const_logic_1;
        else 
            Iy16_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    Iy16_d0 <= select_ln79_fu_1547_p3;
    Iy16_d1 <= ap_const_lv16_0;
    Iy16_we0 <= Iy16_we0_local;

    Iy16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter10_reg, or_ln73_2_reg_1609_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (or_ln73_2_reg_1609_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter10_reg = ap_const_lv1_0))) then 
            Iy16_we0_local <= ap_const_logic_1;
        else 
            Iy16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    Iy16_we1 <= Iy16_we1_local;

    Iy16_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln70_reg_1575, ap_block_pp0_stage0_11001, or_ln73_2_reg_1609)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln73_2_reg_1609 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln70_reg_1575 = ap_const_lv1_0))) then 
            Iy16_we1_local <= ap_const_logic_1;
        else 
            Iy16_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln70_fu_711_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv9_1));
    add_ln71_fu_827_p2 <= std_logic_vector(unsigned(select_ln70_fu_729_p3) + unsigned(ap_const_lv5_1));
    add_ln78_1_fu_1171_p2 <= std_logic_vector(unsigned(trunc_ln71_reg_1603_pp0_iter8_reg) + unsigned(ap_const_lv4_F));
    add_ln78_2_fu_1152_p2 <= std_logic_vector(unsigned(sub_ln70_fu_982_p2) + unsigned(zext_ln78_2_fu_1148_p1));
    add_ln78_3_fu_1200_p2 <= std_logic_vector(unsigned(sub_ln70_fu_982_p2) + unsigned(zext_ln78_5_fu_1196_p1));
    add_ln78_fu_1123_p2 <= std_logic_vector(unsigned(trunc_ln71_reg_1603_pp0_iter8_reg) + unsigned(ap_const_lv4_1));
    add_ln79_1_fu_891_p2 <= std_logic_vector(unsigned(select_ln70_2_reg_1591_pp0_iter3_reg) + unsigned(ap_const_lv5_1F));
    add_ln79_2_fu_743_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_load) + unsigned(ap_const_lv5_1));
    add_ln79_3_fu_1066_p2 <= std_logic_vector(unsigned(sub_ln79_3_fu_1037_p2) + unsigned(zext_ln79_2_fu_1063_p1));
    add_ln79_4_fu_1085_p2 <= std_logic_vector(unsigned(sub_ln79_4_fu_1057_p2) + unsigned(zext_ln79_2_fu_1063_p1));
    add_ln79_fu_737_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_y_load) + unsigned(ap_const_lv5_2));
    add_ln80_1_fu_1104_p2 <= std_logic_vector(unsigned(sub_ln70_fu_982_p2) + unsigned(zext_ln79_2_fu_1063_p1));
    add_ln80_fu_858_p2 <= std_logic_vector(unsigned(tmp_69_fu_848_p3) + unsigned(zext_ln80_fu_855_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1295_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, ap_block_pp0_stage0)
    begin
                ap_condition_1295 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0));
    end process;


    ap_condition_426_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_426 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln70_fu_705_p2)
    begin
        if (((icmp_ln70_fu_705_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_storemerge_reg_613 <= "XXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_144)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_144;
        end if; 
    end process;


    ap_sig_allocacmp_x_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_136, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_x_load <= x_fu_136;
        end if; 
    end process;


    ap_sig_allocacmp_y_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, y_fu_140)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_y_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_y_load <= y_fu_140;
        end if; 
    end process;

    grp_fu_625_p0 <= grp_fu_625_p00(64 - 1 downto 0);
    grp_fu_625_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln71_fu_896_p1),129));
    grp_fu_625_p1 <= ap_const_lv129_lc_1(66 - 1 downto 0);
    grp_fu_630_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_649_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_668_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_769_p1 <= ap_const_lv5_3(3 - 1 downto 0);
    grp_fu_791_p1 <= ap_const_lv5_3(3 - 1 downto 0);
    icmp_ln70_fu_705_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv9_100) else "0";
    icmp_ln71_fu_723_p2 <= "1" when (ap_sig_allocacmp_x_load = ap_const_lv5_10) else "0";
    icmp_ln73_1_fu_781_p2 <= "1" when (select_ln70_2_fu_757_p3 = ap_const_lv5_F) else "0";
    icmp_ln73_2_fu_797_p2 <= "1" when (select_ln70_fu_729_p3 = ap_const_lv5_0) else "0";
    icmp_ln73_3_fu_803_p2 <= "1" when (select_ln70_fu_729_p3 = ap_const_lv5_F) else "0";
    icmp_ln73_fu_775_p2 <= "1" when (select_ln70_2_fu_757_p3 = ap_const_lv5_0) else "0";
    img2_16_address0 <= img2_16_addr_reg_1628_pp0_iter8_reg;
    img2_16_ce0 <= img2_16_ce0_local;

    img2_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            img2_16_ce0_local <= ap_const_logic_1;
        else 
            img2_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln70_fu_936_p0 <= mul_ln70_fu_936_p00(5 - 1 downto 0);
    mul_ln70_fu_936_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln70_2_reg_1591_pp0_iter8_reg),11));
    mul_ln70_fu_936_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln71_1_fu_875_p0 <= mul_ln71_1_fu_875_p00(5 - 1 downto 0);
    mul_ln71_1_fu_875_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln70_reg_1579),11));
    mul_ln71_1_fu_875_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln78_1_fu_1180_p0 <= mul_ln78_1_fu_1180_p00(4 - 1 downto 0);
    mul_ln78_1_fu_1180_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln78_1_fu_1171_p2),9));
    mul_ln78_1_fu_1180_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    mul_ln78_fu_1132_p0 <= mul_ln78_fu_1132_p00(4 - 1 downto 0);
    mul_ln78_fu_1132_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln78_fu_1123_p2),9));
    mul_ln78_fu_1132_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    mul_ln79_fu_991_p0 <= mul_ln79_fu_991_p00(5 - 1 downto 0);
    mul_ln79_fu_991_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln70_1_reg_1586_pp0_iter8_reg),11));
    mul_ln79_fu_991_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    or_ln73_1_fu_815_p2 <= (icmp_ln73_fu_775_p2 or icmp_ln73_2_fu_797_p2);
    or_ln73_2_fu_821_p2 <= (or_ln73_fu_809_p2 or or_ln73_1_fu_815_p2);
    or_ln73_fu_809_p2 <= (icmp_ln73_3_fu_803_p2 or icmp_ln73_1_fu_781_p2);
    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local_assign_proc : process(trunc_ln70_reg_1643, trunc_ln71_1_reg_1662, zext_ln79_3_fu_1072_p1, zext_ln79_4_fu_1091_p1, zext_ln80_2_fu_1110_p1, zext_ln78_3_fu_1158_p1, zext_ln78_6_fu_1206_p1, ap_condition_1295)
    begin
        if ((ap_const_boolean_1 = ap_condition_1295)) then
            if (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local <= zext_ln80_2_fu_1110_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local <= zext_ln79_4_fu_1091_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local <= zext_ln79_3_fu_1072_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local <= zext_ln78_6_fu_1206_p1(6 - 1 downto 0);
            elsif (((trunc_ln71_1_reg_1662 = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2))) then 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local <= zext_ln78_3_fu_1158_p1(6 - 1 downto 0);
            else 
                p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local <= "XXXXXX";
            end if;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local <= "XXXXXX";
        end if; 
    end process;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 <= p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local;

    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln70_reg_1575_pp0_iter8_reg, or_ln73_2_reg_1609_pp0_iter8_reg, trunc_ln70_reg_1643, trunc_ln71_1_reg_1662)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_0) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_1) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_2) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 
    = ap_const_lv2_1) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln71_1_reg_1662 = ap_const_lv2_0) and (trunc_ln70_reg_1643 = ap_const_lv2_2) and (or_ln73_2_reg_1609_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln70_reg_1575_pp0_iter8_reg = ap_const_lv1_0)))) then 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_fu_1050_p3 <= (tmp_79_reg_1657 & ap_const_lv1_0);
    p_shl_fu_1043_p3 <= (tmp_78_reg_1652 & ap_const_lv3_0);
    select_ln70_1_fu_749_p3 <= 
        add_ln79_fu_737_p2 when (icmp_ln71_fu_723_p2(0) = '1') else 
        add_ln79_2_fu_743_p2;
    select_ln70_2_fu_757_p3 <= 
        add_ln79_2_fu_743_p2 when (icmp_ln71_fu_723_p2(0) = '1') else 
        ap_sig_allocacmp_y_load;
    select_ln70_fu_729_p3 <= 
        ap_const_lv5_0 when (icmp_ln71_fu_723_p2(0) = '1') else 
        ap_sig_allocacmp_x_load;
    select_ln78_fu_1535_p3 <= 
        sub_ln78_2_fu_1530_p2 when (tmp_83_reg_1900(0) = '1') else 
        trunc_ln78_2_reg_1910;
    select_ln79_fu_1547_p3 <= 
        sub_ln79_2_fu_1542_p2 when (tmp_84_reg_1915(0) = '1') else 
        trunc_ln79_2_reg_1925;
        sext_ln71_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln79_1_fu_891_p2),64));

        sext_ln78_1_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_56_fu_1356_p9),17));

        sext_ln78_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_52_fu_1276_p9),17));

        sext_ln79_1_fu_1461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_64_fu_1442_p9),17));

        sext_ln79_fu_1438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_60_fu_1419_p9),17));

    sub_ln70_fu_982_p2 <= std_logic_vector(unsigned(tmp_73_fu_970_p3) - unsigned(zext_ln78_fu_978_p1));
    sub_ln78_1_fu_1393_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sub_ln78_fu_1379_p2));
    sub_ln78_2_fu_1530_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln78_1_reg_1905));
    sub_ln78_fu_1379_p2 <= std_logic_vector(signed(sext_ln78_fu_1295_p1) - signed(sext_ln78_1_fu_1375_p1));
    sub_ln79_1_fu_1479_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sub_ln79_fu_1465_p2));
    sub_ln79_2_fu_1542_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln79_1_reg_1920));
    sub_ln79_3_fu_1037_p2 <= std_logic_vector(unsigned(tmp_77_fu_1025_p3) - unsigned(zext_ln79_1_fu_1033_p1));
    sub_ln79_4_fu_1057_p2 <= std_logic_vector(unsigned(p_shl_fu_1043_p3) - unsigned(p_shl1_fu_1050_p3));
    sub_ln79_fu_1465_p2 <= std_logic_vector(signed(sext_ln79_fu_1438_p1) - signed(sext_ln79_1_fu_1461_p1));
    sub_ln80_fu_1524_p2 <= std_logic_vector(unsigned(img2_16_q0) - unsigned(tmp_68_fu_1505_p9));
    tmp_51_fu_1257_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_52_fu_1276_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_53_fu_1299_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_54_fu_1318_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_55_fu_1337_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_56_fu_1356_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_60_fu_1419_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_64_fu_1442_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_68_fu_1505_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_69_fu_848_p3 <= (trunc_ln80_reg_1598 & ap_const_lv4_0);
    tmp_70_fu_942_p4 <= mul_ln70_fu_936_p2(10 downto 7);
    tmp_71_fu_952_p4 <= mul_ln70_fu_936_p2(9 downto 7);
    tmp_72_fu_962_p3 <= (tmp_70_fu_942_p4 & ap_const_lv1_0);
    tmp_73_fu_970_p3 <= (tmp_71_fu_952_p4 & ap_const_lv3_0);
    tmp_74_fu_997_p4 <= mul_ln79_fu_991_p2(10 downto 7);
    tmp_75_fu_1007_p4 <= mul_ln79_fu_991_p2(9 downto 7);
    tmp_76_fu_1017_p3 <= (tmp_74_fu_997_p4 & ap_const_lv1_0);
    tmp_77_fu_1025_p3 <= (tmp_75_fu_1007_p4 & ap_const_lv3_0);
    tmp_81_fu_1138_p4 <= mul_ln78_fu_1132_p2(8 downto 6);
    tmp_82_fu_1186_p4 <= mul_ln78_1_fu_1180_p2(8 downto 6);
    tmp_fu_1219_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_s_fu_1238_p7 <= "XXXXXXXXXXXXXXXX";
    trunc_ln70_fu_905_p1 <= grp_fu_769_p2(2 - 1 downto 0);
    trunc_ln71_1_fu_929_p1 <= grp_fu_791_p2(2 - 1 downto 0);
    trunc_ln71_fu_787_p1 <= select_ln70_fu_729_p3(4 - 1 downto 0);
    trunc_ln80_fu_765_p1 <= select_ln70_2_fu_757_p3(4 - 1 downto 0);
    zext_ln78_2_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_81_fu_1138_p4),6));
    zext_ln78_3_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln78_2_fu_1152_p2),64));
    zext_ln78_5_fu_1196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_82_fu_1186_p4),6));
    zext_ln78_6_fu_1206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln78_3_fu_1200_p2),64));
    zext_ln78_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_72_fu_962_p3),6));
    zext_ln79_1_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_1017_p3),6));
    zext_ln79_2_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_reg_1633_pp0_iter8_reg),6));
    zext_ln79_3_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln79_3_fu_1066_p2),64));
    zext_ln79_4_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln79_4_fu_1085_p2),64));
    zext_ln80_1_fu_864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln80_fu_858_p2),64));
    zext_ln80_2_fu_1110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln80_1_fu_1104_p2),64));
    zext_ln80_fu_855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln70_reg_1579),8));
end behav;
