{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668254742879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668254742883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 12:05:42 2022 " "Processing started: Sat Nov 12 12:05:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668254742883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254742883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control -c Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254742883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668254743074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668254743074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom-behavior " "Found design unit 1: Rom-behavior" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668254747505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668254747505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668254747505 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668254747505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254747505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control " "Elaborating entity \"Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668254747517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iNRst Control.vhd(47) " "Verilog HDL or VHDL warning at Control.vhd(47): object \"iNRst\" assigned a value but never read" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668254747518 "|Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iNSetO Control.vhd(47) " "Verilog HDL or VHDL warning at Control.vhd(47): object \"iNSetO\" assigned a value but never read" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668254747518 "|Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:cMem " "Elaborating entity \"Rom\" for hierarchy \"Rom:cMem\"" {  } { { "Control.vhd" "cMem" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668254747521 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nad1 gateNand2 " "Node instance \"nad1\" instantiates undefined entity \"gateNand2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Control.vhd" "nad1" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1668254747534 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nad3 gateNand2 " "Node instance \"nad3\" instantiates undefined entity \"gateNand2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Control.vhd" "nad3" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1668254747534 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nord gateNor2 " "Node instance \"nord\" instantiates undefined entity \"gateNor2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Control.vhd" "nord" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1668254747534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668254747592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 12 12:05:47 2022 " "Processing ended: Sat Nov 12 12:05:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668254747592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668254747592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668254747592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254747592 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254748155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668254742879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668254742883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 12:05:42 2022 " "Processing started: Sat Nov 12 12:05:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668254742883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254742883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control -c Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254742883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668254743074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668254743074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom-behavior " "Found design unit 1: Rom-behavior" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668254747505 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668254747505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668254747505 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668254747505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254747505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control " "Elaborating entity \"Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668254747517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iNRst Control.vhd(47) " "Verilog HDL or VHDL warning at Control.vhd(47): object \"iNRst\" assigned a value but never read" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668254747518 "|Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iNSetO Control.vhd(47) " "Verilog HDL or VHDL warning at Control.vhd(47): object \"iNSetO\" assigned a value but never read" {  } { { "Control.vhd" "" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668254747518 "|Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:cMem " "Elaborating entity \"Rom\" for hierarchy \"Rom:cMem\"" {  } { { "Control.vhd" "cMem" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668254747521 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nad1 gateNand2 " "Node instance \"nad1\" instantiates undefined entity \"gateNand2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Control.vhd" "nad1" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1668254747534 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nad3 gateNand2 " "Node instance \"nad3\" instantiates undefined entity \"gateNand2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Control.vhd" "nad3" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1668254747534 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nord gateNor2 " "Node instance \"nord\" instantiates undefined entity \"gateNor2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Control.vhd" "nord" { Text "C:/Users/win10/Github/AAD-Project1/Encoder/Control.vhd" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1668254747534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668254747592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 12 12:05:47 2022 " "Processing ended: Sat Nov 12 12:05:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668254747592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668254747592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668254747592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668254747592 ""}
