
balise_v8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001908c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000275c  08019220  08019220  0001a220  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b97c  0801b97c  0001d304  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b97c  0801b97c  0001c97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b984  0801b984  0001d304  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b984  0801b984  0001c984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b988  0801b988  0001c988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000304  20000000  0801b98c  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006ab8  20000304  0801bc90  0001d304  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006dbc  0801bc90  0001ddbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d304  2**0
                  CONTENTS, READONLY
 12 .debug_info   00035bd4  00000000  00000000  0001d334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007ff8  00000000  00000000  00052f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002918  00000000  00000000  0005af00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f58  00000000  00000000  0005d818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f86a  00000000  00000000  0005f770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003b935  00000000  00000000  0008efda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8c9a  00000000  00000000  000ca90f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c35a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000be28  00000000  00000000  001c35ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001cf414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000304 	.word	0x20000304
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08019204 	.word	0x08019204

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000308 	.word	0x20000308
 80001cc:	08019204 	.word	0x08019204

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <GNSS_Init>:
/*!
 * Structure initialization.
 * @param GNSS Pointer to main GNSS structure.
 * @param huart Pointer to uart handle.
 */
void GNSS_Init(GNSS_StateHandle *GNSS, UART_HandleTypeDef *huart) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
	GNSS->huart = huart;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	683a      	ldr	r2, [r7, #0]
 800102e:	601a      	str	r2, [r3, #0]
	GNSS->year = 0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
	GNSS->month = 0;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
	GNSS->day = 0;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2200      	movs	r2, #0
 8001044:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
	GNSS->hour = 0;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	f883 2292 	strb.w	r2, [r3, #658]	@ 0x292
	GNSS->min = 0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2293 	strb.w	r2, [r3, #659]	@ 0x293
	GNSS->sec = 0;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
	GNSS->fixType = 0;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2200      	movs	r2, #0
 8001064:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
	GNSS->numSV = 0;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	f883 2296 	strb.w	r2, [r3, #662]	@ 0x296
	GNSS->satCount = 0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2297 	strb.w	r2, [r3, #663]	@ 0x297
	GNSS->lon = 0;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2200      	movs	r2, #0
 800107c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
	GNSS->lat = 0;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	f8c3 22a0 	str.w	r2, [r3, #672]	@ 0x2a0
	GNSS->height = 0;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
	GNSS->hMSL = 0;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
	GNSS->hAcc = 0;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
	GNSS->vAcc = 0;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	GNSS->gSpeed = 0;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
	GNSS->headMot = 0;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2200      	movs	r2, #0
 80010b4:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
	GNSS->write_index=0;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	f8a3 2288 	strh.w	r2, [r3, #648]	@ 0x288
	GNSS->read_index=0;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
	HAL_Delay(100);
 80010c8:	2064      	movs	r0, #100	@ 0x64
 80010ca:	f004 fa9d 	bl	8005608 <HAL_Delay>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <GNSS_ParsePVTData>:

void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	@ 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
	uShort.bytes[0] = GNSS->uartWorkingBuffer[10];
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f893 2212 	ldrb.w	r2, [r3, #530]	@ 0x212
 80010e6:	4baa      	ldr	r3, [pc, #680]	@ (8001390 <GNSS_ParsePVTData+0x2b8>)
 80010e8:	701a      	strb	r2, [r3, #0]
	GNSS->yearBytes[0]=GNSS->uartWorkingBuffer[10];
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f893 2212 	ldrb.w	r2, [r3, #530]	@ 0x212
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
	uShort.bytes[1] = GNSS->uartWorkingBuffer[11];
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f893 2213 	ldrb.w	r2, [r3, #531]	@ 0x213
 80010fc:	4ba4      	ldr	r3, [pc, #656]	@ (8001390 <GNSS_ParsePVTData+0x2b8>)
 80010fe:	705a      	strb	r2, [r3, #1]
	GNSS->yearBytes[1]=GNSS->uartWorkingBuffer[11];
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f893 2213 	ldrb.w	r2, [r3, #531]	@ 0x213
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f883 228f 	strb.w	r2, [r3, #655]	@ 0x28f
	GNSS->year = uShort.uShort;
 800110c:	4ba0      	ldr	r3, [pc, #640]	@ (8001390 <GNSS_ParsePVTData+0x2b8>)
 800110e:	881a      	ldrh	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
	GNSS->month = GNSS->uartWorkingBuffer[12];
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f893 2214 	ldrb.w	r2, [r3, #532]	@ 0x214
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
	GNSS->day = GNSS->uartWorkingBuffer[13];
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f893 2215 	ldrb.w	r2, [r3, #533]	@ 0x215
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
	GNSS->hour = GNSS->uartWorkingBuffer[14];
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f893 2216 	ldrb.w	r2, [r3, #534]	@ 0x216
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f883 2292 	strb.w	r2, [r3, #658]	@ 0x292
	GNSS->min = GNSS->uartWorkingBuffer[15];
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f893 2217 	ldrb.w	r2, [r3, #535]	@ 0x217
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f883 2293 	strb.w	r2, [r3, #659]	@ 0x293
	GNSS->sec = GNSS->uartWorkingBuffer[16];
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f893 2218 	ldrb.w	r2, [r3, #536]	@ 0x218
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
	GNSS->fixType = GNSS->uartWorkingBuffer[26];
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f893 2222 	ldrb.w	r2, [r3, #546]	@ 0x222
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
	GNSS->numSV = GNSS->uartWorkingBuffer[29];
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f893 2225 	ldrb.w	r2, [r3, #549]	@ 0x225
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f883 2296 	strb.w	r2, [r3, #662]	@ 0x296

	for (int var = 0; var < 4; ++var) {
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
 800116e:	e01a      	b.n	80011a6 <GNSS_ParsePVTData+0xce>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 30];
 8001170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001172:	331e      	adds	r3, #30
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 800117c:	4a85      	ldr	r2, [pc, #532]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 800117e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001180:	4413      	add	r3, r2
 8001182:	460a      	mov	r2, r1
 8001184:	701a      	strb	r2, [r3, #0]
		GNSS->lonBytes[var]= GNSS->uartWorkingBuffer[var + 30];
 8001186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001188:	331e      	adds	r3, #30
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	4413      	add	r3, r2
 800118e:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001196:	4413      	add	r3, r2
 8001198:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800119c:	460a      	mov	r2, r1
 800119e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80011a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a2:	3301      	adds	r3, #1
 80011a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80011a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a8:	2b03      	cmp	r3, #3
 80011aa:	dde1      	ble.n	8001170 <GNSS_ParsePVTData+0x98>
	}
	GNSS->lon = iLong.iLong;
 80011ac:	4b79      	ldr	r3, [pc, #484]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80011b6:	4b77      	ldr	r3, [pc, #476]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	ee07 3a90 	vmov	s15, r3
 80011be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c2:	eddf 6a75 	vldr	s13, [pc, #468]	@ 8001398 <GNSS_ParsePVTData+0x2c0>
 80011c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	edc3 7aaa 	vstr	s15, [r3, #680]	@ 0x2a8

	for (int var = 0; var < 4; ++var) {
 80011d0:	2300      	movs	r3, #0
 80011d2:	623b      	str	r3, [r7, #32]
 80011d4:	e01a      	b.n	800120c <GNSS_ParsePVTData+0x134>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 34];
 80011d6:	6a3b      	ldr	r3, [r7, #32]
 80011d8:	3322      	adds	r3, #34	@ 0x22
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	4413      	add	r3, r2
 80011de:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 80011e2:	4a6c      	ldr	r2, [pc, #432]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 80011e4:	6a3b      	ldr	r3, [r7, #32]
 80011e6:	4413      	add	r3, r2
 80011e8:	460a      	mov	r2, r1
 80011ea:	701a      	strb	r2, [r3, #0]
		GNSS->latBytes[var]=GNSS->uartWorkingBuffer[var + 34];
 80011ec:	6a3b      	ldr	r3, [r7, #32]
 80011ee:	3322      	adds	r3, #34	@ 0x22
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4413      	add	r3, r2
 80011f4:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	6a3b      	ldr	r3, [r7, #32]
 80011fc:	4413      	add	r3, r2
 80011fe:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 8001202:	460a      	mov	r2, r1
 8001204:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001206:	6a3b      	ldr	r3, [r7, #32]
 8001208:	3301      	adds	r3, #1
 800120a:	623b      	str	r3, [r7, #32]
 800120c:	6a3b      	ldr	r3, [r7, #32]
 800120e:	2b03      	cmp	r3, #3
 8001210:	dde1      	ble.n	80011d6 <GNSS_ParsePVTData+0xfe>
	}
	GNSS->lat = iLong.iLong;
 8001212:	4b60      	ldr	r3, [pc, #384]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f8c3 22a0 	str.w	r2, [r3, #672]	@ 0x2a0
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 800121c:	4b5d      	ldr	r3, [pc, #372]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	ee07 3a90 	vmov	s15, r3
 8001224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001228:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 8001398 <GNSS_ParsePVTData+0x2c0>
 800122c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	edc3 7aab 	vstr	s15, [r3, #684]	@ 0x2ac

	for (int var = 0; var < 4; ++var) {
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
 800123a:	e00d      	b.n	8001258 <GNSS_ParsePVTData+0x180>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 38];
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	3326      	adds	r3, #38	@ 0x26
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	4413      	add	r3, r2
 8001244:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 8001248:	4a52      	ldr	r2, [pc, #328]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	4413      	add	r3, r2
 800124e:	460a      	mov	r2, r1
 8001250:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3301      	adds	r3, #1
 8001256:	61fb      	str	r3, [r7, #28]
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	2b03      	cmp	r3, #3
 800125c:	ddee      	ble.n	800123c <GNSS_ParsePVTData+0x164>
	}
	GNSS->height = iLong.iLong;
 800125e:	4b4d      	ldr	r3, [pc, #308]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
	GNSS->fheight=(float)GNSS->height/1000.0;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800126e:	ee07 3a90 	vmov	s15, r3
 8001272:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001276:	eddf 6a49 	vldr	s13, [pc, #292]	@ 800139c <GNSS_ParsePVTData+0x2c4>
 800127a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	edc3 7aad 	vstr	s15, [r3, #692]	@ 0x2b4


	for (int var = 0; var < 4; ++var) {
 8001284:	2300      	movs	r3, #0
 8001286:	61bb      	str	r3, [r7, #24]
 8001288:	e01a      	b.n	80012c0 <GNSS_ParsePVTData+0x1e8>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 42];
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	332a      	adds	r3, #42	@ 0x2a
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	4413      	add	r3, r2
 8001292:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 8001296:	4a3f      	ldr	r2, [pc, #252]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	4413      	add	r3, r2
 800129c:	460a      	mov	r2, r1
 800129e:	701a      	strb	r2, [r3, #0]
		GNSS->hMSLBytes[var] = GNSS->uartWorkingBuffer[var + 42];
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	332a      	adds	r3, #42	@ 0x2a
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	4413      	add	r3, r2
 80012a8:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	4413      	add	r3, r2
 80012b2:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 80012b6:	460a      	mov	r2, r1
 80012b8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	3301      	adds	r3, #1
 80012be:	61bb      	str	r3, [r7, #24]
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	2b03      	cmp	r3, #3
 80012c4:	dde1      	ble.n	800128a <GNSS_ParsePVTData+0x1b2>
	}
	GNSS->hMSL = iLong.iLong;
 80012c6:	4b33      	ldr	r3, [pc, #204]	@ (8001394 <GNSS_ParsePVTData+0x2bc>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
	GNSS->fhMSL=(float)GNSS->hMSL/1000.0;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80012d6:	ee07 3a90 	vmov	s15, r3
 80012da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012de:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 800139c <GNSS_ParsePVTData+0x2c4>
 80012e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	edc3 7ab0 	vstr	s15, [r3, #704]	@ 0x2c0

	for (int var = 0; var < 4; ++var) {
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
 80012f0:	e00d      	b.n	800130e <GNSS_ParsePVTData+0x236>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 46];
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	332e      	adds	r3, #46	@ 0x2e
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 80012fe:	4a28      	ldr	r2, [pc, #160]	@ (80013a0 <GNSS_ParsePVTData+0x2c8>)
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	4413      	add	r3, r2
 8001304:	460a      	mov	r2, r1
 8001306:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	3301      	adds	r3, #1
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	2b03      	cmp	r3, #3
 8001312:	ddee      	ble.n	80012f2 <GNSS_ParsePVTData+0x21a>
	}
	GNSS->hAcc = uLong.uLong;
 8001314:	4b22      	ldr	r3, [pc, #136]	@ (80013a0 <GNSS_ParsePVTData+0x2c8>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
	GNSS->fhACC=(float)GNSS->hAcc/1000.0;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8001324:	ee07 3a90 	vmov	s15, r3
 8001328:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800132c:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 800139c <GNSS_ParsePVTData+0x2c4>
 8001330:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	edc3 7ab2 	vstr	s15, [r3, #712]	@ 0x2c8

	for (int var = 0; var < 4; ++var) {
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	e00d      	b.n	800135c <GNSS_ParsePVTData+0x284>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 50];
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	3332      	adds	r3, #50	@ 0x32
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	4413      	add	r3, r2
 8001348:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 800134c:	4a14      	ldr	r2, [pc, #80]	@ (80013a0 <GNSS_ParsePVTData+0x2c8>)
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	4413      	add	r3, r2
 8001352:	460a      	mov	r2, r1
 8001354:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	3301      	adds	r3, #1
 800135a:	613b      	str	r3, [r7, #16]
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	2b03      	cmp	r3, #3
 8001360:	ddee      	ble.n	8001340 <GNSS_ParsePVTData+0x268>
	}
	GNSS->vAcc = uLong.uLong;
 8001362:	4b0f      	ldr	r3, [pc, #60]	@ (80013a0 <GNSS_ParsePVTData+0x2c8>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	GNSS->fvACC=(float)GNSS->vAcc/1000.0;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
 8001372:	ee07 3a90 	vmov	s15, r3
 8001376:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800137a:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800139c <GNSS_ParsePVTData+0x2c4>
 800137e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edc3 7ab4 	vstr	s15, [r3, #720]	@ 0x2d0

	for (int var = 0; var < 4; ++var) {
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	e025      	b.n	80013da <GNSS_ParsePVTData+0x302>
 800138e:	bf00      	nop
 8001390:	20000320 	.word	0x20000320
 8001394:	20000328 	.word	0x20000328
 8001398:	4b189680 	.word	0x4b189680
 800139c:	447a0000 	.word	0x447a0000
 80013a0:	20000324 	.word	0x20000324
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 66];
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	3342      	adds	r3, #66	@ 0x42
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	4413      	add	r3, r2
 80013ac:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 80013b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001468 <GNSS_ParsePVTData+0x390>)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	4413      	add	r3, r2
 80013b6:	460a      	mov	r2, r1
 80013b8:	701a      	strb	r2, [r3, #0]
		GNSS->gSpeedBytes[var] = GNSS->uartWorkingBuffer[var + 66];
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	3342      	adds	r3, #66	@ 0x42
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4413      	add	r3, r2
 80013cc:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 80013d0:	460a      	mov	r2, r1
 80013d2:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3301      	adds	r3, #1
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	2b03      	cmp	r3, #3
 80013de:	dde1      	ble.n	80013a4 <GNSS_ParsePVTData+0x2cc>
	}
	GNSS->gSpeed = iLong.iLong;
 80013e0:	4b21      	ldr	r3, [pc, #132]	@ (8001468 <GNSS_ParsePVTData+0x390>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
	GNSS->fgSpeed=(float)GNSS->gSpeed/1000.0;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f8:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800146c <GNSS_ParsePVTData+0x394>
 80013fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	edc3 7ab7 	vstr	s15, [r3, #732]	@ 0x2dc

	for (int var = 0; var < 4; ++var) {
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	e00d      	b.n	8001428 <GNSS_ParsePVTData+0x350>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 70];
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	3346      	adds	r3, #70	@ 0x46
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	4413      	add	r3, r2
 8001414:	f893 1208 	ldrb.w	r1, [r3, #520]	@ 0x208
 8001418:	4a13      	ldr	r2, [pc, #76]	@ (8001468 <GNSS_ParsePVTData+0x390>)
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	4413      	add	r3, r2
 800141e:	460a      	mov	r2, r1
 8001420:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	3301      	adds	r3, #1
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	2b03      	cmp	r3, #3
 800142c:	ddee      	ble.n	800140c <GNSS_ParsePVTData+0x334>
	}
	GNSS->headMot = iLong.iLong * 1e-5;
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <GNSS_ParsePVTData+0x390>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff f876 	bl	8000524 <__aeabi_i2d>
 8001438:	a309      	add	r3, pc, #36	@ (adr r3, 8001460 <GNSS_ParsePVTData+0x388>)
 800143a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143e:	f7ff f8db 	bl	80005f8 <__aeabi_dmul>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4610      	mov	r0, r2
 8001448:	4619      	mov	r1, r3
 800144a:	f7ff fb85 	bl	8000b58 <__aeabi_d2iz>
 800144e:	4602      	mov	r2, r0
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
}
 8001456:	bf00      	nop
 8001458:	3728      	adds	r7, #40	@ 0x28
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	88e368f1 	.word	0x88e368f1
 8001464:	3ee4f8b5 	.word	0x3ee4f8b5
 8001468:	20000328 	.word	0x20000328
 800146c:	447a0000 	.word	0x447a0000

08001470 <GNSS_Process>:

HAL_StatusTypeDef GNSS_Process(GNSS_StateHandle * GNSS){
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef result=HAL_BUSY;
 8001478:	2302      	movs	r3, #2
 800147a:	73fb      	strb	r3, [r7, #15]
	uint16_t index=GNSS->read_index;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001482:	81bb      	strh	r3, [r7, #12]
	uint16_t available=0;
 8001484:	2300      	movs	r3, #0
 8001486:	82fb      	strh	r3, [r7, #22]
	uint8_t state=0;
 8001488:	2300      	movs	r3, #0
 800148a:	72fb      	strb	r3, [r7, #11]

	if (GNSS->write_index >= GNSS->read_index) {
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f8b3 2288 	ldrh.w	r2, [r3, #648]	@ 0x288
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001498:	429a      	cmp	r2, r3
 800149a:	d308      	bcc.n	80014ae <GNSS_Process+0x3e>
		available = GNSS->write_index - GNSS->read_index;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f8b3 2288 	ldrh.w	r2, [r3, #648]	@ 0x288
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	82fb      	strh	r3, [r7, #22]
 80014ac:	e0a9      	b.n	8001602 <GNSS_Process+0x192>
	}
	else {
		available = (512 - GNSS->read_index) + GNSS->write_index;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f8b3 2288 	ldrh.w	r2, [r3, #648]	@ 0x288
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	b29b      	uxth	r3, r3
 80014be:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80014c2:	82fb      	strh	r3, [r7, #22]
	}



	while(available>=2){
 80014c4:	e09d      	b.n	8001602 <GNSS_Process+0x192>

		index=GNSS->read_index;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80014cc:	81bb      	strh	r3, [r7, #12]

		if (GNSS->write_index >= GNSS->read_index) {
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f8b3 2288 	ldrh.w	r2, [r3, #648]	@ 0x288
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80014da:	429a      	cmp	r2, r3
 80014dc:	d308      	bcc.n	80014f0 <GNSS_Process+0x80>
			available = GNSS->write_index - GNSS->read_index;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f8b3 2288 	ldrh.w	r2, [r3, #648]	@ 0x288
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	82fb      	strh	r3, [r7, #22]
 80014ee:	e00a      	b.n	8001506 <GNSS_Process+0x96>
		}
		else {
			available = (512 - GNSS->read_index) + GNSS->write_index;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f8b3 2288 	ldrh.w	r2, [r3, #648]	@ 0x288
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	b29b      	uxth	r3, r3
 8001500:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001504:	82fb      	strh	r3, [r7, #22]
		}

	    if (available < 2)
 8001506:	8afb      	ldrh	r3, [r7, #22]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d801      	bhi.n	8001510 <GNSS_Process+0xa0>
	    	{
	    	return HAL_BUSY;
 800150c:	2302      	movs	r3, #2
 800150e:	e07d      	b.n	800160c <GNSS_Process+0x19c>
	    	}

			if (GNSS->circular_buffer[index] == 0xB5 && GNSS->circular_buffer[(index+1)%512] == 0x62) {
 8001510:	89bb      	ldrh	r3, [r7, #12]
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	7a1b      	ldrb	r3, [r3, #8]
 8001518:	2bb5      	cmp	r3, #181	@ 0xb5
 800151a:	d163      	bne.n	80015e4 <GNSS_Process+0x174>
 800151c:	89bb      	ldrh	r3, [r7, #12]
 800151e:	3301      	adds	r3, #1
 8001520:	425a      	negs	r2, r3
 8001522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001526:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800152a:	bf58      	it	pl
 800152c:	4253      	negpl	r3, r2
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	4413      	add	r3, r2
 8001532:	7a1b      	ldrb	r3, [r3, #8]
 8001534:	2b62      	cmp	r3, #98	@ 0x62
 8001536:	d155      	bne.n	80015e4 <GNSS_Process+0x174>

				if (GNSS->circular_buffer[(index+2)%512] == 0x01 && GNSS->circular_buffer[(index+3)%512] == 0x07) {
 8001538:	89bb      	ldrh	r3, [r7, #12]
 800153a:	3302      	adds	r3, #2
 800153c:	425a      	negs	r2, r3
 800153e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001542:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001546:	bf58      	it	pl
 8001548:	4253      	negpl	r3, r2
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	7a1b      	ldrb	r3, [r3, #8]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d147      	bne.n	80015e4 <GNSS_Process+0x174>
 8001554:	89bb      	ldrh	r3, [r7, #12]
 8001556:	3303      	adds	r3, #3
 8001558:	425a      	negs	r2, r3
 800155a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800155e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001562:	bf58      	it	pl
 8001564:	4253      	negpl	r3, r2
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	7a1b      	ldrb	r3, [r3, #8]
 800156c:	2b07      	cmp	r3, #7
 800156e:	d139      	bne.n	80015e4 <GNSS_Process+0x174>
					if(available >=100){
 8001570:	8afb      	ldrh	r3, [r7, #22]
 8001572:	2b63      	cmp	r3, #99	@ 0x63
 8001574:	d934      	bls.n	80015e0 <GNSS_Process+0x170>
					for(int i = 0; i<100;i++){
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	e016      	b.n	80015aa <GNSS_Process+0x13a>
						GNSS->uartWorkingBuffer[i]=GNSS->circular_buffer[(index+i)%512];
 800157c:	89ba      	ldrh	r2, [r7, #12]
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	4413      	add	r3, r2
 8001582:	425a      	negs	r2, r3
 8001584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001588:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800158c:	bf58      	it	pl
 800158e:	4253      	negpl	r3, r2
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	4413      	add	r3, r2
 8001594:	7a19      	ldrb	r1, [r3, #8]
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	4413      	add	r3, r2
 800159c:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80015a0:	460a      	mov	r2, r1
 80015a2:	701a      	strb	r2, [r3, #0]
					for(int i = 0; i<100;i++){
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	3301      	adds	r3, #1
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	2b63      	cmp	r3, #99	@ 0x63
 80015ae:	dde5      	ble.n	800157c <GNSS_Process+0x10c>
					}
					GNSS_ParsePVTData(GNSS);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff fd91 	bl	80010d8 <GNSS_ParsePVTData>
					HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port,LED_BLUE_Pin);
 80015b6:	2140      	movs	r1, #64	@ 0x40
 80015b8:	4816      	ldr	r0, [pc, #88]	@ (8001614 <GNSS_Process+0x1a4>)
 80015ba:	f005 fda5 	bl	8007108 <HAL_GPIO_TogglePin>
					GNSS->read_index= (GNSS->read_index + 90)%512;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80015c4:	335a      	adds	r3, #90	@ 0x5a
 80015c6:	425a      	negs	r2, r3
 80015c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80015d0:	bf58      	it	pl
 80015d2:	4253      	negpl	r3, r2
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
					return HAL_OK;
 80015dc:	2300      	movs	r3, #0
 80015de:	e015      	b.n	800160c <GNSS_Process+0x19c>
					}
					else{
						return HAL_BUSY;
 80015e0:	2302      	movs	r3, #2
 80015e2:	e013      	b.n	800160c <GNSS_Process+0x19c>
					}

					}
			}
			GNSS->read_index= (GNSS->read_index + 1)%512;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80015ea:	3301      	adds	r3, #1
 80015ec:	425a      	negs	r2, r3
 80015ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80015f6:	bf58      	it	pl
 80015f8:	4253      	negpl	r3, r2
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
	while(available>=2){
 8001602:	8afb      	ldrh	r3, [r7, #22]
 8001604:	2b01      	cmp	r3, #1
 8001606:	f63f af5e 	bhi.w	80014c6 <GNSS_Process+0x56>

}
	return result;
 800160a:	7bfb      	ldrb	r3, [r7, #15]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	48000400 	.word	0x48000400

08001618 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800161e:	463b      	mov	r3, r7
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	605a      	str	r2, [r3, #4]
 8001626:	609a      	str	r2, [r3, #8]
 8001628:	60da      	str	r2, [r3, #12]
 800162a:	611a      	str	r2, [r3, #16]
 800162c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800162e:	4b37      	ldr	r3, [pc, #220]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001630:	4a37      	ldr	r2, [pc, #220]	@ (8001710 <MX_ADC1_Init+0xf8>)
 8001632:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001634:	4b35      	ldr	r3, [pc, #212]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001636:	2200      	movs	r2, #0
 8001638:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800163a:	4b34      	ldr	r3, [pc, #208]	@ (800170c <MX_ADC1_Init+0xf4>)
 800163c:	2200      	movs	r2, #0
 800163e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001640:	4b32      	ldr	r3, [pc, #200]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001642:	2200      	movs	r2, #0
 8001644:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001646:	4b31      	ldr	r3, [pc, #196]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001648:	2201      	movs	r2, #1
 800164a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800164c:	4b2f      	ldr	r3, [pc, #188]	@ (800170c <MX_ADC1_Init+0xf4>)
 800164e:	2208      	movs	r2, #8
 8001650:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001652:	4b2e      	ldr	r3, [pc, #184]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001654:	2200      	movs	r2, #0
 8001656:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001658:	4b2c      	ldr	r3, [pc, #176]	@ (800170c <MX_ADC1_Init+0xf4>)
 800165a:	2200      	movs	r2, #0
 800165c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 800165e:	4b2b      	ldr	r3, [pc, #172]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001660:	2203      	movs	r2, #3
 8001662:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001664:	4b29      	ldr	r3, [pc, #164]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800166c:	4b27      	ldr	r3, [pc, #156]	@ (800170c <MX_ADC1_Init+0xf4>)
 800166e:	2200      	movs	r2, #0
 8001670:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001672:	4b26      	ldr	r3, [pc, #152]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001674:	2200      	movs	r2, #0
 8001676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001678:	4b24      	ldr	r3, [pc, #144]	@ (800170c <MX_ADC1_Init+0xf4>)
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001682:	2200      	movs	r2, #0
 8001684:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001686:	4b21      	ldr	r3, [pc, #132]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800168e:	481f      	ldr	r0, [pc, #124]	@ (800170c <MX_ADC1_Init+0xf4>)
 8001690:	f004 f9a6 	bl	80059e0 <HAL_ADC_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800169a:	f000 fdb5 	bl	8002208 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800169e:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <MX_ADC1_Init+0xfc>)
 80016a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016a2:	2306      	movs	r3, #6
 80016a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80016a6:	2305      	movs	r3, #5
 80016a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016aa:	237f      	movs	r3, #127	@ 0x7f
 80016ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016ae:	2304      	movs	r3, #4
 80016b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4814      	ldr	r0, [pc, #80]	@ (800170c <MX_ADC1_Init+0xf4>)
 80016bc:	f004 fb6a 	bl	8005d94 <HAL_ADC_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80016c6:	f000 fd9f 	bl	8002208 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <MX_ADC1_Init+0x100>)
 80016cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80016ce:	230c      	movs	r3, #12
 80016d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d2:	463b      	mov	r3, r7
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	@ (800170c <MX_ADC1_Init+0xf4>)
 80016d8:	f004 fb5c 	bl	8005d94 <HAL_ADC_ConfigChannel>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 80016e2:	f000 fd91 	bl	8002208 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80016e6:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <MX_ADC1_Init+0x104>)
 80016e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80016ea:	2312      	movs	r3, #18
 80016ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	@ (800170c <MX_ADC1_Init+0xf4>)
 80016f4:	f004 fb4e 	bl	8005d94 <HAL_ADC_ConfigChannel>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80016fe:	f000 fd83 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	2000032c 	.word	0x2000032c
 8001710:	50040000 	.word	0x50040000
 8001714:	80000001 	.word	0x80000001
 8001718:	c7520000 	.word	0xc7520000
 800171c:	3ef08000 	.word	0x3ef08000

08001720 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b09e      	sub	sp, #120	@ 0x78
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	2254      	movs	r2, #84	@ 0x54
 800173e:	2100      	movs	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f014 f8e2 	bl	801590a <memset>
  if(adcHandle->Instance==ADC1)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a3a      	ldr	r2, [pc, #232]	@ (8001834 <HAL_ADC_MspInit+0x114>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d16d      	bne.n	800182c <HAL_ADC_MspInit+0x10c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001750:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001754:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001756:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800175a:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800175c:	2302      	movs	r3, #2
 800175e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001760:	2301      	movs	r3, #1
 8001762:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001764:	2308      	movs	r3, #8
 8001766:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001768:	2307      	movs	r3, #7
 800176a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800176c:	2302      	movs	r3, #2
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001770:	2302      	movs	r3, #2
 8001772:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001774:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001778:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800177a:	f107 0310 	add.w	r3, r7, #16
 800177e:	4618      	mov	r0, r3
 8001780:	f008 fee0 	bl	800a544 <HAL_RCCEx_PeriphCLKConfig>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800178a:	f000 fd3d 	bl	8002208 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800178e:	4b2a      	ldr	r3, [pc, #168]	@ (8001838 <HAL_ADC_MspInit+0x118>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001792:	4a29      	ldr	r2, [pc, #164]	@ (8001838 <HAL_ADC_MspInit+0x118>)
 8001794:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001798:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800179a:	4b27      	ldr	r3, [pc, #156]	@ (8001838 <HAL_ADC_MspInit+0x118>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a6:	4b24      	ldr	r3, [pc, #144]	@ (8001838 <HAL_ADC_MspInit+0x118>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017aa:	4a23      	ldr	r2, [pc, #140]	@ (8001838 <HAL_ADC_MspInit+0x118>)
 80017ac:	f043 0302 	orr.w	r3, r3, #2
 80017b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b2:	4b21      	ldr	r3, [pc, #132]	@ (8001838 <HAL_ADC_MspInit+0x118>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017be:	2301      	movs	r3, #1
 80017c0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017c2:	230b      	movs	r3, #11
 80017c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ca:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80017ce:	4619      	mov	r1, r3
 80017d0:	481a      	ldr	r0, [pc, #104]	@ (800183c <HAL_ADC_MspInit+0x11c>)
 80017d2:	f005 faff 	bl	8006dd4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 80017d8:	4a1a      	ldr	r2, [pc, #104]	@ (8001844 <HAL_ADC_MspInit+0x124>)
 80017da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80017dc:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 80017de:	2200      	movs	r2, #0
 80017e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017e2:	4b17      	ldr	r3, [pc, #92]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e8:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017ee:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 80017f0:	2280      	movs	r2, #128	@ 0x80
 80017f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017f4:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 80017f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017fc:	4b10      	ldr	r3, [pc, #64]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 80017fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001802:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001804:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 8001806:	2200      	movs	r2, #0
 8001808:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800180a:	4b0d      	ldr	r3, [pc, #52]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 800180c:	2200      	movs	r2, #0
 800180e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001810:	480b      	ldr	r0, [pc, #44]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 8001812:	f005 f89d 	bl	8006950 <HAL_DMA_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <HAL_ADC_MspInit+0x100>
    {
      Error_Handler();
 800181c:	f000 fcf4 	bl	8002208 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4a07      	ldr	r2, [pc, #28]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 8001824:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001826:	4a06      	ldr	r2, [pc, #24]	@ (8001840 <HAL_ADC_MspInit+0x120>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800182c:	bf00      	nop
 800182e:	3778      	adds	r7, #120	@ 0x78
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	50040000 	.word	0x50040000
 8001838:	40021000 	.word	0x40021000
 800183c:	48000400 	.word	0x48000400
 8001840:	20000390 	.word	0x20000390
 8001844:	40020008 	.word	0x40020008

08001848 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800184e:	4b1e      	ldr	r3, [pc, #120]	@ (80018c8 <MX_DMA_Init+0x80>)
 8001850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001852:	4a1d      	ldr	r2, [pc, #116]	@ (80018c8 <MX_DMA_Init+0x80>)
 8001854:	f043 0302 	orr.w	r3, r3, #2
 8001858:	6493      	str	r3, [r2, #72]	@ 0x48
 800185a:	4b1b      	ldr	r3, [pc, #108]	@ (80018c8 <MX_DMA_Init+0x80>)
 800185c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800185e:	f003 0302 	and.w	r3, r3, #2
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001866:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <MX_DMA_Init+0x80>)
 8001868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800186a:	4a17      	ldr	r2, [pc, #92]	@ (80018c8 <MX_DMA_Init+0x80>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6493      	str	r3, [r2, #72]	@ 0x48
 8001872:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <MX_DMA_Init+0x80>)
 8001874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	603b      	str	r3, [r7, #0]
 800187c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2105      	movs	r1, #5
 8001882:	200b      	movs	r0, #11
 8001884:	f005 f83a 	bl	80068fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001888:	200b      	movs	r0, #11
 800188a:	f005 f853 	bl	8006934 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2105      	movs	r1, #5
 8001892:	200c      	movs	r0, #12
 8001894:	f005 f832 	bl	80068fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001898:	200c      	movs	r0, #12
 800189a:	f005 f84b 	bl	8006934 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2105      	movs	r1, #5
 80018a2:	200d      	movs	r0, #13
 80018a4:	f005 f82a 	bl	80068fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80018a8:	200d      	movs	r0, #13
 80018aa:	f005 f843 	bl	8006934 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 5, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2105      	movs	r1, #5
 80018b2:	2045      	movs	r0, #69	@ 0x45
 80018b4:	f005 f822 	bl	80068fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80018b8:	2045      	movs	r0, #69	@ 0x45
 80018ba:	f005 f83b 	bl	8006934 <HAL_NVIC_EnableIRQ>

}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000

080018cc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	4a07      	ldr	r2, [pc, #28]	@ (80018f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80018dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	4a06      	ldr	r2, [pc, #24]	@ (80018fc <vApplicationGetIdleTaskMemory+0x30>)
 80018e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2280      	movs	r2, #128	@ 0x80
 80018e8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80018ea:	bf00      	nop
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	200003e8 	.word	0x200003e8
 80018fc:	20000488 	.word	0x20000488

08001900 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001900:	b5b0      	push	{r4, r5, r7, lr}
 8001902:	b09c      	sub	sp, #112	@ 0x70
 8001904:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartMainTask, osPriorityNormal, 0, 768);
 8001906:	4b27      	ldr	r3, [pc, #156]	@ (80019a4 <MX_FREERTOS_Init+0xa4>)
 8001908:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800190c:	461d      	mov	r5, r3
 800190e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001910:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001912:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001916:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 800191a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800191e:	2100      	movs	r1, #0
 8001920:	4618      	mov	r0, r3
 8001922:	f010 ff13 	bl	801274c <osThreadCreate>
 8001926:	4603      	mov	r3, r0
 8001928:	4a1f      	ldr	r2, [pc, #124]	@ (80019a8 <MX_FREERTOS_Init+0xa8>)
 800192a:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, StartSensorTask, osPriorityNormal, 0, 512);
 800192c:	4b1f      	ldr	r3, [pc, #124]	@ (80019ac <MX_FREERTOS_Init+0xac>)
 800192e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001932:	461d      	mov	r5, r3
 8001934:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001936:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001938:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800193c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8001940:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001944:	2100      	movs	r1, #0
 8001946:	4618      	mov	r0, r3
 8001948:	f010 ff00 	bl	801274c <osThreadCreate>
 800194c:	4603      	mov	r3, r0
 800194e:	4a18      	ldr	r2, [pc, #96]	@ (80019b0 <MX_FREERTOS_Init+0xb0>)
 8001950:	6013      	str	r3, [r2, #0]

  /* definition and creation of TrackerTask */
  osThreadDef(TrackerTask, StartTrackerTask, osPriorityNormal, 0, 512);
 8001952:	4b18      	ldr	r3, [pc, #96]	@ (80019b4 <MX_FREERTOS_Init+0xb4>)
 8001954:	f107 041c 	add.w	r4, r7, #28
 8001958:	461d      	mov	r5, r3
 800195a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800195c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800195e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001962:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TrackerTaskHandle = osThreadCreate(osThread(TrackerTask), NULL);
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	2100      	movs	r1, #0
 800196c:	4618      	mov	r0, r3
 800196e:	f010 feed 	bl	801274c <osThreadCreate>
 8001972:	4603      	mov	r3, r0
 8001974:	4a10      	ldr	r2, [pc, #64]	@ (80019b8 <MX_FREERTOS_Init+0xb8>)
 8001976:	6013      	str	r3, [r2, #0]

  /* definition and creation of PWRTask */
  osThreadDef(PWRTask, StartPWRTask, osPriorityHigh, 0, 512);
 8001978:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <MX_FREERTOS_Init+0xbc>)
 800197a:	463c      	mov	r4, r7
 800197c:	461d      	mov	r5, r3
 800197e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001980:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001982:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001986:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PWRTaskHandle = osThreadCreate(osThread(PWRTask), NULL);
 800198a:	463b      	mov	r3, r7
 800198c:	2100      	movs	r1, #0
 800198e:	4618      	mov	r0, r3
 8001990:	f010 fedc 	bl	801274c <osThreadCreate>
 8001994:	4603      	mov	r3, r0
 8001996:	4a0a      	ldr	r2, [pc, #40]	@ (80019c0 <MX_FREERTOS_Init+0xc0>)
 8001998:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800199a:	bf00      	nop
 800199c:	3770      	adds	r7, #112	@ 0x70
 800199e:	46bd      	mov	sp, r7
 80019a0:	bdb0      	pop	{r4, r5, r7, pc}
 80019a2:	bf00      	nop
 80019a4:	0801922c 	.word	0x0801922c
 80019a8:	200003d8 	.word	0x200003d8
 80019ac:	08019254 	.word	0x08019254
 80019b0:	200003dc 	.word	0x200003dc
 80019b4:	0801927c 	.word	0x0801927c
 80019b8:	200003e0 	.word	0x200003e0
 80019bc:	080192a0 	.word	0x080192a0
 80019c0:	200003e4 	.word	0x200003e4

080019c4 <StartMainTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMainTask */
void StartMainTask(void const * argument)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80019cc:	f012 f9ba 	bl	8013d44 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartMainTask */
  TickType_t xLastWakeTime;
  const TickType_t period = pdMS_TO_TICKS(50);
 80019d0:	2332      	movs	r3, #50	@ 0x32
 80019d2:	60fb      	str	r3, [r7, #12]
  xLastWakeTime = xTaskGetTickCount();
 80019d4:	f011 fb4a 	bl	801306c <xTaskGetTickCount>
 80019d8:	4603      	mov	r3, r0
 80019da:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port,LED_GREEN_Pin);
 80019dc:	2120      	movs	r1, #32
 80019de:	4809      	ldr	r0, [pc, #36]	@ (8001a04 <StartMainTask+0x40>)
 80019e0:	f005 fb92 	bl	8007108 <HAL_GPIO_TogglePin>
	  StateMachine_Run(&state_struct,&GNSSData,&gButtons,&gAdc);
 80019e4:	4b08      	ldr	r3, [pc, #32]	@ (8001a08 <StartMainTask+0x44>)
 80019e6:	4a09      	ldr	r2, [pc, #36]	@ (8001a0c <StartMainTask+0x48>)
 80019e8:	4909      	ldr	r1, [pc, #36]	@ (8001a10 <StartMainTask+0x4c>)
 80019ea:	480a      	ldr	r0, [pc, #40]	@ (8001a14 <StartMainTask+0x50>)
 80019ec:	f001 fb0c 	bl	8003008 <StateMachine_Run>
	  ssd1306_UpdateScreen();
 80019f0:	f000 ff1c 	bl	800282c <ssd1306_UpdateScreen>
	  vTaskDelayUntil(&xLastWakeTime, period);
 80019f4:	f107 0308 	add.w	r3, r7, #8
 80019f8:	68f9      	ldr	r1, [r7, #12]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f011 f96a 	bl	8012cd4 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port,LED_GREEN_Pin);
 8001a00:	bf00      	nop
 8001a02:	e7eb      	b.n	80019dc <StartMainTask+0x18>
 8001a04:	48000400 	.word	0x48000400
 8001a08:	20000a44 	.word	0x20000a44
 8001a0c:	20000a24 	.word	0x20000a24
 8001a10:	2000071c 	.word	0x2000071c
 8001a14:	200006dc 	.word	0x200006dc

08001a18 <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
	  TickType_t xLastWakeTime;
	  const TickType_t period = pdMS_TO_TICKS(100);
 8001a20:	2364      	movs	r3, #100	@ 0x64
 8001a22:	60fb      	str	r3, [r7, #12]
	  xLastWakeTime = xTaskGetTickCount();
 8001a24:	f011 fb22 	bl	801306c <xTaskGetTickCount>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
		GNSS_Process(&GNSSData);
 8001a2c:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <StartSensorTask+0x2c>)
 8001a2e:	f7ff fd1f 	bl	8001470 <GNSS_Process>

	  vTaskDelayUntil(&xLastWakeTime, period);
 8001a32:	f107 0308 	add.w	r3, r7, #8
 8001a36:	68f9      	ldr	r1, [r7, #12]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f011 f94b 	bl	8012cd4 <vTaskDelayUntil>
		GNSS_Process(&GNSSData);
 8001a3e:	bf00      	nop
 8001a40:	e7f4      	b.n	8001a2c <StartSensorTask+0x14>
 8001a42:	bf00      	nop
 8001a44:	2000071c 	.word	0x2000071c

08001a48 <StartTrackerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTrackerTask */
void StartTrackerTask(void const * argument)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTrackerTask */
	  TickType_t xLastWakeTime;
	  const TickType_t period = pdMS_TO_TICKS(200);
 8001a50:	23c8      	movs	r3, #200	@ 0xc8
 8001a52:	60fb      	str	r3, [r7, #12]
	  xLastWakeTime = xTaskGetTickCount();
 8001a54:	f011 fb0a 	bl	801306c <xTaskGetTickCount>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {


	  vTaskDelayUntil(&xLastWakeTime, period);
 8001a5c:	f107 0308 	add.w	r3, r7, #8
 8001a60:	68f9      	ldr	r1, [r7, #12]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f011 f936 	bl	8012cd4 <vTaskDelayUntil>
 8001a68:	e7f8      	b.n	8001a5c <StartTrackerTask+0x14>
	...

08001a6c <StartPWRTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPWRTask */
void StartPWRTask(void const * argument)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPWRTask */
	  TickType_t xLastWakeTime;
	  const TickType_t period = pdMS_TO_TICKS(5);
 8001a74:	2305      	movs	r3, #5
 8001a76:	60fb      	str	r3, [r7, #12]
	  xLastWakeTime = xTaskGetTickCount();
 8001a78:	f011 faf8 	bl	801306c <xTaskGetTickCount>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  PWR_ProcessPWButton(&gButtons);
 8001a80:	4805      	ldr	r0, [pc, #20]	@ (8001a98 <StartPWRTask+0x2c>)
 8001a82:	f000 fc55 	bl	8002330 <PWR_ProcessPWButton>
	  vTaskDelayUntil(&xLastWakeTime, period);
 8001a86:	f107 0308 	add.w	r3, r7, #8
 8001a8a:	68f9      	ldr	r1, [r7, #12]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f011 f921 	bl	8012cd4 <vTaskDelayUntil>
	  PWR_ProcessPWButton(&gButtons);
 8001a92:	bf00      	nop
 8001a94:	e7f4      	b.n	8001a80 <StartPWRTask+0x14>
 8001a96:	bf00      	nop
 8001a98:	20000a24 	.word	0x20000a24

08001a9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa2:	f107 030c 	add.w	r3, r7, #12
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	609a      	str	r2, [r3, #8]
 8001aae:	60da      	str	r2, [r3, #12]
 8001ab0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab2:	4b42      	ldr	r3, [pc, #264]	@ (8001bbc <MX_GPIO_Init+0x120>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab6:	4a41      	ldr	r2, [pc, #260]	@ (8001bbc <MX_GPIO_Init+0x120>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001abe:	4b3f      	ldr	r3, [pc, #252]	@ (8001bbc <MX_GPIO_Init+0x120>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aca:	4b3c      	ldr	r3, [pc, #240]	@ (8001bbc <MX_GPIO_Init+0x120>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ace:	4a3b      	ldr	r2, [pc, #236]	@ (8001bbc <MX_GPIO_Init+0x120>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad6:	4b39      	ldr	r3, [pc, #228]	@ (8001bbc <MX_GPIO_Init+0x120>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPS_EN_Pin|AUX_EN_Pin, GPIO_PIN_RESET);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2112      	movs	r1, #18
 8001ae6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aea:	f005 faf5 	bl	80070d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FLASH_CS_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2162      	movs	r1, #98	@ 0x62
 8001af2:	4833      	ldr	r0, [pc, #204]	@ (8001bc0 <MX_GPIO_Init+0x124>)
 8001af4:	f005 faf0 	bl	80070d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PWR_BTN_Pin B1_Pin */
  GPIO_InitStruct.Pin = PWR_BTN_Pin|B1_Pin;
 8001af8:	f248 0301 	movw	r3, #32769	@ 0x8001
 8001afc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001afe:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001b02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b12:	f005 f95f 	bl	8006dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPS_EN_Pin AUX_EN_Pin */
  GPIO_InitStruct.Pin = GPS_EN_Pin|AUX_EN_Pin;
 8001b16:	2312      	movs	r3, #18
 8001b18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f107 030c 	add.w	r3, r7, #12
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b30:	f005 f950 	bl	8006dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_CS_Pin LED_GREEN_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 8001b34:	2362      	movs	r3, #98	@ 0x62
 8001b36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b44:	f107 030c 	add.w	r3, r7, #12
 8001b48:	4619      	mov	r1, r3
 8001b4a:	481d      	ldr	r0, [pc, #116]	@ (8001bc0 <MX_GPIO_Init+0x124>)
 8001b4c:	f005 f942 	bl	8006dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 8001b50:	2308      	movs	r3, #8
 8001b52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b54:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001b58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8001b5e:	f107 030c 	add.w	r3, r7, #12
 8001b62:	4619      	mov	r1, r3
 8001b64:	4816      	ldr	r0, [pc, #88]	@ (8001bc0 <MX_GPIO_Init+0x124>)
 8001b66:	f005 f935 	bl	8006dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b6a:	2310      	movs	r3, #16
 8001b6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b76:	f107 030c 	add.w	r3, r7, #12
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4810      	ldr	r0, [pc, #64]	@ (8001bc0 <MX_GPIO_Init+0x124>)
 8001b7e:	f005 f929 	bl	8006dd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2105      	movs	r1, #5
 8001b86:	2006      	movs	r0, #6
 8001b88:	f004 feb8 	bl	80068fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001b8c:	2006      	movs	r0, #6
 8001b8e:	f004 fed1 	bl	8006934 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2105      	movs	r1, #5
 8001b96:	2009      	movs	r0, #9
 8001b98:	f004 feb0 	bl	80068fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001b9c:	2009      	movs	r0, #9
 8001b9e:	f004 fec9 	bl	8006934 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	2028      	movs	r0, #40	@ 0x28
 8001ba8:	f004 fea8 	bl	80068fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bac:	2028      	movs	r0, #40	@ 0x28
 8001bae:	f004 fec1 	bl	8006934 <HAL_NVIC_EnableIRQ>

}
 8001bb2:	bf00      	nop
 8001bb4:	3720      	adds	r7, #32
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	48000400 	.word	0x48000400

08001bc4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001bca:	4a1e      	ldr	r2, [pc, #120]	@ (8001c44 <MX_I2C1_Init+0x80>)
 8001bcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B10E24;
 8001bce:	4b1c      	ldr	r3, [pc, #112]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8001c48 <MX_I2C1_Init+0x84>)
 8001bd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bda:	4b19      	ldr	r3, [pc, #100]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be0:	4b17      	ldr	r3, [pc, #92]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001be6:	4b16      	ldr	r3, [pc, #88]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bec:	4b14      	ldr	r3, [pc, #80]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf2:	4b13      	ldr	r3, [pc, #76]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bf8:	4b11      	ldr	r3, [pc, #68]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bfe:	4810      	ldr	r0, [pc, #64]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001c00:	f005 fab4 	bl	800716c <HAL_I2C_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c0a:	f000 fafd 	bl	8002208 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c0e:	2100      	movs	r1, #0
 8001c10:	480b      	ldr	r0, [pc, #44]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001c12:	f005 fec9 	bl	80079a8 <HAL_I2CEx_ConfigAnalogFilter>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c1c:	f000 faf4 	bl	8002208 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c20:	2100      	movs	r1, #0
 8001c22:	4807      	ldr	r0, [pc, #28]	@ (8001c40 <MX_I2C1_Init+0x7c>)
 8001c24:	f005 ff0b 	bl	8007a3e <HAL_I2CEx_ConfigDigitalFilter>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c2e:	f000 faeb 	bl	8002208 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8001c32:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001c36:	f005 ff4f 	bl	8007ad8 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000688 	.word	0x20000688
 8001c44:	40005400 	.word	0x40005400
 8001c48:	00b10e24 	.word	0x00b10e24

08001c4c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b09e      	sub	sp, #120	@ 0x78
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c64:	f107 0310 	add.w	r3, r7, #16
 8001c68:	2254      	movs	r2, #84	@ 0x54
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f013 fe4c 	bl	801590a <memset>
  if(i2cHandle->Instance==I2C1)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf4 <HAL_I2C_MspInit+0xa8>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d137      	bne.n	8001cec <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c7c:	2340      	movs	r3, #64	@ 0x40
 8001c7e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c84:	f107 0310 	add.w	r3, r7, #16
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f008 fc5b 	bl	800a544 <HAL_RCCEx_PeriphCLKConfig>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c94:	f000 fab8 	bl	8002208 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c98:	4b17      	ldr	r3, [pc, #92]	@ (8001cf8 <HAL_I2C_MspInit+0xac>)
 8001c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9c:	4a16      	ldr	r2, [pc, #88]	@ (8001cf8 <HAL_I2C_MspInit+0xac>)
 8001c9e:	f043 0301 	orr.w	r3, r3, #1
 8001ca2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca4:	4b14      	ldr	r3, [pc, #80]	@ (8001cf8 <HAL_I2C_MspInit+0xac>)
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001cb0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001cb4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cb6:	2312      	movs	r3, #18
 8001cb8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cc2:	2304      	movs	r3, #4
 8001cc4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001cca:	4619      	mov	r1, r3
 8001ccc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd0:	f005 f880 	bl	8006dd4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cd4:	4b08      	ldr	r3, [pc, #32]	@ (8001cf8 <HAL_I2C_MspInit+0xac>)
 8001cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd8:	4a07      	ldr	r2, [pc, #28]	@ (8001cf8 <HAL_I2C_MspInit+0xac>)
 8001cda:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cde:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ce0:	4b05      	ldr	r3, [pc, #20]	@ (8001cf8 <HAL_I2C_MspInit+0xac>)
 8001ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ce8:	60bb      	str	r3, [r7, #8]
 8001cea:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001cec:	bf00      	nop
 8001cee:	3778      	adds	r7, #120	@ 0x78
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40005400 	.word	0x40005400
 8001cf8:	40021000 	.word	0x40021000

08001cfc <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	80fb      	strh	r3, [r7, #6]
    /* -------------------- BTN_A sur PA15 -------------------- */
    if (GPIO_Pin == B1_Pin)
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d0c:	d141      	bne.n	8001d92 <HAL_GPIO_EXTI_Callback+0x96>
    {
        if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 8001d0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d16:	f005 f9c7 	bl	80070a8 <HAL_GPIO_ReadPin>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d105      	bne.n	8001d2c <HAL_GPIO_EXTI_Callback+0x30>
        {
            gButtons.pressStart_A_ms = HAL_GetTick();
 8001d20:	f003 fc66 	bl	80055f0 <HAL_GetTick>
 8001d24:	4603      	mov	r3, r0
 8001d26:	4a26      	ldr	r2, [pc, #152]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d28:	6113      	str	r3, [r2, #16]
 8001d2a:	e032      	b.n	8001d92 <HAL_GPIO_EXTI_Callback+0x96>
        }
        else
        {
            uint32_t now = HAL_GetTick();
 8001d2c:	f003 fc60 	bl	80055f0 <HAL_GetTick>
 8001d30:	60f8      	str	r0, [r7, #12]
            uint32_t dur = 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60bb      	str	r3, [r7, #8]

            if (gButtons.pressStart_A_ms != 0){
 8001d36:	4b22      	ldr	r3, [pc, #136]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d029      	beq.n	8001d92 <HAL_GPIO_EXTI_Callback+0x96>
                dur = now - gButtons.pressStart_A_ms;
 8001d3e:	4b20      	ldr	r3, [pc, #128]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	60bb      	str	r3, [r7, #8]

            gButtons.time_A_ms       = dur;
 8001d48:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	6053      	str	r3, [r2, #4]
            gButtons.pressStart_A_ms = 0;
 8001d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	611a      	str	r2, [r3, #16]

            if (dur >= 50 && dur <= 400)
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	2b31      	cmp	r3, #49	@ 0x31
 8001d58:	d90a      	bls.n	8001d70 <HAL_GPIO_EXTI_Callback+0x74>
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001d60:	d806      	bhi.n	8001d70 <HAL_GPIO_EXTI_Callback+0x74>
            {
                gButtons.BTN_A      = 1;
 8001d62:	4b17      	ldr	r3, [pc, #92]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d64:	2201      	movs	r2, #1
 8001d66:	701a      	strb	r2, [r3, #0]
                gButtons.BTN_A_LONG = 0;
 8001d68:	4b15      	ldr	r3, [pc, #84]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	709a      	strb	r2, [r3, #2]
 8001d6e:	e010      	b.n	8001d92 <HAL_GPIO_EXTI_Callback+0x96>
            }
            else if (dur >= 400)
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001d76:	d306      	bcc.n	8001d86 <HAL_GPIO_EXTI_Callback+0x8a>
            {
                gButtons.BTN_A_LONG = 1;
 8001d78:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	709a      	strb	r2, [r3, #2]
                gButtons.BTN_A      = 0;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	701a      	strb	r2, [r3, #0]
 8001d84:	e005      	b.n	8001d92 <HAL_GPIO_EXTI_Callback+0x96>
            }
            else
            {
                gButtons.BTN_A      = 0;
 8001d86:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	701a      	strb	r2, [r3, #0]
                gButtons.BTN_A_LONG = 0;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	709a      	strb	r2, [r3, #2]
        }
        }
    }

    /* -------------------- BTN_PW sur PA0 -------------------- */
    if (GPIO_Pin == PWR_BTN_Pin)
 8001d92:	88fb      	ldrh	r3, [r7, #6]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d10e      	bne.n	8001db6 <HAL_GPIO_EXTI_Callback+0xba>
    {
        if (HAL_GPIO_ReadPin(PWR_BTN_GPIO_Port, PWR_BTN_Pin) == GPIO_PIN_RESET)
 8001d98:	2101      	movs	r1, #1
 8001d9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d9e:	f005 f983 	bl	80070a8 <HAL_GPIO_ReadPin>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d103      	bne.n	8001db0 <HAL_GPIO_EXTI_Callback+0xb4>
        {
        	gButtons.PW_BTN_FALLING_FLAG=1;
 8001da8:	4b05      	ldr	r3, [pc, #20]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001daa:	2201      	movs	r2, #1
 8001dac:	775a      	strb	r2, [r3, #29]
        else
        {
        	gButtons.PW_BTN_RISING_FLAG=1;
        }
    }
}
 8001dae:	e002      	b.n	8001db6 <HAL_GPIO_EXTI_Callback+0xba>
        	gButtons.PW_BTN_RISING_FLAG=1;
 8001db0:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	771a      	strb	r2, [r3, #28]
}
 8001db6:	bf00      	nop
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000a24 	.word	0x20000a24

08001dc4 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08a      	sub	sp, #40	@ 0x28
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a40      	ldr	r2, [pc, #256]	@ (8001ed4 <HAL_ADC_ConvCpltCallback+0x110>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d179      	bne.n	8001eca <HAL_ADC_ConvCpltCallback+0x106>
    {
        const float vref_cal = (float)STM32L432_VREFINT_CAL();
 8001dd6:	4b40      	ldr	r3, [pc, #256]	@ (8001ed8 <HAL_ADC_ConvCpltCallback+0x114>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	ee07 3a90 	vmov	s15, r3
 8001de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001de4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        const float ts_cal1  = (float)STM32L432_TS_CAL1();
 8001de8:	4b3c      	ldr	r3, [pc, #240]	@ (8001edc <HAL_ADC_ConvCpltCallback+0x118>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	ee07 3a90 	vmov	s15, r3
 8001df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001df6:	edc7 7a08 	vstr	s15, [r7, #32]
        const float ts_cal2  = (float)STM32L432_TS_CAL2();
 8001dfa:	4b39      	ldr	r3, [pc, #228]	@ (8001ee0 <HAL_ADC_ConvCpltCallback+0x11c>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	ee07 3a90 	vmov	s15, r3
 8001e04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e08:	edc7 7a07 	vstr	s15, [r7, #28]

        const float adc_vref = (float)gAdc.raw[0];
 8001e0c:	4b35      	ldr	r3, [pc, #212]	@ (8001ee4 <HAL_ADC_ConvCpltCallback+0x120>)
 8001e0e:	899b      	ldrh	r3, [r3, #12]
 8001e10:	ee07 3a90 	vmov	s15, r3
 8001e14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e18:	edc7 7a06 	vstr	s15, [r7, #24]
        const float adc_ts   = (float)gAdc.raw[1];
 8001e1c:	4b31      	ldr	r3, [pc, #196]	@ (8001ee4 <HAL_ADC_ConvCpltCallback+0x120>)
 8001e1e:	89db      	ldrh	r3, [r3, #14]
 8001e20:	ee07 3a90 	vmov	s15, r3
 8001e24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e28:	edc7 7a05 	vstr	s15, [r7, #20]
        const float adc_vbat = (float)gAdc.raw[2];
 8001e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ee4 <HAL_ADC_ConvCpltCallback+0x120>)
 8001e2e:	8a1b      	ldrh	r3, [r3, #16]
 8001e30:	ee07 3a90 	vmov	s15, r3
 8001e34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e38:	edc7 7a04 	vstr	s15, [r7, #16]

        gAdc.vrefint = (STM32L432_VDDA_CAL_V * vref_cal) / adc_vref;
 8001e3c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e40:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001e44:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001e48:	ed97 7a06 	vldr	s14, [r7, #24]
 8001e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e50:	4b24      	ldr	r3, [pc, #144]	@ (8001ee4 <HAL_ADC_ConvCpltCallback+0x120>)
 8001e52:	edc3 7a02 	vstr	s15, [r3, #8]

        const float ts_data_3v = (adc_ts * vref_cal) / adc_vref;
 8001e56:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e5a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e5e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001e62:	ed97 7a06 	vldr	s14, [r7, #24]
 8001e66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e6a:	edc7 7a03 	vstr	s15, [r7, #12]

        gAdc.temp =((ts_data_3v - ts_cal1) *(STM32L432_TS_CAL2_TEMP_C - STM32L432_TS_CAL1_TEMP_C) /(ts_cal2 - ts_cal1)) +STM32L432_TS_CAL1_TEMP_C;
 8001e6e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e72:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e7a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001ee8 <HAL_ADC_ConvCpltCallback+0x124>
 8001e7e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001e82:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e86:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e92:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001e96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e9a:	4b12      	ldr	r3, [pc, #72]	@ (8001ee4 <HAL_ADC_ConvCpltCallback+0x120>)
 8001e9c:	edc3 7a00 	vstr	s15, [r3]

        gAdc.vbat = 2.0f * (adc_vbat / 4095.0f) * gAdc.vrefint;
 8001ea0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ea4:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001eec <HAL_ADC_ConvCpltCallback+0x128>
 8001ea8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eac:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee4 <HAL_ADC_ConvCpltCallback+0x120>)
 8001eb2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee4 <HAL_ADC_ConvCpltCallback+0x120>)
 8001ebc:	edc3 7a01 	vstr	s15, [r3, #4]
        HAL_ADC_Start_DMA(hadc, (uint32_t*)gAdc.raw, 3);
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	490b      	ldr	r1, [pc, #44]	@ (8001ef0 <HAL_ADC_ConvCpltCallback+0x12c>)
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f003 fecd 	bl	8005c64 <HAL_ADC_Start_DMA>
    }

}
 8001eca:	bf00      	nop
 8001ecc:	3728      	adds	r7, #40	@ 0x28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	50040000 	.word	0x50040000
 8001ed8:	1fff75aa 	.word	0x1fff75aa
 8001edc:	1fff75a8 	.word	0x1fff75a8
 8001ee0:	1fff75ca 	.word	0x1fff75ca
 8001ee4:	20000a44 	.word	0x20000a44
 8001ee8:	42c80000 	.word	0x42c80000
 8001eec:	457ff000 	.word	0x457ff000
 8001ef0:	20000a50 	.word	0x20000a50

08001ef4 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == LPUART1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a06      	ldr	r2, [pc, #24]	@ (8001f1c <HAL_UART_RxHalfCpltCallback+0x28>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d104      	bne.n	8001f10 <HAL_UART_RxHalfCpltCallback+0x1c>
    {
    	GNSSData.write_index=256;
 8001f06:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <HAL_UART_RxHalfCpltCallback+0x2c>)
 8001f08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f0c:	f8a3 2288 	strh.w	r2, [r3, #648]	@ 0x288

    }
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	40008000 	.word	0x40008000
 8001f20:	2000071c 	.word	0x2000071c

08001f24 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == LPUART1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a06      	ldr	r2, [pc, #24]	@ (8001f4c <HAL_UART_RxCpltCallback+0x28>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d103      	bne.n	8001f3e <HAL_UART_RxCpltCallback+0x1a>
    {
    	GNSSData.write_index=0;
 8001f36:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <HAL_UART_RxCpltCallback+0x2c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f8a3 2288 	strh.w	r2, [r3, #648]	@ 0x288
    }
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40008000 	.word	0x40008000
 8001f50:	2000071c 	.word	0x2000071c

08001f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08a      	sub	sp, #40	@ 0x28
 8001f58:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f5a:	f003 fae0 	bl	800551e <HAL_Init>

  /* USER CODE BEGIN Init */

  PWR_StartupCheckButton();
 8001f5e:	f000 f959 	bl	8002214 <PWR_StartupCheckButton>




  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  void (*boot_jump)(void);

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f70:	4b62      	ldr	r3, [pc, #392]	@ (80020fc <main+0x1a8>)
 8001f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f74:	4a61      	ldr	r2, [pc, #388]	@ (80020fc <main+0x1a8>)
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f7c:	4b5f      	ldr	r3, [pc, #380]	@ (80020fc <main+0x1a8>)
 8001f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	603b      	str	r3, [r7, #0]
 8001f86:	683b      	ldr	r3, [r7, #0]
   GPIO_InitStruct.Pin = B1_Pin | PWR_BTN_Pin;
 8001f88:	f248 0301 	movw	r3, #32769	@ 0x8001
 8001f8c:	607b      	str	r3, [r7, #4]
   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60bb      	str	r3, [r7, #8]
   GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	60fb      	str	r3, [r7, #12]
   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	4619      	mov	r1, r3
 8001f9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f9e:	f004 ff19 	bl	8006dd4 <HAL_GPIO_Init>

   if ((HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) &&
 8001fa2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001faa:	f005 f87d 	bl	80070a8 <HAL_GPIO_ReadPin>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d115      	bne.n	8001fe0 <main+0x8c>
 	  (HAL_GPIO_ReadPin(PWR_BTN_GPIO_Port, PWR_BTN_Pin) == GPIO_PIN_RESET))
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fba:	f005 f875 	bl	80070a8 <HAL_GPIO_ReadPin>
 8001fbe:	4603      	mov	r3, r0
   if ((HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) &&
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10d      	bne.n	8001fe0 <main+0x8c>
   {
 	  HAL_DeInit();
 8001fc4:	f003 fac4 	bl	8005550 <HAL_DeInit>
 	  boot_jump = (void (*)(void))(*((uint32_t *)(SYS_MEM_START_ADDR + 4)));
 8001fc8:	4b4d      	ldr	r3, [pc, #308]	@ (8002100 <main+0x1ac>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	61fb      	str	r3, [r7, #28]
 	  __set_MSP(*(__IO uint32_t*)SYS_MEM_START_ADDR);
 8001fce:	4b4d      	ldr	r3, [pc, #308]	@ (8002104 <main+0x1b0>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	f383 8808 	msr	MSP, r3
}
 8001fda:	bf00      	nop

 	  /* NOTE WELL: This call never returns: */
 	  boot_jump();
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	4798      	blx	r3
   }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fe0:	f000 f8aa 	bl	8002138 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fe4:	f7ff fd5a 	bl	8001a9c <MX_GPIO_Init>
  MX_DMA_Init();
 8001fe8:	f7ff fc2e 	bl	8001848 <MX_DMA_Init>
  MX_I2C1_Init();
 8001fec:	f7ff fdea 	bl	8001bc4 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001ff0:	f002 fc3c 	bl	800486c <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8001ff4:	f000 fa84 	bl	8002500 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001ff8:	f7ff fb0e 	bl	8001618 <MX_ADC1_Init>
  MX_FATFS_Init();
 8001ffc:	f00d f862 	bl	800f0c4 <MX_FATFS_Init>
  MX_RTC_Init();
 8002000:	f000 fa26 	bl	8002450 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(AUX_EN_GPIO_Port, AUX_EN_Pin,GPIO_PIN_SET);
 8002004:	2201      	movs	r2, #1
 8002006:	2110      	movs	r1, #16
 8002008:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800200c:	f005 f864 	bl	80070d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPS_EN_GPIO_Port,GPS_EN_Pin,GPIO_PIN_SET);
 8002010:	2201      	movs	r2, #1
 8002012:	2102      	movs	r1, #2
 8002014:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002018:	f005 f85e 	bl	80070d8 <HAL_GPIO_WritePin>

  HAL_Delay(10);
 800201c:	200a      	movs	r0, #10
 800201e:	f003 faf3 	bl	8005608 <HAL_Delay>
	ssd1306_Init();
 8002022:	f000 fb81 	bl	8002728 <ssd1306_Init>
	HAL_Delay(10);
 8002026:	200a      	movs	r0, #10
 8002028:	f003 faee 	bl	8005608 <HAL_Delay>
	ssd1306_Fill(Black);
 800202c:	2000      	movs	r0, #0
 800202e:	f000 fbe5 	bl	80027fc <ssd1306_Fill>

	ssd1306_DrawBitmap(32, 32, startimg, 64, 32, White);
 8002032:	2301      	movs	r3, #1
 8002034:	9301      	str	r3, [sp, #4]
 8002036:	2320      	movs	r3, #32
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	2340      	movs	r3, #64	@ 0x40
 800203c:	4a32      	ldr	r2, [pc, #200]	@ (8002108 <main+0x1b4>)
 800203e:	2120      	movs	r1, #32
 8002040:	2020      	movs	r0, #32
 8002042:	f000 fdd8 	bl	8002bf6 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8002046:	f000 fbf1 	bl	800282c <ssd1306_UpdateScreen>


	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)gAdc.raw, 3);
 800204a:	2203      	movs	r2, #3
 800204c:	492f      	ldr	r1, [pc, #188]	@ (800210c <main+0x1b8>)
 800204e:	4830      	ldr	r0, [pc, #192]	@ (8002110 <main+0x1bc>)
 8002050:	f003 fe08 	bl	8005c64 <HAL_ADC_Start_DMA>

	GNSS_Init(&GNSSData, &hlpuart1);
 8002054:	492f      	ldr	r1, [pc, #188]	@ (8002114 <main+0x1c0>)
 8002056:	4830      	ldr	r0, [pc, #192]	@ (8002118 <main+0x1c4>)
 8002058:	f7fe ffe2 	bl	8001020 <GNSS_Init>
	HAL_UART_Abort(&hlpuart1);
 800205c:	482d      	ldr	r0, [pc, #180]	@ (8002114 <main+0x1c0>)
 800205e:	f00a fa31 	bl	800c4c4 <HAL_UART_Abort>
	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)GNSSData.circular_buffer, 512);
 8002062:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002066:	492d      	ldr	r1, [pc, #180]	@ (800211c <main+0x1c8>)
 8002068:	482a      	ldr	r0, [pc, #168]	@ (8002114 <main+0x1c0>)
 800206a:	f00a f9df 	bl	800c42c <HAL_UART_Receive_DMA>
	__HAL_DMA_ENABLE_IT(hlpuart1.hdmarx, DMA_IT_HT);
 800206e:	4b29      	ldr	r3, [pc, #164]	@ (8002114 <main+0x1c0>)
 8002070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4b27      	ldr	r3, [pc, #156]	@ (8002114 <main+0x1c0>)
 8002078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f042 0204 	orr.w	r2, r2, #4
 8002080:	601a      	str	r2, [r3, #0]


	if(SPIF_Init(&hspif1,&hspi1,FLASH_CS_GPIO_Port,FLASH_CS_Pin)==true){
 8002082:	2302      	movs	r3, #2
 8002084:	4a26      	ldr	r2, [pc, #152]	@ (8002120 <main+0x1cc>)
 8002086:	4927      	ldr	r1, [pc, #156]	@ (8002124 <main+0x1d0>)
 8002088:	4827      	ldr	r0, [pc, #156]	@ (8002128 <main+0x1d4>)
 800208a:	f003 f88c 	bl	80051a6 <SPIF_Init>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d013      	beq.n	80020bc <main+0x168>
		ssd1306_SetCursor(32, 32);
 8002094:	2120      	movs	r1, #32
 8002096:	2020      	movs	r0, #32
 8002098:	f000 fcf2 	bl	8002a80 <ssd1306_SetCursor>
		ssd1306_Fill(Black);
 800209c:	2000      	movs	r0, #0
 800209e:	f000 fbad 	bl	80027fc <ssd1306_Fill>
		ssd1306_WriteString("OK", Font_7x10, White);
 80020a2:	4a22      	ldr	r2, [pc, #136]	@ (800212c <main+0x1d8>)
 80020a4:	2301      	movs	r3, #1
 80020a6:	ca06      	ldmia	r2, {r1, r2}
 80020a8:	4821      	ldr	r0, [pc, #132]	@ (8002130 <main+0x1dc>)
 80020aa:	f000 fcc3 	bl	8002a34 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80020ae:	f000 fbbd 	bl	800282c <ssd1306_UpdateScreen>
		HAL_Delay(500);
 80020b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020b6:	f003 faa7 	bl	8005608 <HAL_Delay>
 80020ba:	e012      	b.n	80020e2 <main+0x18e>
	}
	else{
		ssd1306_SetCursor(32, 32);
 80020bc:	2120      	movs	r1, #32
 80020be:	2020      	movs	r0, #32
 80020c0:	f000 fcde 	bl	8002a80 <ssd1306_SetCursor>
		ssd1306_Fill(Black);
 80020c4:	2000      	movs	r0, #0
 80020c6:	f000 fb99 	bl	80027fc <ssd1306_Fill>
		ssd1306_WriteString("PBM", Font_7x10, White);
 80020ca:	4a18      	ldr	r2, [pc, #96]	@ (800212c <main+0x1d8>)
 80020cc:	2301      	movs	r3, #1
 80020ce:	ca06      	ldmia	r2, {r1, r2}
 80020d0:	4818      	ldr	r0, [pc, #96]	@ (8002134 <main+0x1e0>)
 80020d2:	f000 fcaf 	bl	8002a34 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80020d6:	f000 fba9 	bl	800282c <ssd1306_UpdateScreen>
		HAL_Delay(500);
 80020da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020de:	f003 fa93 	bl	8005608 <HAL_Delay>

	}

	ssd1306_Fill(Black);
 80020e2:	2000      	movs	r0, #0
 80020e4:	f000 fb8a 	bl	80027fc <ssd1306_Fill>
	HAL_Delay(200);
 80020e8:	20c8      	movs	r0, #200	@ 0xc8
 80020ea:	f003 fa8d 	bl	8005608 <HAL_Delay>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80020ee:	f7ff fc07 	bl	8001900 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80020f2:	f010 fb24 	bl	801273e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80020f6:	bf00      	nop
 80020f8:	e7fd      	b.n	80020f6 <main+0x1a2>
 80020fa:	bf00      	nop
 80020fc:	40021000 	.word	0x40021000
 8002100:	1fff0004 	.word	0x1fff0004
 8002104:	1fff0000 	.word	0x1fff0000
 8002108:	080194bc 	.word	0x080194bc
 800210c:	20000a50 	.word	0x20000a50
 8002110:	2000032c 	.word	0x2000032c
 8002114:	20000ffc 	.word	0x20000ffc
 8002118:	2000071c 	.word	0x2000071c
 800211c:	20000724 	.word	0x20000724
 8002120:	48000400 	.word	0x48000400
 8002124:	20000ab0 	.word	0x20000ab0
 8002128:	20000a04 	.word	0x20000a04
 800212c:	20000008 	.word	0x20000008
 8002130:	080192bc 	.word	0x080192bc
 8002134:	080192c0 	.word	0x080192c0

08002138 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b096      	sub	sp, #88	@ 0x58
 800213c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800213e:	f107 0314 	add.w	r3, r7, #20
 8002142:	2244      	movs	r2, #68	@ 0x44
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f013 fbdf 	bl	801590a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800214c:	463b      	mov	r3, r7
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	609a      	str	r2, [r3, #8]
 8002156:	60da      	str	r2, [r3, #12]
 8002158:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800215a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800215e:	f007 fa8b 	bl	8009678 <HAL_PWREx_ControlVoltageScaling>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002168:	f000 f84e 	bl	8002208 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800216c:	232a      	movs	r3, #42	@ 0x2a
 800216e:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002170:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002174:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002176:	2301      	movs	r3, #1
 8002178:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800217a:	2310      	movs	r3, #16
 800217c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800217e:	2301      	movs	r3, #1
 8002180:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002182:	2302      	movs	r3, #2
 8002184:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002186:	2302      	movs	r3, #2
 8002188:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800218a:	2301      	movs	r3, #1
 800218c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800218e:	230a      	movs	r3, #10
 8002190:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002192:	2307      	movs	r3, #7
 8002194:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002196:	2302      	movs	r3, #2
 8002198:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800219a:	2302      	movs	r3, #2
 800219c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4618      	mov	r0, r3
 80021a4:	f007 fb64 	bl	8009870 <HAL_RCC_OscConfig>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80021ae:	f000 f82b 	bl	8002208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021b2:	230f      	movs	r3, #15
 80021b4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021b6:	2303      	movs	r3, #3
 80021b8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80021c6:	463b      	mov	r3, r7
 80021c8:	2104      	movs	r1, #4
 80021ca:	4618      	mov	r0, r3
 80021cc:	f007 ff64 	bl	800a098 <HAL_RCC_ClockConfig>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80021d6:	f000 f817 	bl	8002208 <Error_Handler>
  }
}
 80021da:	bf00      	nop
 80021dc:	3758      	adds	r7, #88	@ 0x58
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
	...

080021e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a04      	ldr	r2, [pc, #16]	@ (8002204 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d101      	bne.n	80021fa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80021f6:	f003 f9e7 	bl	80055c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40012c00 	.word	0x40012c00

08002208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800220c:	b672      	cpsid	i
}
 800220e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <Error_Handler+0x8>

08002214 <PWR_StartupCheckButton>:
#include "pwr.h"

void PWR_StartupCheckButton(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	@ 0x28
 8002218:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221a:	f107 030c 	add.w	r3, r7, #12
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
 8002228:	611a      	str	r2, [r3, #16]
    uint32_t start, now;
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222a:	4b3f      	ldr	r3, [pc, #252]	@ (8002328 <PWR_StartupCheckButton+0x114>)
 800222c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800222e:	4a3e      	ldr	r2, [pc, #248]	@ (8002328 <PWR_StartupCheckButton+0x114>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002236:	4b3c      	ldr	r3, [pc, #240]	@ (8002328 <PWR_StartupCheckButton+0x114>)
 8002238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	60bb      	str	r3, [r7, #8]
 8002240:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_PWR_CLK_ENABLE();
 8002242:	4b39      	ldr	r3, [pc, #228]	@ (8002328 <PWR_StartupCheckButton+0x114>)
 8002244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002246:	4a38      	ldr	r2, [pc, #224]	@ (8002328 <PWR_StartupCheckButton+0x114>)
 8002248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800224c:	6593      	str	r3, [r2, #88]	@ 0x58
 800224e:	4b36      	ldr	r3, [pc, #216]	@ (8002328 <PWR_StartupCheckButton+0x114>)
 8002250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002256:	607b      	str	r3, [r7, #4]
 8002258:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin  = PWR_BTN_Pin;
 800225a:	2301      	movs	r3, #1
 800225c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002262:	2301      	movs	r3, #1
 8002264:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(PWR_BTN_GPIO_Port, &GPIO_InitStruct);
 8002266:	f107 030c 	add.w	r3, r7, #12
 800226a:	4619      	mov	r1, r3
 800226c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002270:	f004 fdb0 	bl	8006dd4 <HAL_GPIO_Init>

    if (HAL_GPIO_ReadPin(PWR_BTN_GPIO_Port, PWR_BTN_Pin)!= GPIO_PIN_RESET)
 8002274:	2101      	movs	r1, #1
 8002276:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800227a:	f004 ff15 	bl	80070a8 <HAL_GPIO_ReadPin>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d01a      	beq.n	80022ba <PWR_StartupCheckButton+0xa6>
    {
        HAL_SuspendTick();
 8002284:	f002 f99a 	bl	80045bc <HAL_SuspendTick>
        HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8002288:	2001      	movs	r0, #1
 800228a:	f007 f9d1 	bl	8009630 <HAL_PWR_DisableWakeUpPin>
        __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800228e:	4b27      	ldr	r3, [pc, #156]	@ (800232c <PWR_StartupCheckButton+0x118>)
 8002290:	221f      	movs	r2, #31
 8002292:	619a      	str	r2, [r3, #24]
        HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1_LOW);
 8002294:	2021      	movs	r0, #33	@ 0x21
 8002296:	f007 f9ab 	bl	80095f0 <HAL_PWR_EnableWakeUpPin>
        HAL_PWREx_EnableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_1);
 800229a:	2102      	movs	r1, #2
 800229c:	2000      	movs	r0, #0
 800229e:	f007 fa51 	bl	8009744 <HAL_PWREx_EnableGPIOPullDown>
        HAL_PWREx_EnableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_4);
 80022a2:	2110      	movs	r1, #16
 80022a4:	2000      	movs	r0, #0
 80022a6:	f007 fa4d 	bl	8009744 <HAL_PWREx_EnableGPIOPullDown>
        HAL_PWREx_EnablePullUpPullDownConfig();
 80022aa:	f007 fab7 	bl	800981c <HAL_PWREx_EnablePullUpPullDownConfig>
  __ASM volatile ("cpsid i" : : : "memory");
 80022ae:	b672      	cpsid	i
}
 80022b0:	bf00      	nop
        __disable_irq();
        HAL_PWREx_EnterSHUTDOWNMode();
 80022b2:	f007 fac3 	bl	800983c <HAL_PWREx_EnterSHUTDOWNMode>
        while (1)
 80022b6:	bf00      	nop
 80022b8:	e7fd      	b.n	80022b6 <PWR_StartupCheckButton+0xa2>
        {
            /* NOP */
        }
    }
    start = HAL_GetTick();
 80022ba:	f003 f999 	bl	80055f0 <HAL_GetTick>
 80022be:	6238      	str	r0, [r7, #32]
    now = start;
 80022c0:	6a3b      	ldr	r3, [r7, #32]
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24
    while ((now - start) <= PWR_STARTUP_LONG_PRESS_MS)
 80022c4:	e025      	b.n	8002312 <PWR_StartupCheckButton+0xfe>
    {
        now = HAL_GetTick();
 80022c6:	f003 f993 	bl	80055f0 <HAL_GetTick>
 80022ca:	6278      	str	r0, [r7, #36]	@ 0x24
        if (HAL_GPIO_ReadPin(PWR_BTN_GPIO_Port, PWR_BTN_Pin)== GPIO_PIN_SET)
 80022cc:	2101      	movs	r1, #1
 80022ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022d2:	f004 fee9 	bl	80070a8 <HAL_GPIO_ReadPin>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d11a      	bne.n	8002312 <PWR_StartupCheckButton+0xfe>
        {

            HAL_SuspendTick();
 80022dc:	f002 f96e 	bl	80045bc <HAL_SuspendTick>
            HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 80022e0:	2001      	movs	r0, #1
 80022e2:	f007 f9a5 	bl	8009630 <HAL_PWR_DisableWakeUpPin>
            __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80022e6:	4b11      	ldr	r3, [pc, #68]	@ (800232c <PWR_StartupCheckButton+0x118>)
 80022e8:	221f      	movs	r2, #31
 80022ea:	619a      	str	r2, [r3, #24]
            HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1_LOW);
 80022ec:	2021      	movs	r0, #33	@ 0x21
 80022ee:	f007 f97f 	bl	80095f0 <HAL_PWR_EnableWakeUpPin>
            HAL_PWREx_EnableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_1);
 80022f2:	2102      	movs	r1, #2
 80022f4:	2000      	movs	r0, #0
 80022f6:	f007 fa25 	bl	8009744 <HAL_PWREx_EnableGPIOPullDown>
            HAL_PWREx_EnableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_4);
 80022fa:	2110      	movs	r1, #16
 80022fc:	2000      	movs	r0, #0
 80022fe:	f007 fa21 	bl	8009744 <HAL_PWREx_EnableGPIOPullDown>
            HAL_PWREx_EnablePullUpPullDownConfig();
 8002302:	f007 fa8b 	bl	800981c <HAL_PWREx_EnablePullUpPullDownConfig>
  __ASM volatile ("cpsid i" : : : "memory");
 8002306:	b672      	cpsid	i
}
 8002308:	bf00      	nop
            __disable_irq();
            HAL_PWREx_EnterSHUTDOWNMode();
 800230a:	f007 fa97 	bl	800983c <HAL_PWREx_EnterSHUTDOWNMode>
            while (1)
 800230e:	bf00      	nop
 8002310:	e7fd      	b.n	800230e <PWR_StartupCheckButton+0xfa>
    while ((now - start) <= PWR_STARTUP_LONG_PRESS_MS)
 8002312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800231c:	d9d3      	bls.n	80022c6 <PWR_StartupCheckButton+0xb2>
            {
                /* NOP */
            }
        }
    }
}
 800231e:	bf00      	nop
 8002320:	bf00      	nop
 8002322:	3728      	adds	r7, #40	@ 0x28
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40021000 	.word	0x40021000
 800232c:	40007000 	.word	0x40007000

08002330 <PWR_ProcessPWButton>:


void PWR_ProcessPWButton(Buttons_t *btn)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8002338:	f003 f95a 	bl	80055f0 <HAL_GetTick>
 800233c:	60f8      	str	r0, [r7, #12]
    if (btn->PW_BTN_FALLING_FLAG)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	7f5b      	ldrb	r3, [r3, #29]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00e      	beq.n	8002364 <PWR_ProcessPWButton+0x34>
    {
    	btn->PW_BTN_FALLING_FLAG = 0;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	775a      	strb	r2, [r3, #29]
        btn->pressStart_PW_ms = now;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	619a      	str	r2, [r3, #24]
        btn->time_PW_ms = 0;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	60da      	str	r2, [r3, #12]
        btn->BTN_B_LONG = 0;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	70da      	strb	r2, [r3, #3]
        btn->BTN_B=0;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	705a      	strb	r2, [r3, #1]
    }
    if (btn->PW_BTN_RISING_FLAG)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	7f1b      	ldrb	r3, [r3, #28]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d037      	beq.n	80023dc <PWR_ProcessPWButton+0xac>
    {
    	btn->PW_BTN_RISING_FLAG = 0;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	771a      	strb	r2, [r3, #28]

        if (btn->pressStart_PW_ms != 0)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d030      	beq.n	80023dc <PWR_ProcessPWButton+0xac>
        {
            btn->time_PW_ms = now - btn->pressStart_PW_ms;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	1ad2      	subs	r2, r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	60da      	str	r2, [r3, #12]
            btn->pressStart_PW_ms = 0;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]

            if ((btn->time_PW_ms >= 50) && (btn->time_PW_ms <  400))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	2b31      	cmp	r3, #49	@ 0x31
 8002392:	d90b      	bls.n	80023ac <PWR_ProcessPWButton+0x7c>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800239c:	d206      	bcs.n	80023ac <PWR_ProcessPWButton+0x7c>
            {
            	btn->BTN_B     = 1;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	705a      	strb	r2, [r3, #1]
            	btn->BTN_B_LONG = 0;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	70da      	strb	r2, [r3, #3]
 80023aa:	e017      	b.n	80023dc <PWR_ProcessPWButton+0xac>
            }
            else if ((btn->time_PW_ms >= 400) && (btn->time_PW_ms <  1500))
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80023b4:	d30c      	bcc.n	80023d0 <PWR_ProcessPWButton+0xa0>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	f240 52db 	movw	r2, #1499	@ 0x5db
 80023be:	4293      	cmp	r3, r2
 80023c0:	d806      	bhi.n	80023d0 <PWR_ProcessPWButton+0xa0>
            {
            	btn->BTN_B_LONG = 1;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2201      	movs	r2, #1
 80023c6:	70da      	strb	r2, [r3, #3]
            	btn->BTN_B      = 0;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	705a      	strb	r2, [r3, #1]
 80023ce:	e005      	b.n	80023dc <PWR_ProcessPWButton+0xac>
            }
            else
            {
            	btn->BTN_B      = 0;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	705a      	strb	r2, [r3, #1]
            	btn->BTN_B_LONG = 0;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	70da      	strb	r2, [r3, #3]
            }
        }
    }


    if(btn->pressStart_PW_ms!=0){
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d02e      	beq.n	8002442 <PWR_ProcessPWButton+0x112>
        if ((now-btn->pressStart_PW_ms)  >= PWR_RUNTIME_LONG_PRESS_MS)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d926      	bls.n	8002442 <PWR_ProcessPWButton+0x112>
        {
            HAL_SuspendTick();
 80023f4:	f002 f8e2 	bl	80045bc <HAL_SuspendTick>
            HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 80023f8:	2001      	movs	r0, #1
 80023fa:	f007 f919 	bl	8009630 <HAL_PWR_DisableWakeUpPin>
            __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80023fe:	4b13      	ldr	r3, [pc, #76]	@ (800244c <PWR_ProcessPWButton+0x11c>)
 8002400:	221f      	movs	r2, #31
 8002402:	619a      	str	r2, [r3, #24]
            HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1_LOW);
 8002404:	2021      	movs	r0, #33	@ 0x21
 8002406:	f007 f8f3 	bl	80095f0 <HAL_PWR_EnableWakeUpPin>
            HAL_GPIO_WritePin(AUX_EN_GPIO_Port, AUX_EN_Pin,GPIO_PIN_RESET);
 800240a:	2200      	movs	r2, #0
 800240c:	2110      	movs	r1, #16
 800240e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002412:	f004 fe61 	bl	80070d8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPS_EN_GPIO_Port,GPS_EN_Pin,GPIO_PIN_RESET);
 8002416:	2200      	movs	r2, #0
 8002418:	2102      	movs	r1, #2
 800241a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800241e:	f004 fe5b 	bl	80070d8 <HAL_GPIO_WritePin>
            HAL_PWREx_EnableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_1);
 8002422:	2102      	movs	r1, #2
 8002424:	2000      	movs	r0, #0
 8002426:	f007 f98d 	bl	8009744 <HAL_PWREx_EnableGPIOPullDown>
            HAL_PWREx_EnableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_4);
 800242a:	2110      	movs	r1, #16
 800242c:	2000      	movs	r0, #0
 800242e:	f007 f989 	bl	8009744 <HAL_PWREx_EnableGPIOPullDown>
            HAL_PWREx_EnablePullUpPullDownConfig();
 8002432:	f007 f9f3 	bl	800981c <HAL_PWREx_EnablePullUpPullDownConfig>
  __ASM volatile ("cpsid i" : : : "memory");
 8002436:	b672      	cpsid	i
}
 8002438:	bf00      	nop
            __disable_irq();
            HAL_PWREx_EnterSHUTDOWNMode();
 800243a:	f007 f9ff 	bl	800983c <HAL_PWREx_EnterSHUTDOWNMode>
            while (1)
 800243e:	bf00      	nop
 8002440:	e7fd      	b.n	800243e <PWR_ProcessPWButton+0x10e>
            {
            }
        }
    }

}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40007000 	.word	0x40007000

08002450 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002454:	4b10      	ldr	r3, [pc, #64]	@ (8002498 <MX_RTC_Init+0x48>)
 8002456:	4a11      	ldr	r2, [pc, #68]	@ (800249c <MX_RTC_Init+0x4c>)
 8002458:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800245a:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <MX_RTC_Init+0x48>)
 800245c:	2200      	movs	r2, #0
 800245e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002460:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <MX_RTC_Init+0x48>)
 8002462:	227f      	movs	r2, #127	@ 0x7f
 8002464:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002466:	4b0c      	ldr	r3, [pc, #48]	@ (8002498 <MX_RTC_Init+0x48>)
 8002468:	22ff      	movs	r2, #255	@ 0xff
 800246a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800246c:	4b0a      	ldr	r3, [pc, #40]	@ (8002498 <MX_RTC_Init+0x48>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002472:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <MX_RTC_Init+0x48>)
 8002474:	2200      	movs	r2, #0
 8002476:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002478:	4b07      	ldr	r3, [pc, #28]	@ (8002498 <MX_RTC_Init+0x48>)
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800247e:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <MX_RTC_Init+0x48>)
 8002480:	2200      	movs	r2, #0
 8002482:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002484:	4804      	ldr	r0, [pc, #16]	@ (8002498 <MX_RTC_Init+0x48>)
 8002486:	f008 fb45 	bl	800ab14 <HAL_RTC_Init>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8002490:	f7ff feba 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002494:	bf00      	nop
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000a8c 	.word	0x20000a8c
 800249c:	40002800 	.word	0x40002800

080024a0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b098      	sub	sp, #96	@ 0x60
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024a8:	f107 030c 	add.w	r3, r7, #12
 80024ac:	2254      	movs	r2, #84	@ 0x54
 80024ae:	2100      	movs	r1, #0
 80024b0:	4618      	mov	r0, r3
 80024b2:	f013 fa2a 	bl	801590a <memset>
  if(rtcHandle->Instance==RTC)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a0f      	ldr	r2, [pc, #60]	@ (80024f8 <HAL_RTC_MspInit+0x58>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d117      	bne.n	80024f0 <HAL_RTC_MspInit+0x50>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80024c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024c4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80024c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024cc:	f107 030c 	add.w	r3, r7, #12
 80024d0:	4618      	mov	r0, r3
 80024d2:	f008 f837 	bl	800a544 <HAL_RCCEx_PeriphCLKConfig>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80024dc:	f7ff fe94 	bl	8002208 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80024e0:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <HAL_RTC_MspInit+0x5c>)
 80024e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e6:	4a05      	ldr	r2, [pc, #20]	@ (80024fc <HAL_RTC_MspInit+0x5c>)
 80024e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80024f0:	bf00      	nop
 80024f2:	3760      	adds	r7, #96	@ 0x60
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40002800 	.word	0x40002800
 80024fc:	40021000 	.word	0x40021000

08002500 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002504:	4b1b      	ldr	r3, [pc, #108]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002506:	4a1c      	ldr	r2, [pc, #112]	@ (8002578 <MX_SPI1_Init+0x78>)
 8002508:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800250a:	4b1a      	ldr	r3, [pc, #104]	@ (8002574 <MX_SPI1_Init+0x74>)
 800250c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002510:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002512:	4b18      	ldr	r3, [pc, #96]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002518:	4b16      	ldr	r3, [pc, #88]	@ (8002574 <MX_SPI1_Init+0x74>)
 800251a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800251e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002520:	4b14      	ldr	r3, [pc, #80]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002522:	2200      	movs	r2, #0
 8002524:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002526:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002528:	2200      	movs	r2, #0
 800252a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800252c:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <MX_SPI1_Init+0x74>)
 800252e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002532:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002534:	4b0f      	ldr	r3, [pc, #60]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002536:	2208      	movs	r2, #8
 8002538:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800253a:	4b0e      	ldr	r3, [pc, #56]	@ (8002574 <MX_SPI1_Init+0x74>)
 800253c:	2200      	movs	r2, #0
 800253e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002540:	4b0c      	ldr	r3, [pc, #48]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002542:	2200      	movs	r2, #0
 8002544:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002546:	4b0b      	ldr	r3, [pc, #44]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002548:	2200      	movs	r2, #0
 800254a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800254c:	4b09      	ldr	r3, [pc, #36]	@ (8002574 <MX_SPI1_Init+0x74>)
 800254e:	2207      	movs	r2, #7
 8002550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002552:	4b08      	ldr	r3, [pc, #32]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002554:	2200      	movs	r2, #0
 8002556:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002558:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <MX_SPI1_Init+0x74>)
 800255a:	2208      	movs	r2, #8
 800255c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800255e:	4805      	ldr	r0, [pc, #20]	@ (8002574 <MX_SPI1_Init+0x74>)
 8002560:	f008 fd76 	bl	800b050 <HAL_SPI_Init>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800256a:	f7ff fe4d 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20000ab0 	.word	0x20000ab0
 8002578:	40013000 	.word	0x40013000

0800257c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08a      	sub	sp, #40	@ 0x28
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002584:	f107 0314 	add.w	r3, r7, #20
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	60da      	str	r2, [r3, #12]
 8002592:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a40      	ldr	r2, [pc, #256]	@ (800269c <HAL_SPI_MspInit+0x120>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d17a      	bne.n	8002694 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800259e:	4b40      	ldr	r3, [pc, #256]	@ (80026a0 <HAL_SPI_MspInit+0x124>)
 80025a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025a2:	4a3f      	ldr	r2, [pc, #252]	@ (80026a0 <HAL_SPI_MspInit+0x124>)
 80025a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80025aa:	4b3d      	ldr	r3, [pc, #244]	@ (80026a0 <HAL_SPI_MspInit+0x124>)
 80025ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025b2:	613b      	str	r3, [r7, #16]
 80025b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b6:	4b3a      	ldr	r3, [pc, #232]	@ (80026a0 <HAL_SPI_MspInit+0x124>)
 80025b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ba:	4a39      	ldr	r2, [pc, #228]	@ (80026a0 <HAL_SPI_MspInit+0x124>)
 80025bc:	f043 0301 	orr.w	r3, r3, #1
 80025c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025c2:	4b37      	ldr	r3, [pc, #220]	@ (80026a0 <HAL_SPI_MspInit+0x124>)
 80025c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80025ce:	23e0      	movs	r3, #224	@ 0xe0
 80025d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d2:	2302      	movs	r3, #2
 80025d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025da:	2303      	movs	r3, #3
 80025dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025de:	2305      	movs	r3, #5
 80025e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e2:	f107 0314 	add.w	r3, r7, #20
 80025e6:	4619      	mov	r1, r3
 80025e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025ec:	f004 fbf2 	bl	8006dd4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80025f0:	4b2c      	ldr	r3, [pc, #176]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 80025f2:	4a2d      	ldr	r2, [pc, #180]	@ (80026a8 <HAL_SPI_MspInit+0x12c>)
 80025f4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 80025f6:	4b2b      	ldr	r3, [pc, #172]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 80025f8:	2201      	movs	r2, #1
 80025fa:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025fc:	4b29      	ldr	r3, [pc, #164]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002602:	4b28      	ldr	r3, [pc, #160]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 8002604:	2200      	movs	r2, #0
 8002606:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002608:	4b26      	ldr	r3, [pc, #152]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 800260a:	2280      	movs	r2, #128	@ 0x80
 800260c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800260e:	4b25      	ldr	r3, [pc, #148]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 8002610:	2200      	movs	r2, #0
 8002612:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002614:	4b23      	ldr	r3, [pc, #140]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 8002616:	2200      	movs	r2, #0
 8002618:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800261a:	4b22      	ldr	r3, [pc, #136]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 800261c:	2200      	movs	r2, #0
 800261e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002620:	4b20      	ldr	r3, [pc, #128]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 8002622:	2200      	movs	r2, #0
 8002624:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002626:	481f      	ldr	r0, [pc, #124]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 8002628:	f004 f992 	bl	8006950 <HAL_DMA_Init>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8002632:	f7ff fde9 	bl	8002208 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a1a      	ldr	r2, [pc, #104]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 800263a:	659a      	str	r2, [r3, #88]	@ 0x58
 800263c:	4a19      	ldr	r2, [pc, #100]	@ (80026a4 <HAL_SPI_MspInit+0x128>)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002642:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 8002644:	4a1a      	ldr	r2, [pc, #104]	@ (80026b0 <HAL_SPI_MspInit+0x134>)
 8002646:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002648:	4b18      	ldr	r3, [pc, #96]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 800264a:	2201      	movs	r2, #1
 800264c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800264e:	4b17      	ldr	r3, [pc, #92]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 8002650:	2210      	movs	r2, #16
 8002652:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002654:	4b15      	ldr	r3, [pc, #84]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 8002656:	2200      	movs	r2, #0
 8002658:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800265a:	4b14      	ldr	r3, [pc, #80]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 800265c:	2280      	movs	r2, #128	@ 0x80
 800265e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002660:	4b12      	ldr	r3, [pc, #72]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 8002662:	2200      	movs	r2, #0
 8002664:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002666:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 8002668:	2200      	movs	r2, #0
 800266a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800266c:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 800266e:	2200      	movs	r2, #0
 8002670:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 8002674:	2200      	movs	r2, #0
 8002676:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002678:	480c      	ldr	r0, [pc, #48]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 800267a:	f004 f969 	bl	8006950 <HAL_DMA_Init>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8002684:	f7ff fdc0 	bl	8002208 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a08      	ldr	r2, [pc, #32]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 800268c:	655a      	str	r2, [r3, #84]	@ 0x54
 800268e:	4a07      	ldr	r2, [pc, #28]	@ (80026ac <HAL_SPI_MspInit+0x130>)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002694:	bf00      	nop
 8002696:	3728      	adds	r7, #40	@ 0x28
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	40013000 	.word	0x40013000
 80026a0:	40021000 	.word	0x40021000
 80026a4:	20000b14 	.word	0x20000b14
 80026a8:	4002001c 	.word	0x4002001c
 80026ac:	20000b5c 	.word	0x20000b5c
 80026b0:	40020030 	.word	0x40020030

080026b4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af04      	add	r7, sp, #16
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80026ce:	f04f 33ff 	mov.w	r3, #4294967295
 80026d2:	9302      	str	r3, [sp, #8]
 80026d4:	2301      	movs	r3, #1
 80026d6:	9301      	str	r3, [sp, #4]
 80026d8:	1dfb      	adds	r3, r7, #7
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	2301      	movs	r3, #1
 80026de:	2200      	movs	r2, #0
 80026e0:	2178      	movs	r1, #120	@ 0x78
 80026e2:	4803      	ldr	r0, [pc, #12]	@ (80026f0 <ssd1306_WriteCommand+0x2c>)
 80026e4:	f004 fdde 	bl	80072a4 <HAL_I2C_Mem_Write>
}
 80026e8:	bf00      	nop
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20000688 	.word	0x20000688

080026f4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af04      	add	r7, sp, #16
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	b29b      	uxth	r3, r3
 8002702:	f04f 32ff 	mov.w	r2, #4294967295
 8002706:	9202      	str	r2, [sp, #8]
 8002708:	9301      	str	r3, [sp, #4]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	2301      	movs	r3, #1
 8002710:	2240      	movs	r2, #64	@ 0x40
 8002712:	2178      	movs	r1, #120	@ 0x78
 8002714:	4803      	ldr	r0, [pc, #12]	@ (8002724 <ssd1306_WriteData+0x30>)
 8002716:	f004 fdc5 	bl	80072a4 <HAL_I2C_Mem_Write>
}
 800271a:	bf00      	nop
 800271c:	3708      	adds	r7, #8
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000688 	.word	0x20000688

08002728 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800272c:	f7ff ffc2 	bl	80026b4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002730:	2064      	movs	r0, #100	@ 0x64
 8002732:	f002 ff69 	bl	8005608 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002736:	2000      	movs	r0, #0
 8002738:	f000 facc 	bl	8002cd4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800273c:	2020      	movs	r0, #32
 800273e:	f7ff ffc1 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002742:	2000      	movs	r0, #0
 8002744:	f7ff ffbe 	bl	80026c4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002748:	20b0      	movs	r0, #176	@ 0xb0
 800274a:	f7ff ffbb 	bl	80026c4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800274e:	20c8      	movs	r0, #200	@ 0xc8
 8002750:	f7ff ffb8 	bl	80026c4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002754:	2000      	movs	r0, #0
 8002756:	f7ff ffb5 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800275a:	2010      	movs	r0, #16
 800275c:	f7ff ffb2 	bl	80026c4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002760:	2040      	movs	r0, #64	@ 0x40
 8002762:	f7ff ffaf 	bl	80026c4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002766:	20ff      	movs	r0, #255	@ 0xff
 8002768:	f000 faa0 	bl	8002cac <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800276c:	20a1      	movs	r0, #161	@ 0xa1
 800276e:	f7ff ffa9 	bl	80026c4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002772:	20a6      	movs	r0, #166	@ 0xa6
 8002774:	f7ff ffa6 	bl	80026c4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002778:	20a8      	movs	r0, #168	@ 0xa8
 800277a:	f7ff ffa3 	bl	80026c4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800277e:	203f      	movs	r0, #63	@ 0x3f
 8002780:	f7ff ffa0 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002784:	20a4      	movs	r0, #164	@ 0xa4
 8002786:	f7ff ff9d 	bl	80026c4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800278a:	20d3      	movs	r0, #211	@ 0xd3
 800278c:	f7ff ff9a 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002790:	2000      	movs	r0, #0
 8002792:	f7ff ff97 	bl	80026c4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002796:	20d5      	movs	r0, #213	@ 0xd5
 8002798:	f7ff ff94 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800279c:	20f0      	movs	r0, #240	@ 0xf0
 800279e:	f7ff ff91 	bl	80026c4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80027a2:	20d9      	movs	r0, #217	@ 0xd9
 80027a4:	f7ff ff8e 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80027a8:	2022      	movs	r0, #34	@ 0x22
 80027aa:	f7ff ff8b 	bl	80026c4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80027ae:	20da      	movs	r0, #218	@ 0xda
 80027b0:	f7ff ff88 	bl	80026c4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80027b4:	2012      	movs	r0, #18
 80027b6:	f7ff ff85 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80027ba:	20db      	movs	r0, #219	@ 0xdb
 80027bc:	f7ff ff82 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80027c0:	2020      	movs	r0, #32
 80027c2:	f7ff ff7f 	bl	80026c4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80027c6:	208d      	movs	r0, #141	@ 0x8d
 80027c8:	f7ff ff7c 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80027cc:	2014      	movs	r0, #20
 80027ce:	f7ff ff79 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80027d2:	2001      	movs	r0, #1
 80027d4:	f000 fa7e 	bl	8002cd4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80027d8:	2000      	movs	r0, #0
 80027da:	f000 f80f 	bl	80027fc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80027de:	f000 f825 	bl	800282c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80027e2:	4b05      	ldr	r3, [pc, #20]	@ (80027f8 <ssd1306_Init+0xd0>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80027e8:	4b03      	ldr	r3, [pc, #12]	@ (80027f8 <ssd1306_Init+0xd0>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80027ee:	4b02      	ldr	r3, [pc, #8]	@ (80027f8 <ssd1306_Init+0xd0>)
 80027f0:	2201      	movs	r2, #1
 80027f2:	711a      	strb	r2, [r3, #4]
}
 80027f4:	bf00      	nop
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	20000fa4 	.word	0x20000fa4

080027fc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002806:	79fb      	ldrb	r3, [r7, #7]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d101      	bne.n	8002810 <ssd1306_Fill+0x14>
 800280c:	2300      	movs	r3, #0
 800280e:	e000      	b.n	8002812 <ssd1306_Fill+0x16>
 8002810:	23ff      	movs	r3, #255	@ 0xff
 8002812:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002816:	4619      	mov	r1, r3
 8002818:	4803      	ldr	r0, [pc, #12]	@ (8002828 <ssd1306_Fill+0x2c>)
 800281a:	f013 f876 	bl	801590a <memset>
}
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000ba4 	.word	0x20000ba4

0800282c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002832:	2300      	movs	r3, #0
 8002834:	71fb      	strb	r3, [r7, #7]
 8002836:	e016      	b.n	8002866 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	3b50      	subs	r3, #80	@ 0x50
 800283c:	b2db      	uxtb	r3, r3
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff ff40 	bl	80026c4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002844:	2000      	movs	r0, #0
 8002846:	f7ff ff3d 	bl	80026c4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800284a:	2010      	movs	r0, #16
 800284c:	f7ff ff3a 	bl	80026c4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	01db      	lsls	r3, r3, #7
 8002854:	4a08      	ldr	r2, [pc, #32]	@ (8002878 <ssd1306_UpdateScreen+0x4c>)
 8002856:	4413      	add	r3, r2
 8002858:	2180      	movs	r1, #128	@ 0x80
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff ff4a 	bl	80026f4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	3301      	adds	r3, #1
 8002864:	71fb      	strb	r3, [r7, #7]
 8002866:	79fb      	ldrb	r3, [r7, #7]
 8002868:	2b07      	cmp	r3, #7
 800286a:	d9e5      	bls.n	8002838 <ssd1306_UpdateScreen+0xc>
    }
}
 800286c:	bf00      	nop
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000ba4 	.word	0x20000ba4

0800287c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	71fb      	strb	r3, [r7, #7]
 8002886:	460b      	mov	r3, r1
 8002888:	71bb      	strb	r3, [r7, #6]
 800288a:	4613      	mov	r3, r2
 800288c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800288e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002892:	2b00      	cmp	r3, #0
 8002894:	db3d      	blt.n	8002912 <ssd1306_DrawPixel+0x96>
 8002896:	79bb      	ldrb	r3, [r7, #6]
 8002898:	2b3f      	cmp	r3, #63	@ 0x3f
 800289a:	d83a      	bhi.n	8002912 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800289c:	797b      	ldrb	r3, [r7, #5]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d11a      	bne.n	80028d8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80028a2:	79fa      	ldrb	r2, [r7, #7]
 80028a4:	79bb      	ldrb	r3, [r7, #6]
 80028a6:	08db      	lsrs	r3, r3, #3
 80028a8:	b2d8      	uxtb	r0, r3
 80028aa:	4603      	mov	r3, r0
 80028ac:	01db      	lsls	r3, r3, #7
 80028ae:	4413      	add	r3, r2
 80028b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002920 <ssd1306_DrawPixel+0xa4>)
 80028b2:	5cd3      	ldrb	r3, [r2, r3]
 80028b4:	b25a      	sxtb	r2, r3
 80028b6:	79bb      	ldrb	r3, [r7, #6]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	2101      	movs	r1, #1
 80028be:	fa01 f303 	lsl.w	r3, r1, r3
 80028c2:	b25b      	sxtb	r3, r3
 80028c4:	4313      	orrs	r3, r2
 80028c6:	b259      	sxtb	r1, r3
 80028c8:	79fa      	ldrb	r2, [r7, #7]
 80028ca:	4603      	mov	r3, r0
 80028cc:	01db      	lsls	r3, r3, #7
 80028ce:	4413      	add	r3, r2
 80028d0:	b2c9      	uxtb	r1, r1
 80028d2:	4a13      	ldr	r2, [pc, #76]	@ (8002920 <ssd1306_DrawPixel+0xa4>)
 80028d4:	54d1      	strb	r1, [r2, r3]
 80028d6:	e01d      	b.n	8002914 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80028d8:	79fa      	ldrb	r2, [r7, #7]
 80028da:	79bb      	ldrb	r3, [r7, #6]
 80028dc:	08db      	lsrs	r3, r3, #3
 80028de:	b2d8      	uxtb	r0, r3
 80028e0:	4603      	mov	r3, r0
 80028e2:	01db      	lsls	r3, r3, #7
 80028e4:	4413      	add	r3, r2
 80028e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002920 <ssd1306_DrawPixel+0xa4>)
 80028e8:	5cd3      	ldrb	r3, [r2, r3]
 80028ea:	b25a      	sxtb	r2, r3
 80028ec:	79bb      	ldrb	r3, [r7, #6]
 80028ee:	f003 0307 	and.w	r3, r3, #7
 80028f2:	2101      	movs	r1, #1
 80028f4:	fa01 f303 	lsl.w	r3, r1, r3
 80028f8:	b25b      	sxtb	r3, r3
 80028fa:	43db      	mvns	r3, r3
 80028fc:	b25b      	sxtb	r3, r3
 80028fe:	4013      	ands	r3, r2
 8002900:	b259      	sxtb	r1, r3
 8002902:	79fa      	ldrb	r2, [r7, #7]
 8002904:	4603      	mov	r3, r0
 8002906:	01db      	lsls	r3, r3, #7
 8002908:	4413      	add	r3, r2
 800290a:	b2c9      	uxtb	r1, r1
 800290c:	4a04      	ldr	r2, [pc, #16]	@ (8002920 <ssd1306_DrawPixel+0xa4>)
 800290e:	54d1      	strb	r1, [r2, r3]
 8002910:	e000      	b.n	8002914 <ssd1306_DrawPixel+0x98>
        return;
 8002912:	bf00      	nop
    }
}
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	20000ba4 	.word	0x20000ba4

08002924 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002924:	b590      	push	{r4, r7, lr}
 8002926:	b089      	sub	sp, #36	@ 0x24
 8002928:	af00      	add	r7, sp, #0
 800292a:	4604      	mov	r4, r0
 800292c:	1d38      	adds	r0, r7, #4
 800292e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002932:	461a      	mov	r2, r3
 8002934:	4623      	mov	r3, r4
 8002936:	73fb      	strb	r3, [r7, #15]
 8002938:	4613      	mov	r3, r2
 800293a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800293c:	7bfb      	ldrb	r3, [r7, #15]
 800293e:	2b1f      	cmp	r3, #31
 8002940:	d902      	bls.n	8002948 <ssd1306_WriteChar+0x24>
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	2b7e      	cmp	r3, #126	@ 0x7e
 8002946:	d901      	bls.n	800294c <ssd1306_WriteChar+0x28>
        return 0;
 8002948:	2300      	movs	r3, #0
 800294a:	e06c      	b.n	8002a26 <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800294c:	4b38      	ldr	r3, [pc, #224]	@ (8002a30 <ssd1306_WriteChar+0x10c>)
 800294e:	881b      	ldrh	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	793b      	ldrb	r3, [r7, #4]
 8002954:	4413      	add	r3, r2
 8002956:	2b80      	cmp	r3, #128	@ 0x80
 8002958:	dc06      	bgt.n	8002968 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800295a:	4b35      	ldr	r3, [pc, #212]	@ (8002a30 <ssd1306_WriteChar+0x10c>)
 800295c:	885b      	ldrh	r3, [r3, #2]
 800295e:	461a      	mov	r2, r3
 8002960:	797b      	ldrb	r3, [r7, #5]
 8002962:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002964:	2b40      	cmp	r3, #64	@ 0x40
 8002966:	dd01      	ble.n	800296c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002968:	2300      	movs	r3, #0
 800296a:	e05c      	b.n	8002a26 <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800296c:	2300      	movs	r3, #0
 800296e:	61fb      	str	r3, [r7, #28]
 8002970:	e04c      	b.n	8002a0c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	7bfb      	ldrb	r3, [r7, #15]
 8002976:	3b20      	subs	r3, #32
 8002978:	7979      	ldrb	r1, [r7, #5]
 800297a:	fb01 f303 	mul.w	r3, r1, r3
 800297e:	4619      	mov	r1, r3
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	440b      	add	r3, r1
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 800298c:	2300      	movs	r3, #0
 800298e:	61bb      	str	r3, [r7, #24]
 8002990:	e034      	b.n	80029fc <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002992:	697a      	ldr	r2, [r7, #20]
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d012      	beq.n	80029c8 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80029a2:	4b23      	ldr	r3, [pc, #140]	@ (8002a30 <ssd1306_WriteChar+0x10c>)
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	4413      	add	r3, r2
 80029ae:	b2d8      	uxtb	r0, r3
 80029b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002a30 <ssd1306_WriteChar+0x10c>)
 80029b2:	885b      	ldrh	r3, [r3, #2]
 80029b4:	b2da      	uxtb	r2, r3
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	4413      	add	r3, r2
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	7bba      	ldrb	r2, [r7, #14]
 80029c0:	4619      	mov	r1, r3
 80029c2:	f7ff ff5b 	bl	800287c <ssd1306_DrawPixel>
 80029c6:	e016      	b.n	80029f6 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80029c8:	4b19      	ldr	r3, [pc, #100]	@ (8002a30 <ssd1306_WriteChar+0x10c>)
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	4413      	add	r3, r2
 80029d4:	b2d8      	uxtb	r0, r3
 80029d6:	4b16      	ldr	r3, [pc, #88]	@ (8002a30 <ssd1306_WriteChar+0x10c>)
 80029d8:	885b      	ldrh	r3, [r3, #2]
 80029da:	b2da      	uxtb	r2, r3
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	4413      	add	r3, r2
 80029e2:	b2d9      	uxtb	r1, r3
 80029e4:	7bbb      	ldrb	r3, [r7, #14]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	bf0c      	ite	eq
 80029ea:	2301      	moveq	r3, #1
 80029ec:	2300      	movne	r3, #0
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	461a      	mov	r2, r3
 80029f2:	f7ff ff43 	bl	800287c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	3301      	adds	r3, #1
 80029fa:	61bb      	str	r3, [r7, #24]
 80029fc:	793b      	ldrb	r3, [r7, #4]
 80029fe:	461a      	mov	r2, r3
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d3c5      	bcc.n	8002992 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	61fb      	str	r3, [r7, #28]
 8002a0c:	797b      	ldrb	r3, [r7, #5]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d3ad      	bcc.n	8002972 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002a16:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <ssd1306_WriteChar+0x10c>)
 8002a18:	881b      	ldrh	r3, [r3, #0]
 8002a1a:	793a      	ldrb	r2, [r7, #4]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	4b03      	ldr	r3, [pc, #12]	@ (8002a30 <ssd1306_WriteChar+0x10c>)
 8002a22:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3724      	adds	r7, #36	@ 0x24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd90      	pop	{r4, r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000fa4 	.word	0x20000fa4

08002a34 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	1d38      	adds	r0, r7, #4
 8002a3e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002a42:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002a44:	e012      	b.n	8002a6c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	7818      	ldrb	r0, [r3, #0]
 8002a4a:	78fb      	ldrb	r3, [r7, #3]
 8002a4c:	1d3a      	adds	r2, r7, #4
 8002a4e:	ca06      	ldmia	r2, {r1, r2}
 8002a50:	f7ff ff68 	bl	8002924 <ssd1306_WriteChar>
 8002a54:	4603      	mov	r3, r0
 8002a56:	461a      	mov	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d002      	beq.n	8002a66 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	e008      	b.n	8002a78 <ssd1306_WriteString+0x44>
        }
        str++;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1e8      	bne.n	8002a46 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	781b      	ldrb	r3, [r3, #0]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	460a      	mov	r2, r1
 8002a8a:	71fb      	strb	r3, [r7, #7]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	4b05      	ldr	r3, [pc, #20]	@ (8002aac <ssd1306_SetCursor+0x2c>)
 8002a96:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002a98:	79bb      	ldrb	r3, [r7, #6]
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	4b03      	ldr	r3, [pc, #12]	@ (8002aac <ssd1306_SetCursor+0x2c>)
 8002a9e:	805a      	strh	r2, [r3, #2]
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	20000fa4 	.word	0x20000fa4

08002ab0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002ab0:	b590      	push	{r4, r7, lr}
 8002ab2:	b089      	sub	sp, #36	@ 0x24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4604      	mov	r4, r0
 8002ab8:	4608      	mov	r0, r1
 8002aba:	4611      	mov	r1, r2
 8002abc:	461a      	mov	r2, r3
 8002abe:	4623      	mov	r3, r4
 8002ac0:	71fb      	strb	r3, [r7, #7]
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71bb      	strb	r3, [r7, #6]
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	717b      	strb	r3, [r7, #5]
 8002aca:	4613      	mov	r3, r2
 8002acc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002ace:	797a      	ldrb	r2, [r7, #5]
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bfb8      	it	lt
 8002ad8:	425b      	neglt	r3, r3
 8002ada:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002adc:	793a      	ldrb	r2, [r7, #4]
 8002ade:	79bb      	ldrb	r3, [r7, #6]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	bfb8      	it	lt
 8002ae6:	425b      	neglt	r3, r3
 8002ae8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002aea:	79fa      	ldrb	r2, [r7, #7]
 8002aec:	797b      	ldrb	r3, [r7, #5]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d201      	bcs.n	8002af6 <ssd1306_Line+0x46>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e001      	b.n	8002afa <ssd1306_Line+0x4a>
 8002af6:	f04f 33ff 	mov.w	r3, #4294967295
 8002afa:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002afc:	79ba      	ldrb	r2, [r7, #6]
 8002afe:	793b      	ldrb	r3, [r7, #4]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d201      	bcs.n	8002b08 <ssd1306_Line+0x58>
 8002b04:	2301      	movs	r3, #1
 8002b06:	e001      	b.n	8002b0c <ssd1306_Line+0x5c>
 8002b08:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002b16:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002b1a:	7939      	ldrb	r1, [r7, #4]
 8002b1c:	797b      	ldrb	r3, [r7, #5]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff feac 	bl	800287c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002b24:	e024      	b.n	8002b70 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002b26:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002b2a:	79b9      	ldrb	r1, [r7, #6]
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff fea4 	bl	800287c <ssd1306_DrawPixel>
        error2 = error * 2;
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	425b      	negs	r3, r3
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	dd08      	ble.n	8002b56 <ssd1306_Line+0xa6>
            error -= deltaY;
 8002b44:	69fa      	ldr	r2, [r7, #28]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	4413      	add	r3, r2
 8002b54:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8002b56:	68ba      	ldr	r2, [r7, #8]
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	da08      	bge.n	8002b70 <ssd1306_Line+0xc0>
            error += deltaX;
 8002b5e:	69fa      	ldr	r2, [r7, #28]
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	4413      	add	r3, r2
 8002b64:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	79bb      	ldrb	r3, [r7, #6]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002b70:	79fa      	ldrb	r2, [r7, #7]
 8002b72:	797b      	ldrb	r3, [r7, #5]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d1d6      	bne.n	8002b26 <ssd1306_Line+0x76>
 8002b78:	79ba      	ldrb	r2, [r7, #6]
 8002b7a:	793b      	ldrb	r3, [r7, #4]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d1d2      	bne.n	8002b26 <ssd1306_Line+0x76>
        }
    }
    return;
 8002b80:	bf00      	nop
}
 8002b82:	3724      	adds	r7, #36	@ 0x24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd90      	pop	{r4, r7, pc}

08002b88 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002b88:	b590      	push	{r4, r7, lr}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	4604      	mov	r4, r0
 8002b90:	4608      	mov	r0, r1
 8002b92:	4611      	mov	r1, r2
 8002b94:	461a      	mov	r2, r3
 8002b96:	4623      	mov	r3, r4
 8002b98:	71fb      	strb	r3, [r7, #7]
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	71bb      	strb	r3, [r7, #6]
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	717b      	strb	r3, [r7, #5]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002ba6:	79bc      	ldrb	r4, [r7, #6]
 8002ba8:	797a      	ldrb	r2, [r7, #5]
 8002baa:	79b9      	ldrb	r1, [r7, #6]
 8002bac:	79f8      	ldrb	r0, [r7, #7]
 8002bae:	7e3b      	ldrb	r3, [r7, #24]
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	4623      	mov	r3, r4
 8002bb4:	f7ff ff7c 	bl	8002ab0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002bb8:	793c      	ldrb	r4, [r7, #4]
 8002bba:	797a      	ldrb	r2, [r7, #5]
 8002bbc:	79b9      	ldrb	r1, [r7, #6]
 8002bbe:	7978      	ldrb	r0, [r7, #5]
 8002bc0:	7e3b      	ldrb	r3, [r7, #24]
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	4623      	mov	r3, r4
 8002bc6:	f7ff ff73 	bl	8002ab0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002bca:	793c      	ldrb	r4, [r7, #4]
 8002bcc:	79fa      	ldrb	r2, [r7, #7]
 8002bce:	7939      	ldrb	r1, [r7, #4]
 8002bd0:	7978      	ldrb	r0, [r7, #5]
 8002bd2:	7e3b      	ldrb	r3, [r7, #24]
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	4623      	mov	r3, r4
 8002bd8:	f7ff ff6a 	bl	8002ab0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002bdc:	79bc      	ldrb	r4, [r7, #6]
 8002bde:	79fa      	ldrb	r2, [r7, #7]
 8002be0:	7939      	ldrb	r1, [r7, #4]
 8002be2:	79f8      	ldrb	r0, [r7, #7]
 8002be4:	7e3b      	ldrb	r3, [r7, #24]
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	4623      	mov	r3, r4
 8002bea:	f7ff ff61 	bl	8002ab0 <ssd1306_Line>

    return;
 8002bee:	bf00      	nop
}
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd90      	pop	{r4, r7, pc}

08002bf6 <ssd1306_DrawBitmap>:
    }
    return;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b084      	sub	sp, #16
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	603a      	str	r2, [r7, #0]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	4603      	mov	r3, r0
 8002c02:	71fb      	strb	r3, [r7, #7]
 8002c04:	460b      	mov	r3, r1
 8002c06:	71bb      	strb	r3, [r7, #6]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002c0c:	797b      	ldrb	r3, [r7, #5]
 8002c0e:	3307      	adds	r3, #7
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	da00      	bge.n	8002c16 <ssd1306_DrawBitmap+0x20>
 8002c14:	3307      	adds	r3, #7
 8002c16:	10db      	asrs	r3, r3, #3
 8002c18:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	db3e      	blt.n	8002ca4 <ssd1306_DrawBitmap+0xae>
 8002c26:	79bb      	ldrb	r3, [r7, #6]
 8002c28:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c2a:	d83b      	bhi.n	8002ca4 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	73bb      	strb	r3, [r7, #14]
 8002c30:	e033      	b.n	8002c9a <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002c32:	2300      	movs	r3, #0
 8002c34:	737b      	strb	r3, [r7, #13]
 8002c36:	e026      	b.n	8002c86 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8002c38:	7b7b      	ldrb	r3, [r7, #13]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	73fb      	strb	r3, [r7, #15]
 8002c48:	e00d      	b.n	8002c66 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002c4a:	7bbb      	ldrb	r3, [r7, #14]
 8002c4c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002c50:	fb02 f303 	mul.w	r3, r2, r3
 8002c54:	7b7a      	ldrb	r2, [r7, #13]
 8002c56:	08d2      	lsrs	r2, r2, #3
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	4413      	add	r3, r2
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	4413      	add	r3, r2
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8002c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	da08      	bge.n	8002c80 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002c6e:	79fa      	ldrb	r2, [r7, #7]
 8002c70:	7b7b      	ldrb	r3, [r7, #13]
 8002c72:	4413      	add	r3, r2
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	7f3a      	ldrb	r2, [r7, #28]
 8002c78:	79b9      	ldrb	r1, [r7, #6]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff fdfe 	bl	800287c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8002c80:	7b7b      	ldrb	r3, [r7, #13]
 8002c82:	3301      	adds	r3, #1
 8002c84:	737b      	strb	r3, [r7, #13]
 8002c86:	7b7a      	ldrb	r2, [r7, #13]
 8002c88:	797b      	ldrb	r3, [r7, #5]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d3d4      	bcc.n	8002c38 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002c8e:	7bbb      	ldrb	r3, [r7, #14]
 8002c90:	3301      	adds	r3, #1
 8002c92:	73bb      	strb	r3, [r7, #14]
 8002c94:	79bb      	ldrb	r3, [r7, #6]
 8002c96:	3301      	adds	r3, #1
 8002c98:	71bb      	strb	r3, [r7, #6]
 8002c9a:	7bba      	ldrb	r2, [r7, #14]
 8002c9c:	7e3b      	ldrb	r3, [r7, #24]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d3c7      	bcc.n	8002c32 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8002ca2:	e000      	b.n	8002ca6 <ssd1306_DrawBitmap+0xb0>
        return;
 8002ca4:	bf00      	nop
}
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002cb6:	2381      	movs	r3, #129	@ 0x81
 8002cb8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002cba:	7bfb      	ldrb	r3, [r7, #15]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fd01 	bl	80026c4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002cc2:	79fb      	ldrb	r3, [r7, #7]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff fcfd 	bl	80026c4 <ssd1306_WriteCommand>
}
 8002cca:	bf00      	nop
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
	...

08002cd4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	4603      	mov	r3, r0
 8002cdc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d005      	beq.n	8002cf0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002ce4:	23af      	movs	r3, #175	@ 0xaf
 8002ce6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002ce8:	4b08      	ldr	r3, [pc, #32]	@ (8002d0c <ssd1306_SetDisplayOn+0x38>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	715a      	strb	r2, [r3, #5]
 8002cee:	e004      	b.n	8002cfa <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002cf0:	23ae      	movs	r3, #174	@ 0xae
 8002cf2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002cf4:	4b05      	ldr	r3, [pc, #20]	@ (8002d0c <ssd1306_SetDisplayOn+0x38>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff fce1 	bl	80026c4 <ssd1306_WriteCommand>
}
 8002d02:	bf00      	nop
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000fa4 	.word	0x20000fa4

08002d10 <batterygauge>:
uint8_t ssd1306_GetDisplayOn() {
    return SSD1306.DisplayOn;
}


void batterygauge(float vbat,int x, int y,int currentsquare){
 8002d10:	b590      	push	{r4, r7, lr}
 8002d12:	b087      	sub	sp, #28
 8002d14:	af02      	add	r7, sp, #8
 8002d16:	ed87 0a03 	vstr	s0, [r7, #12]
 8002d1a:	60b8      	str	r0, [r7, #8]
 8002d1c:	6079      	str	r1, [r7, #4]
 8002d1e:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	330f      	adds	r3, #15
 8002d26:	b2d8      	uxtb	r0, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	b2d9      	uxtb	r1, r3
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	330f      	adds	r3, #15
 8002d36:	b2da      	uxtb	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	3305      	adds	r3, #5
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2401      	movs	r4, #1
 8002d42:	9400      	str	r4, [sp, #0]
 8002d44:	f7ff feb4 	bl	8002ab0 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	3310      	adds	r3, #16
 8002d4e:	b2d8      	uxtb	r0, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	3301      	adds	r3, #1
 8002d56:	b2d9      	uxtb	r1, r3
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	3310      	adds	r3, #16
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	3305      	adds	r3, #5
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2401      	movs	r4, #1
 8002d6a:	9400      	str	r4, [sp, #0]
 8002d6c:	f7ff fea0 	bl	8002ab0 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	b2d8      	uxtb	r0, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	b2d9      	uxtb	r1, r3
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	330e      	adds	r3, #14
 8002d7e:	b2da      	uxtb	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	3306      	adds	r3, #6
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2401      	movs	r4, #1
 8002d8a:	9400      	str	r4, [sp, #0]
 8002d8c:	f7ff fefc 	bl	8002b88 <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f7fd fbd9 	bl	8000548 <__aeabi_f2d>
 8002d96:	a396      	add	r3, pc, #600	@ (adr r3, 8002ff0 <batterygauge+0x2e0>)
 8002d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d9c:	f7fd fea8 	bl	8000af0 <__aeabi_dcmple>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d02a      	beq.n	8002dfc <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	3302      	adds	r3, #2
 8002dac:	b2d8      	uxtb	r0, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	3302      	adds	r3, #2
 8002db4:	b2d9      	uxtb	r1, r3
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	3303      	adds	r3, #3
 8002dbc:	b2da      	uxtb	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	3304      	adds	r3, #4
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2401      	movs	r4, #1
 8002dc8:	9400      	str	r4, [sp, #0]
 8002dca:	f7ff fedd 	bl	8002b88 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d113      	bne.n	8002dfc <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	3302      	adds	r3, #2
 8002dda:	b2d8      	uxtb	r0, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	3302      	adds	r3, #2
 8002de2:	b2d9      	uxtb	r1, r3
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	3303      	adds	r3, #3
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	3304      	adds	r3, #4
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	2401      	movs	r4, #1
 8002df6:	9400      	str	r4, [sp, #0]
 8002df8:	f7ff fec6 	bl	8002b88 <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f7fd fba3 	bl	8000548 <__aeabi_f2d>
 8002e02:	a37b      	add	r3, pc, #492	@ (adr r3, 8002ff0 <batterygauge+0x2e0>)
 8002e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e08:	f7fd fe86 	bl	8000b18 <__aeabi_dcmpgt>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d035      	beq.n	8002e7e <batterygauge+0x16e>
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f7fd fb98 	bl	8000548 <__aeabi_f2d>
 8002e18:	a377      	add	r3, pc, #476	@ (adr r3, 8002ff8 <batterygauge+0x2e8>)
 8002e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e1e:	f7fd fe67 	bl	8000af0 <__aeabi_dcmple>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d02a      	beq.n	8002e7e <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	3302      	adds	r3, #2
 8002e2e:	b2d8      	uxtb	r0, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	3302      	adds	r3, #2
 8002e36:	b2d9      	uxtb	r1, r3
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	3303      	adds	r3, #3
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3304      	adds	r3, #4
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2401      	movs	r4, #1
 8002e4a:	9400      	str	r4, [sp, #0]
 8002e4c:	f7ff fe9c 	bl	8002b88 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d113      	bne.n	8002e7e <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	3305      	adds	r3, #5
 8002e5c:	b2d8      	uxtb	r0, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	3302      	adds	r3, #2
 8002e64:	b2d9      	uxtb	r1, r3
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	3306      	adds	r3, #6
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	3304      	adds	r3, #4
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2401      	movs	r4, #1
 8002e78:	9400      	str	r4, [sp, #0]
 8002e7a:	f7ff fe85 	bl	8002b88 <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f7fd fb62 	bl	8000548 <__aeabi_f2d>
 8002e84:	a35c      	add	r3, pc, #368	@ (adr r3, 8002ff8 <batterygauge+0x2e8>)
 8002e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e8a:	f7fd fe45 	bl	8000b18 <__aeabi_dcmpgt>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d049      	beq.n	8002f28 <batterygauge+0x218>
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f7fd fb57 	bl	8000548 <__aeabi_f2d>
 8002e9a:	a359      	add	r3, pc, #356	@ (adr r3, 8003000 <batterygauge+0x2f0>)
 8002e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea0:	f7fd fe26 	bl	8000af0 <__aeabi_dcmple>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d03e      	beq.n	8002f28 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	3302      	adds	r3, #2
 8002eb0:	b2d8      	uxtb	r0, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	3302      	adds	r3, #2
 8002eb8:	b2d9      	uxtb	r1, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	3303      	adds	r3, #3
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	3304      	adds	r3, #4
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2401      	movs	r4, #1
 8002ecc:	9400      	str	r4, [sp, #0]
 8002ece:	f7ff fe5b 	bl	8002b88 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	3305      	adds	r3, #5
 8002ed8:	b2d8      	uxtb	r0, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	3302      	adds	r3, #2
 8002ee0:	b2d9      	uxtb	r1, r3
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	3306      	adds	r3, #6
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	3304      	adds	r3, #4
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2401      	movs	r4, #1
 8002ef4:	9400      	str	r4, [sp, #0]
 8002ef6:	f7ff fe47 	bl	8002b88 <ssd1306_DrawRectangle>

		if(currentsquare==1){
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d113      	bne.n	8002f28 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	3308      	adds	r3, #8
 8002f06:	b2d8      	uxtb	r0, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	3302      	adds	r3, #2
 8002f0e:	b2d9      	uxtb	r1, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	3309      	adds	r3, #9
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	3304      	adds	r3, #4
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2401      	movs	r4, #1
 8002f22:	9400      	str	r4, [sp, #0]
 8002f24:	f7ff fe30 	bl	8002b88 <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f7fd fb0d 	bl	8000548 <__aeabi_f2d>
 8002f2e:	a334      	add	r3, pc, #208	@ (adr r3, 8003000 <batterygauge+0x2f0>)
 8002f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f34:	f7fd fdf0 	bl	8000b18 <__aeabi_dcmpgt>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d100      	bne.n	8002f40 <batterygauge+0x230>
	}




}
 8002f3e:	e052      	b.n	8002fe6 <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	3302      	adds	r3, #2
 8002f46:	b2d8      	uxtb	r0, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	3302      	adds	r3, #2
 8002f4e:	b2d9      	uxtb	r1, r3
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	3303      	adds	r3, #3
 8002f56:	b2da      	uxtb	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2401      	movs	r4, #1
 8002f62:	9400      	str	r4, [sp, #0]
 8002f64:	f7ff fe10 	bl	8002b88 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	3305      	adds	r3, #5
 8002f6e:	b2d8      	uxtb	r0, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	3302      	adds	r3, #2
 8002f76:	b2d9      	uxtb	r1, r3
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	3306      	adds	r3, #6
 8002f7e:	b2da      	uxtb	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	3304      	adds	r3, #4
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2401      	movs	r4, #1
 8002f8a:	9400      	str	r4, [sp, #0]
 8002f8c:	f7ff fdfc 	bl	8002b88 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	3308      	adds	r3, #8
 8002f96:	b2d8      	uxtb	r0, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	3302      	adds	r3, #2
 8002f9e:	b2d9      	uxtb	r1, r3
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	3309      	adds	r3, #9
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	3304      	adds	r3, #4
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	2401      	movs	r4, #1
 8002fb2:	9400      	str	r4, [sp, #0]
 8002fb4:	f7ff fde8 	bl	8002b88 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d113      	bne.n	8002fe6 <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	330b      	adds	r3, #11
 8002fc4:	b2d8      	uxtb	r0, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	3302      	adds	r3, #2
 8002fcc:	b2d9      	uxtb	r1, r3
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	330c      	adds	r3, #12
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	3304      	adds	r3, #4
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2401      	movs	r4, #1
 8002fe0:	9400      	str	r4, [sp, #0]
 8002fe2:	f7ff fdd1 	bl	8002b88 <ssd1306_DrawRectangle>
}
 8002fe6:	bf00      	nop
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd90      	pop	{r4, r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	9999999a 	.word	0x9999999a
 8002ff4:	400d9999 	.word	0x400d9999
 8002ff8:	33333333 	.word	0x33333333
 8002ffc:	400f3333 	.word	0x400f3333
 8003000:	66666666 	.word	0x66666666
 8003004:	40106666 	.word	0x40106666

08003008 <StateMachine_Run>:
extern uint8_t bufferscreen[50];
extern AdcContext_t gAdc;


void StateMachine_Run(AppStateMachineContext *ctx,GNSS_StateHandle*gps,Buttons_t *buttons,AdcContext_t *gAdc)
{
 8003008:	b5b0      	push	{r4, r5, r7, lr}
 800300a:	b090      	sub	sp, #64	@ 0x40
 800300c:	af04      	add	r7, sp, #16
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
 8003014:	603b      	str	r3, [r7, #0]
    ctx->flag_usb_mounted =(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) ? 0 : 1;
 8003016:	2110      	movs	r1, #16
 8003018:	488f      	ldr	r0, [pc, #572]	@ (8003258 <StateMachine_Run+0x250>)
 800301a:	f004 f845 	bl	80070a8 <HAL_GPIO_ReadPin>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	bf14      	ite	ne
 8003024:	2301      	movne	r3, #1
 8003026:	2300      	moveq	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	461a      	mov	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	71da      	strb	r2, [r3, #7]

    if (ctx->settimeen == 0) {
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	7b1b      	ldrb	r3, [r3, #12]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d129      	bne.n	800308c <StateMachine_Run+0x84>
        ctx->settimeen = 1;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2201      	movs	r2, #1
 800303c:	731a      	strb	r2, [r3, #12]
        ctx->HR        = gps->hour;
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	f893 2292 	ldrb.w	r2, [r3, #658]	@ 0x292
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	73da      	strb	r2, [r3, #15]
        ctx->MINUTE    = gps->min;
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	f893 2293 	ldrb.w	r2, [r3, #659]	@ 0x293
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	739a      	strb	r2, [r3, #14]
        ctx->SEC       = gps->sec;
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	f893 2294 	ldrb.w	r2, [r3, #660]	@ 0x294
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	735a      	strb	r2, [r3, #13]
        ctx->JOURS     = gps->day;
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	f893 2291 	ldrb.w	r2, [r3, #657]	@ 0x291
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	741a      	strb	r2, [r3, #16]
        ctx->MOIS      = gps->month;
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	f893 2290 	ldrb.w	r2, [r3, #656]	@ 0x290
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	745a      	strb	r2, [r3, #17]
        ctx->ANNEE     =(uint16_t ) gps->year;
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	f8b3 228c 	ldrh.w	r2, [r3, #652]	@ 0x28c
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	825a      	strh	r2, [r3, #18]
        set_time(ctx->HR, ctx->MINUTE, ctx->SEC);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	7bd8      	ldrb	r0, [r3, #15]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	7b99      	ldrb	r1, [r3, #14]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	7b5b      	ldrb	r3, [r3, #13]
 8003086:	461a      	mov	r2, r3
 8003088:	f001 f9a6 	bl	80043d8 <set_time>
    }

    switch (ctx->state)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b04      	cmp	r3, #4
 8003092:	f201 818a 	bhi.w	80043aa <StateMachine_Run+0x13a2>
 8003096:	a201      	add	r2, pc, #4	@ (adr r2, 800309c <StateMachine_Run+0x94>)
 8003098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800309c:	080030b1 	.word	0x080030b1
 80030a0:	080033bf 	.word	0x080033bf
 80030a4:	08003801 	.word	0x08003801
 80030a8:	08003cdb 	.word	0x08003cdb
 80030ac:	08003eeb 	.word	0x08003eeb
    /* --------------------------------------------------------------------- */
    /*                              STATE_SPEED                              */
    /* --------------------------------------------------------------------- */
    case STATE_SPEED:
    {
        ssd1306_Fill(Black);
 80030b0:	2000      	movs	r0, #0
 80030b2:	f7ff fba3 	bl	80027fc <ssd1306_Fill>

        /* Calcul vitmax + pace */
        if (gps->fgSpeed >= ctx->vitmax) {
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	ed93 7ab7 	vldr	s14, [r3, #732]	@ 0x2dc
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	edd3 7a02 	vldr	s15, [r3, #8]
 80030c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ca:	db04      	blt.n	80030d6 <StateMachine_Run+0xce>
            ctx->vitmax = gps->fgSpeed;
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	609a      	str	r2, [r3, #8]
        }

        float pace = 0.0f;
 80030d6:	f04f 0300 	mov.w	r3, #0
 80030da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        float sec  = 0.0f;
 80030dc:	f04f 0300 	mov.w	r3, #0
 80030e0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (gps->fgSpeed != 0.0f) {
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	edd3 7ab7 	vldr	s15, [r3, #732]	@ 0x2dc
 80030e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80030ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f0:	d01d      	beq.n	800312e <StateMachine_Run+0x126>
            pace = 1000.0f / (60.0f * gps->fgSpeed);
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	edd3 7ab7 	vldr	s15, [r3, #732]	@ 0x2dc
 80030f8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800325c <StateMachine_Run+0x254>
 80030fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003100:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8003260 <StateMachine_Run+0x258>
 8003104:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003108:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
            sec  = (pace - floorf(pace)) * 60.0f;
 800310c:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8003110:	f016 f834 	bl	801917c <floorf>
 8003114:	eeb0 7a40 	vmov.f32	s14, s0
 8003118:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800311c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003120:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 800325c <StateMachine_Run+0x254>
 8003124:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003128:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 800312c:	e003      	b.n	8003136 <StateMachine_Run+0x12e>
        } else {
            pace = 99.0f;
 800312e:	4b4d      	ldr	r3, [pc, #308]	@ (8003264 <StateMachine_Run+0x25c>)
 8003130:	62fb      	str	r3, [r7, #44]	@ 0x2c
            sec  = 59.0f;
 8003132:	4b4d      	ldr	r3, [pc, #308]	@ (8003268 <StateMachine_Run+0x260>)
 8003134:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        float speed_kmh  = gps->fgSpeed * 3.6f;
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	edd3 7ab7 	vldr	s15, [r3, #732]	@ 0x2dc
 800313c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800326c <StateMachine_Run+0x264>
 8003140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003144:	edc7 7a06 	vstr	s15, [r7, #24]
        float vitmax_kmh = ctx->vitmax * 3.6f;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	edd3 7a02 	vldr	s15, [r3, #8]
 800314e:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800326c <StateMachine_Run+0x264>
 8003152:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003156:	edc7 7a05 	vstr	s15, [r7, #20]

        switch (ctx->spdstate)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	785b      	ldrb	r3, [r3, #1]
 800315e:	2b02      	cmp	r3, #2
 8003160:	f000 8092 	beq.w	8003288 <StateMachine_Run+0x280>
 8003164:	2b02      	cmp	r3, #2
 8003166:	f300 80f0 	bgt.w	800334a <StateMachine_Run+0x342>
 800316a:	2b00      	cmp	r3, #0
 800316c:	d002      	beq.n	8003174 <StateMachine_Run+0x16c>
 800316e:	2b01      	cmp	r3, #1
 8003170:	d039      	beq.n	80031e6 <StateMachine_Run+0x1de>
 8003172:	e0ea      	b.n	800334a <StateMachine_Run+0x342>
        {
        case STATE_GROS:
            ssd1306_SetCursor(32, 32);
 8003174:	2120      	movs	r1, #32
 8003176:	2020      	movs	r0, #32
 8003178:	f7ff fc82 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1f", speed_kmh);
 800317c:	69b8      	ldr	r0, [r7, #24]
 800317e:	f7fd f9e3 	bl	8000548 <__aeabi_f2d>
 8003182:	4602      	mov	r2, r0
 8003184:	460b      	mov	r3, r1
 8003186:	e9cd 2300 	strd	r2, r3, [sp]
 800318a:	4a39      	ldr	r2, [pc, #228]	@ (8003270 <StateMachine_Run+0x268>)
 800318c:	210f      	movs	r1, #15
 800318e:	4839      	ldr	r0, [pc, #228]	@ (8003274 <StateMachine_Run+0x26c>)
 8003190:	f012 fb20 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8003194:	4a38      	ldr	r2, [pc, #224]	@ (8003278 <StateMachine_Run+0x270>)
 8003196:	2301      	movs	r3, #1
 8003198:	ca06      	ldmia	r2, {r1, r2}
 800319a:	4836      	ldr	r0, [pc, #216]	@ (8003274 <StateMachine_Run+0x26c>)
 800319c:	f7ff fc4a 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 56);
 80031a0:	2138      	movs	r1, #56	@ 0x38
 80031a2:	2020      	movs	r0, #32
 80031a4:	f7ff fc6c 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 80031a8:	4a34      	ldr	r2, [pc, #208]	@ (800327c <StateMachine_Run+0x274>)
 80031aa:	2301      	movs	r3, #1
 80031ac:	ca06      	ldmia	r2, {r1, r2}
 80031ae:	4834      	ldr	r0, [pc, #208]	@ (8003280 <StateMachine_Run+0x278>)
 80031b0:	f7ff fc40 	bl	8002a34 <ssd1306_WriteString>

            batterygauge(gAdc->vbat, 79, 57, 1);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	2139      	movs	r1, #57	@ 0x39
 80031be:	204f      	movs	r0, #79	@ 0x4f
 80031c0:	eeb0 0a67 	vmov.f32	s0, s15
 80031c4:	f7ff fda4 	bl	8002d10 <batterygauge>

            if (buttons->BTN_B >= 1) {
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	785b      	ldrb	r3, [r3, #1]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 80c0 	beq.w	8003352 <StateMachine_Run+0x34a>
                ctx->spdstate++;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	785b      	ldrb	r3, [r3, #1]
 80031d6:	3301      	adds	r3, #1
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	705a      	strb	r2, [r3, #1]
                buttons->BTN_B = 0;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	705a      	strb	r2, [r3, #1]
            }
            break;
 80031e4:	e0b5      	b.n	8003352 <StateMachine_Run+0x34a>

        case STATE_GROS1:
            ssd1306_SetCursor(32, 32);
 80031e6:	2120      	movs	r1, #32
 80031e8:	2020      	movs	r0, #32
 80031ea:	f7ff fc49 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1f", vitmax_kmh);
 80031ee:	6978      	ldr	r0, [r7, #20]
 80031f0:	f7fd f9aa 	bl	8000548 <__aeabi_f2d>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	e9cd 2300 	strd	r2, r3, [sp]
 80031fc:	4a1c      	ldr	r2, [pc, #112]	@ (8003270 <StateMachine_Run+0x268>)
 80031fe:	210f      	movs	r1, #15
 8003200:	481c      	ldr	r0, [pc, #112]	@ (8003274 <StateMachine_Run+0x26c>)
 8003202:	f012 fae7 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8003206:	4a1c      	ldr	r2, [pc, #112]	@ (8003278 <StateMachine_Run+0x270>)
 8003208:	2301      	movs	r3, #1
 800320a:	ca06      	ldmia	r2, {r1, r2}
 800320c:	4819      	ldr	r0, [pc, #100]	@ (8003274 <StateMachine_Run+0x26c>)
 800320e:	f7ff fc11 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 56);
 8003212:	2138      	movs	r1, #56	@ 0x38
 8003214:	2020      	movs	r0, #32
 8003216:	f7ff fc33 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("maxV", Font_6x8, White);
 800321a:	4a18      	ldr	r2, [pc, #96]	@ (800327c <StateMachine_Run+0x274>)
 800321c:	2301      	movs	r3, #1
 800321e:	ca06      	ldmia	r2, {r1, r2}
 8003220:	4818      	ldr	r0, [pc, #96]	@ (8003284 <StateMachine_Run+0x27c>)
 8003222:	f7ff fc07 	bl	8002a34 <ssd1306_WriteString>

            batterygauge(gAdc->vbat, 79, 57, 1);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	edd3 7a01 	vldr	s15, [r3, #4]
 800322c:	2201      	movs	r2, #1
 800322e:	2139      	movs	r1, #57	@ 0x39
 8003230:	204f      	movs	r0, #79	@ 0x4f
 8003232:	eeb0 0a67 	vmov.f32	s0, s15
 8003236:	f7ff fd6b 	bl	8002d10 <batterygauge>

            if (buttons->BTN_B >= 1) {
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	785b      	ldrb	r3, [r3, #1]
 800323e:	2b00      	cmp	r3, #0
 8003240:	f000 8089 	beq.w	8003356 <StateMachine_Run+0x34e>
                ctx->spdstate++;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	785b      	ldrb	r3, [r3, #1]
 8003248:	3301      	adds	r3, #1
 800324a:	b2da      	uxtb	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	705a      	strb	r2, [r3, #1]
                buttons->BTN_B = 0;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	705a      	strb	r2, [r3, #1]
            }
            break;
 8003256:	e07e      	b.n	8003356 <StateMachine_Run+0x34e>
 8003258:	48000400 	.word	0x48000400
 800325c:	42700000 	.word	0x42700000
 8003260:	447a0000 	.word	0x447a0000
 8003264:	42c60000 	.word	0x42c60000
 8003268:	426c0000 	.word	0x426c0000
 800326c:	40666666 	.word	0x40666666
 8003270:	080192c4 	.word	0x080192c4
 8003274:	20000a58 	.word	0x20000a58
 8003278:	20000010 	.word	0x20000010
 800327c:	20000000 	.word	0x20000000
 8003280:	080192cc 	.word	0x080192cc
 8003284:	080192d8 	.word	0x080192d8

        case STATE_SUMMARY:
            ssd1306_SetCursor(32, 32);
 8003288:	2120      	movs	r1, #32
 800328a:	2020      	movs	r0, #32
 800328c:	f7ff fbf8 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.0fmin%0.0fs",floorf(pace), floorf(sec));
 8003290:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8003294:	f015 ff72 	bl	801917c <floorf>
 8003298:	ee10 3a10 	vmov	r3, s0
 800329c:	4618      	mov	r0, r3
 800329e:	f7fd f953 	bl	8000548 <__aeabi_f2d>
 80032a2:	4604      	mov	r4, r0
 80032a4:	460d      	mov	r5, r1
 80032a6:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 80032aa:	f015 ff67 	bl	801917c <floorf>
 80032ae:	ee10 3a10 	vmov	r3, s0
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fd f948 	bl	8000548 <__aeabi_f2d>
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80032c0:	e9cd 4500 	strd	r4, r5, [sp]
 80032c4:	4aa6      	ldr	r2, [pc, #664]	@ (8003560 <StateMachine_Run+0x558>)
 80032c6:	210f      	movs	r1, #15
 80032c8:	48a6      	ldr	r0, [pc, #664]	@ (8003564 <StateMachine_Run+0x55c>)
 80032ca:	f012 fa83 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80032ce:	4aa6      	ldr	r2, [pc, #664]	@ (8003568 <StateMachine_Run+0x560>)
 80032d0:	2301      	movs	r3, #1
 80032d2:	ca06      	ldmia	r2, {r1, r2}
 80032d4:	48a3      	ldr	r0, [pc, #652]	@ (8003564 <StateMachine_Run+0x55c>)
 80032d6:	f7ff fbad 	bl	8002a34 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 42);
 80032da:	212a      	movs	r1, #42	@ 0x2a
 80032dc:	2020      	movs	r0, #32
 80032de:	f7ff fbcf 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("pace", Font_6x8, White);
 80032e2:	4aa2      	ldr	r2, [pc, #648]	@ (800356c <StateMachine_Run+0x564>)
 80032e4:	2301      	movs	r3, #1
 80032e6:	ca06      	ldmia	r2, {r1, r2}
 80032e8:	48a1      	ldr	r0, [pc, #644]	@ (8003570 <StateMachine_Run+0x568>)
 80032ea:	f7ff fba3 	bl	8002a34 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 56);
 80032ee:	2138      	movs	r1, #56	@ 0x38
 80032f0:	2020      	movs	r0, #32
 80032f2:	f7ff fbc5 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "V=%0.1fkmh", vitmax_kmh);
 80032f6:	6978      	ldr	r0, [r7, #20]
 80032f8:	f7fd f926 	bl	8000548 <__aeabi_f2d>
 80032fc:	4602      	mov	r2, r0
 80032fe:	460b      	mov	r3, r1
 8003300:	e9cd 2300 	strd	r2, r3, [sp]
 8003304:	4a9b      	ldr	r2, [pc, #620]	@ (8003574 <StateMachine_Run+0x56c>)
 8003306:	210f      	movs	r1, #15
 8003308:	4896      	ldr	r0, [pc, #600]	@ (8003564 <StateMachine_Run+0x55c>)
 800330a:	f012 fa63 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800330e:	4a97      	ldr	r2, [pc, #604]	@ (800356c <StateMachine_Run+0x564>)
 8003310:	2301      	movs	r3, #1
 8003312:	ca06      	ldmia	r2, {r1, r2}
 8003314:	4893      	ldr	r0, [pc, #588]	@ (8003564 <StateMachine_Run+0x55c>)
 8003316:	f7ff fb8d 	bl	8002a34 <ssd1306_WriteString>

            batterygauge(gAdc->vbat, 79, 43, 1);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	212b      	movs	r1, #43	@ 0x2b
 8003324:	204f      	movs	r0, #79	@ 0x4f
 8003326:	eeb0 0a67 	vmov.f32	s0, s15
 800332a:	f7ff fcf1 	bl	8002d10 <batterygauge>

            if (buttons->BTN_B >= 1) {
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	785b      	ldrb	r3, [r3, #1]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d011      	beq.n	800335a <StateMachine_Run+0x352>
                ctx->spdstate -= 2;   /* retour au dbut du cycle */
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	785b      	ldrb	r3, [r3, #1]
 800333a:	3b02      	subs	r3, #2
 800333c:	b2da      	uxtb	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	705a      	strb	r2, [r3, #1]
                buttons->BTN_B = 0;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	705a      	strb	r2, [r3, #1]
            }
            break;
 8003348:	e007      	b.n	800335a <StateMachine_Run+0x352>

        default:
            ctx->spdstate = STATE_GROS;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	705a      	strb	r2, [r3, #1]
            break;
 8003350:	e004      	b.n	800335c <StateMachine_Run+0x354>
            break;
 8003352:	bf00      	nop
 8003354:	e002      	b.n	800335c <StateMachine_Run+0x354>
            break;
 8003356:	bf00      	nop
 8003358:	e000      	b.n	800335c <StateMachine_Run+0x354>
            break;
 800335a:	bf00      	nop
        }

        if (buttons->BTN_A >= 1) {
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00b      	beq.n	800337c <StateMachine_Run+0x374>
            ctx->state++;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	3301      	adds	r3, #1
 800336a:	b2da      	uxtb	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A = 0;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B = 0;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	705a      	strb	r2, [r3, #1]
        }

        if (buttons->BTN_A_LONG >= 1) {
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	789b      	ldrb	r3, [r3, #2]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00e      	beq.n	80033a2 <StateMachine_Run+0x39a>
            ctx->state+=4;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	3304      	adds	r3, #4
 800338a:	b2da      	uxtb	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A      = 0;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B      = 0;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	705a      	strb	r2, [r3, #1]
            buttons->BTN_A_LONG = 0;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	709a      	strb	r2, [r3, #2]
        }

        if (buttons->BTN_B_LONG >= 1) {
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	78db      	ldrb	r3, [r3, #3]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f001 8003 	beq.w	80043b2 <StateMachine_Run+0x13aa>
            ctx->vitmax        = 0.0f;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f04f 0200 	mov.w	r2, #0
 80033b2:	609a      	str	r2, [r3, #8]
            buttons->BTN_B_LONG = 0;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	70da      	strb	r2, [r3, #3]
        }
    }
        break;
 80033ba:	f000 bffa 	b.w	80043b2 <StateMachine_Run+0x13aa>
    /* --------------------------------------------------------------------- */
    /*                             STATE_BALISE                              */
    /* --------------------------------------------------------------------- */
    case STATE_BALISE:
    {
        ssd1306_Fill(Black);
 80033be:	2000      	movs	r0, #0
 80033c0:	f7ff fa1c 	bl	80027fc <ssd1306_Fill>

        ssd1306_SetCursor(32, 32);
 80033c4:	2120      	movs	r1, #32
 80033c6:	2020      	movs	r0, #32
 80033c8:	f7ff fb5a 	bl	8002a80 <ssd1306_SetCursor>
        snprintf((char *)bufferscreen, 15, "usb: %d", ctx->flag_usb_mounted);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	79db      	ldrb	r3, [r3, #7]
 80033d0:	4a69      	ldr	r2, [pc, #420]	@ (8003578 <StateMachine_Run+0x570>)
 80033d2:	210f      	movs	r1, #15
 80033d4:	4863      	ldr	r0, [pc, #396]	@ (8003564 <StateMachine_Run+0x55c>)
 80033d6:	f012 f9fd 	bl	80157d4 <sniprintf>
        ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80033da:	4a63      	ldr	r2, [pc, #396]	@ (8003568 <StateMachine_Run+0x560>)
 80033dc:	2301      	movs	r3, #1
 80033de:	ca06      	ldmia	r2, {r1, r2}
 80033e0:	4860      	ldr	r0, [pc, #384]	@ (8003564 <StateMachine_Run+0x55c>)
 80033e2:	f7ff fb27 	bl	8002a34 <ssd1306_WriteString>

        switch (ctx->balisestate)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	789b      	ldrb	r3, [r3, #2]
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	f000 81c0 	beq.w	8003770 <StateMachine_Run+0x768>
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	f300 81f8 	bgt.w	80037e6 <StateMachine_Run+0x7de>
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d002      	beq.n	8003400 <StateMachine_Run+0x3f8>
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d040      	beq.n	8003480 <StateMachine_Run+0x478>
 80033fe:	e1f2      	b.n	80037e6 <StateMachine_Run+0x7de>
        {
        case BALISESTATE1:
            ssd1306_SetCursor(32, 32);
 8003400:	2120      	movs	r1, #32
 8003402:	2020      	movs	r0, #32
 8003404:	f7ff fb3c 	bl	8002a80 <ssd1306_SetCursor>

            if (buttons->BTN_B_LONG >= 1) {
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	78db      	ldrb	r3, [r3, #3]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d015      	beq.n	800343c <StateMachine_Run+0x434>
                ctx->balisestate++;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	789b      	ldrb	r3, [r3, #2]
 8003414:	3301      	adds	r3, #1
 8003416:	b2da      	uxtb	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	709a      	strb	r2, [r3, #2]
                buttons->BTN_B_LONG = 0;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	70da      	strb	r2, [r3, #3]
                buttons->BTN_A      = 0;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	701a      	strb	r2, [r3, #0]
                ctx->oldlat         = gps->fLat;
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	f8d3 22ac 	ldr.w	r2, [r3, #684]	@ 0x2ac
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	639a      	str	r2, [r3, #56]	@ 0x38
                ctx->oldlong        = gps->fLon;
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	f8d3 22a8 	ldr.w	r2, [r3, #680]	@ 0x2a8
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	63da      	str	r2, [r3, #60]	@ 0x3c
                // osThreadResume(BALISEHandle);
            }

            if (buttons->BTN_A >= 1) {
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00b      	beq.n	800345c <StateMachine_Run+0x454>
                ctx->state++;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	3301      	adds	r3, #1
 800344a:	b2da      	uxtb	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A = 0;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B = 0;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	705a      	strb	r2, [r3, #1]
            }

            if (buttons->BTN_A_LONG >= 1) {
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	789b      	ldrb	r3, [r3, #2]
 8003460:	2b00      	cmp	r3, #0
 8003462:	f000 81c4 	beq.w	80037ee <StateMachine_Run+0x7e6>
                ctx->state--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	3b01      	subs	r3, #1
 800346c:	b2da      	uxtb	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A_LONG = 0;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	709a      	strb	r2, [r3, #2]
                buttons->BTN_B      = 0;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	705a      	strb	r2, [r3, #1]
            }
            break;
 800347e:	e1b6      	b.n	80037ee <StateMachine_Run+0x7e6>

        case BALISESTATE2:
            ssd1306_SetCursor(32, 32);
 8003480:	2120      	movs	r1, #32
 8003482:	2020      	movs	r0, #32
 8003484:	f7ff fafc 	bl	8002a80 <ssd1306_SetCursor>

            switch (ctx->ecranstate)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	78db      	ldrb	r3, [r3, #3]
 800348c:	2b05      	cmp	r3, #5
 800348e:	f200 8118 	bhi.w	80036c2 <StateMachine_Run+0x6ba>
 8003492:	a201      	add	r2, pc, #4	@ (adr r2, 8003498 <StateMachine_Run+0x490>)
 8003494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003498:	080034b1 	.word	0x080034b1
 800349c:	080034ff 	.word	0x080034ff
 80034a0:	08003591 	.word	0x08003591
 80034a4:	080036c3 	.word	0x080036c3
 80034a8:	080035fb 	.word	0x080035fb
 80034ac:	08003659 	.word	0x08003659
            {
            case ECRANBALISESTATE1:
                snprintf((char *)bufferscreen, 50, "no data");
 80034b0:	4a32      	ldr	r2, [pc, #200]	@ (800357c <StateMachine_Run+0x574>)
 80034b2:	2132      	movs	r1, #50	@ 0x32
 80034b4:	482b      	ldr	r0, [pc, #172]	@ (8003564 <StateMachine_Run+0x55c>)
 80034b6:	f012 f98d 	bl	80157d4 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80034ba:	4a2b      	ldr	r2, [pc, #172]	@ (8003568 <StateMachine_Run+0x560>)
 80034bc:	2301      	movs	r3, #1
 80034be:	ca06      	ldmia	r2, {r1, r2}
 80034c0:	4828      	ldr	r0, [pc, #160]	@ (8003564 <StateMachine_Run+0x55c>)
 80034c2:	f7ff fab7 	bl	8002a34 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 80034c6:	212a      	movs	r1, #42	@ 0x2a
 80034c8:	2020      	movs	r0, #32
 80034ca:	f7ff fad9 	bl	8002a80 <ssd1306_SetCursor>
                ssd1306_WriteString("Capacity", Font_6x8, White);
 80034ce:	4a27      	ldr	r2, [pc, #156]	@ (800356c <StateMachine_Run+0x564>)
 80034d0:	2301      	movs	r3, #1
 80034d2:	ca06      	ldmia	r2, {r1, r2}
 80034d4:	482a      	ldr	r0, [pc, #168]	@ (8003580 <StateMachine_Run+0x578>)
 80034d6:	f7ff faad 	bl	8002a34 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	785b      	ldrb	r3, [r3, #1]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f000 80f3 	beq.w	80036ca <StateMachine_Run+0x6c2>
                    ctx->ecranstate++;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	78db      	ldrb	r3, [r3, #3]
 80034e8:	3301      	adds	r3, #1
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]
                }
                break;
 80034fc:	e0e5      	b.n	80036ca <StateMachine_Run+0x6c2>

            case ECRANBALISESTATE2:
                snprintf((char *)bufferscreen, 50, "%0.3lf", gps->distance_parcouru);
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 8003504:	4618      	mov	r0, r3
 8003506:	f7fd f81f 	bl	8000548 <__aeabi_f2d>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	e9cd 2300 	strd	r2, r3, [sp]
 8003512:	4a1c      	ldr	r2, [pc, #112]	@ (8003584 <StateMachine_Run+0x57c>)
 8003514:	2132      	movs	r1, #50	@ 0x32
 8003516:	4813      	ldr	r0, [pc, #76]	@ (8003564 <StateMachine_Run+0x55c>)
 8003518:	f012 f95c 	bl	80157d4 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800351c:	4a12      	ldr	r2, [pc, #72]	@ (8003568 <StateMachine_Run+0x560>)
 800351e:	2301      	movs	r3, #1
 8003520:	ca06      	ldmia	r2, {r1, r2}
 8003522:	4810      	ldr	r0, [pc, #64]	@ (8003564 <StateMachine_Run+0x55c>)
 8003524:	f7ff fa86 	bl	8002a34 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 8003528:	212a      	movs	r1, #42	@ 0x2a
 800352a:	2020      	movs	r0, #32
 800352c:	f7ff faa8 	bl	8002a80 <ssd1306_SetCursor>
                ssd1306_WriteString("Dist(km)", Font_6x8, White);
 8003530:	4a0e      	ldr	r2, [pc, #56]	@ (800356c <StateMachine_Run+0x564>)
 8003532:	2301      	movs	r3, #1
 8003534:	ca06      	ldmia	r2, {r1, r2}
 8003536:	4814      	ldr	r0, [pc, #80]	@ (8003588 <StateMachine_Run+0x580>)
 8003538:	f7ff fa7c 	bl	8002a34 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	785b      	ldrb	r3, [r3, #1]
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80c4 	beq.w	80036ce <StateMachine_Run+0x6c6>
                    ctx->ecranstate++;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	78db      	ldrb	r3, [r3, #3]
 800354a:	3301      	adds	r3, #1
 800354c:	b2da      	uxtb	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	701a      	strb	r2, [r3, #0]
                }
                break;
 800355e:	e0b6      	b.n	80036ce <StateMachine_Run+0x6c6>
 8003560:	080192e0 	.word	0x080192e0
 8003564:	20000a58 	.word	0x20000a58
 8003568:	20000008 	.word	0x20000008
 800356c:	20000000 	.word	0x20000000
 8003570:	080192f0 	.word	0x080192f0
 8003574:	080192f8 	.word	0x080192f8
 8003578:	08019304 	.word	0x08019304
 800357c:	0801930c 	.word	0x0801930c
 8003580:	08019314 	.word	0x08019314
 8003584:	08019320 	.word	0x08019320
 8003588:	08019328 	.word	0x08019328
 800358c:	40666666 	.word	0x40666666

            case ECRANBALISESTATE3:
                snprintf((char *)bufferscreen, 50, "%0.1f", gps->fgSpeed * 3.6f);
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	edd3 7ab7 	vldr	s15, [r3, #732]	@ 0x2dc
 8003596:	ed1f 7a03 	vldr	s14, [pc, #-12]	@ 800358c <StateMachine_Run+0x584>
 800359a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800359e:	ee17 0a90 	vmov	r0, s15
 80035a2:	f7fc ffd1 	bl	8000548 <__aeabi_f2d>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	e9cd 2300 	strd	r2, r3, [sp]
 80035ae:	4a9f      	ldr	r2, [pc, #636]	@ (800382c <StateMachine_Run+0x824>)
 80035b0:	2132      	movs	r1, #50	@ 0x32
 80035b2:	489f      	ldr	r0, [pc, #636]	@ (8003830 <StateMachine_Run+0x828>)
 80035b4:	f012 f90e 	bl	80157d4 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80035b8:	4a9e      	ldr	r2, [pc, #632]	@ (8003834 <StateMachine_Run+0x82c>)
 80035ba:	2301      	movs	r3, #1
 80035bc:	ca06      	ldmia	r2, {r1, r2}
 80035be:	489c      	ldr	r0, [pc, #624]	@ (8003830 <StateMachine_Run+0x828>)
 80035c0:	f7ff fa38 	bl	8002a34 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 80035c4:	212a      	movs	r1, #42	@ 0x2a
 80035c6:	2020      	movs	r0, #32
 80035c8:	f7ff fa5a 	bl	8002a80 <ssd1306_SetCursor>
                ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 80035cc:	4a9a      	ldr	r2, [pc, #616]	@ (8003838 <StateMachine_Run+0x830>)
 80035ce:	2301      	movs	r3, #1
 80035d0:	ca06      	ldmia	r2, {r1, r2}
 80035d2:	489a      	ldr	r0, [pc, #616]	@ (800383c <StateMachine_Run+0x834>)
 80035d4:	f7ff fa2e 	bl	8002a34 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	785b      	ldrb	r3, [r3, #1]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d078      	beq.n	80036d2 <StateMachine_Run+0x6ca>
                    ctx->ecranstate++;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	78db      	ldrb	r3, [r3, #3]
 80035e4:	3301      	adds	r3, #1
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	701a      	strb	r2, [r3, #0]
                }
                break;
 80035f8:	e06b      	b.n	80036d2 <StateMachine_Run+0x6ca>

            case ECRANBALISESTATE5:
                snprintf((char *)bufferscreen, 50, "%0.1f", gAdc->vbat);
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fc ffa2 	bl	8000548 <__aeabi_f2d>
 8003604:	4602      	mov	r2, r0
 8003606:	460b      	mov	r3, r1
 8003608:	e9cd 2300 	strd	r2, r3, [sp]
 800360c:	4a87      	ldr	r2, [pc, #540]	@ (800382c <StateMachine_Run+0x824>)
 800360e:	2132      	movs	r1, #50	@ 0x32
 8003610:	4887      	ldr	r0, [pc, #540]	@ (8003830 <StateMachine_Run+0x828>)
 8003612:	f012 f8df 	bl	80157d4 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003616:	4a87      	ldr	r2, [pc, #540]	@ (8003834 <StateMachine_Run+0x82c>)
 8003618:	2301      	movs	r3, #1
 800361a:	ca06      	ldmia	r2, {r1, r2}
 800361c:	4884      	ldr	r0, [pc, #528]	@ (8003830 <StateMachine_Run+0x828>)
 800361e:	f7ff fa09 	bl	8002a34 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 8003622:	212a      	movs	r1, #42	@ 0x2a
 8003624:	2020      	movs	r0, #32
 8003626:	f7ff fa2b 	bl	8002a80 <ssd1306_SetCursor>
                ssd1306_WriteString("Vbat(V)", Font_6x8, White);
 800362a:	4a83      	ldr	r2, [pc, #524]	@ (8003838 <StateMachine_Run+0x830>)
 800362c:	2301      	movs	r3, #1
 800362e:	ca06      	ldmia	r2, {r1, r2}
 8003630:	4883      	ldr	r0, [pc, #524]	@ (8003840 <StateMachine_Run+0x838>)
 8003632:	f7ff f9ff 	bl	8002a34 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	785b      	ldrb	r3, [r3, #1]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d04b      	beq.n	80036d6 <StateMachine_Run+0x6ce>
                    ctx->ecranstate++;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	78db      	ldrb	r3, [r3, #3]
 8003642:	3301      	adds	r3, #1
 8003644:	b2da      	uxtb	r2, r3
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	701a      	strb	r2, [r3, #0]
                }
                break;
 8003656:	e03e      	b.n	80036d6 <StateMachine_Run+0x6ce>

            case ECRANBALISESTATE6:
                snprintf((char *)bufferscreen, 50, "%0.1f", ctx->vitmax * 3.6f);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	edd3 7a02 	vldr	s15, [r3, #8]
 800365e:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8003844 <StateMachine_Run+0x83c>
 8003662:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003666:	ee17 0a90 	vmov	r0, s15
 800366a:	f7fc ff6d 	bl	8000548 <__aeabi_f2d>
 800366e:	4602      	mov	r2, r0
 8003670:	460b      	mov	r3, r1
 8003672:	e9cd 2300 	strd	r2, r3, [sp]
 8003676:	4a6d      	ldr	r2, [pc, #436]	@ (800382c <StateMachine_Run+0x824>)
 8003678:	2132      	movs	r1, #50	@ 0x32
 800367a:	486d      	ldr	r0, [pc, #436]	@ (8003830 <StateMachine_Run+0x828>)
 800367c:	f012 f8aa 	bl	80157d4 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003680:	4a6c      	ldr	r2, [pc, #432]	@ (8003834 <StateMachine_Run+0x82c>)
 8003682:	2301      	movs	r3, #1
 8003684:	ca06      	ldmia	r2, {r1, r2}
 8003686:	486a      	ldr	r0, [pc, #424]	@ (8003830 <StateMachine_Run+0x828>)
 8003688:	f7ff f9d4 	bl	8002a34 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 800368c:	212a      	movs	r1, #42	@ 0x2a
 800368e:	2020      	movs	r0, #32
 8003690:	f7ff f9f6 	bl	8002a80 <ssd1306_SetCursor>
                ssd1306_WriteString("MaxV", Font_6x8, White);
 8003694:	4a68      	ldr	r2, [pc, #416]	@ (8003838 <StateMachine_Run+0x830>)
 8003696:	2301      	movs	r3, #1
 8003698:	ca06      	ldmia	r2, {r1, r2}
 800369a:	486b      	ldr	r0, [pc, #428]	@ (8003848 <StateMachine_Run+0x840>)
 800369c:	f7ff f9ca 	bl	8002a34 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	785b      	ldrb	r3, [r3, #1]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d018      	beq.n	80036da <StateMachine_Run+0x6d2>
                    ctx->ecranstate -= 4;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	78db      	ldrb	r3, [r3, #3]
 80036ac:	3b04      	subs	r3, #4
 80036ae:	b2da      	uxtb	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	701a      	strb	r2, [r3, #0]
                }
                break;
 80036c0:	e00b      	b.n	80036da <StateMachine_Run+0x6d2>

            default:
                ctx->ecranstate = ECRANBALISESTATE1;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	70da      	strb	r2, [r3, #3]
                break;
 80036c8:	e008      	b.n	80036dc <StateMachine_Run+0x6d4>
                break;
 80036ca:	bf00      	nop
 80036cc:	e006      	b.n	80036dc <StateMachine_Run+0x6d4>
                break;
 80036ce:	bf00      	nop
 80036d0:	e004      	b.n	80036dc <StateMachine_Run+0x6d4>
                break;
 80036d2:	bf00      	nop
 80036d4:	e002      	b.n	80036dc <StateMachine_Run+0x6d4>
                break;
 80036d6:	bf00      	nop
 80036d8:	e000      	b.n	80036dc <StateMachine_Run+0x6d4>
                break;
 80036da:	bf00      	nop
            }

            batterygauge(gAdc->vbat, 79, 42, 1);
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	edd3 7a01 	vldr	s15, [r3, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	212a      	movs	r1, #42	@ 0x2a
 80036e6:	204f      	movs	r0, #79	@ 0x4f
 80036e8:	eeb0 0a67 	vmov.f32	s0, s15
 80036ec:	f7ff fb10 	bl	8002d10 <batterygauge>

            ssd1306_SetCursor(32, 52);
 80036f0:	2134      	movs	r1, #52	@ 0x34
 80036f2:	2020      	movs	r0, #32
 80036f4:	f7ff f9c4 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 50, "%0.2fV", gAdc->vbat);
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7fc ff23 	bl	8000548 <__aeabi_f2d>
 8003702:	4602      	mov	r2, r0
 8003704:	460b      	mov	r3, r1
 8003706:	e9cd 2300 	strd	r2, r3, [sp]
 800370a:	4a50      	ldr	r2, [pc, #320]	@ (800384c <StateMachine_Run+0x844>)
 800370c:	2132      	movs	r1, #50	@ 0x32
 800370e:	4848      	ldr	r0, [pc, #288]	@ (8003830 <StateMachine_Run+0x828>)
 8003710:	f012 f860 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003714:	4a48      	ldr	r2, [pc, #288]	@ (8003838 <StateMachine_Run+0x830>)
 8003716:	2301      	movs	r3, #1
 8003718:	ca06      	ldmia	r2, {r1, r2}
 800371a:	4845      	ldr	r0, [pc, #276]	@ (8003830 <StateMachine_Run+0x828>)
 800371c:	f7ff f98a 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(65, 52);
 8003720:	2134      	movs	r1, #52	@ 0x34
 8003722:	2041      	movs	r0, #65	@ 0x41
 8003724:	f7ff f9ac 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 50, "sat=%d", gps->numSV);
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f893 3296 	ldrb.w	r3, [r3, #662]	@ 0x296
 800372e:	4a48      	ldr	r2, [pc, #288]	@ (8003850 <StateMachine_Run+0x848>)
 8003730:	2132      	movs	r1, #50	@ 0x32
 8003732:	483f      	ldr	r0, [pc, #252]	@ (8003830 <StateMachine_Run+0x828>)
 8003734:	f012 f84e 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003738:	4a3f      	ldr	r2, [pc, #252]	@ (8003838 <StateMachine_Run+0x830>)
 800373a:	2301      	movs	r3, #1
 800373c:	ca06      	ldmia	r2, {r1, r2}
 800373e:	483c      	ldr	r0, [pc, #240]	@ (8003830 <StateMachine_Run+0x828>)
 8003740:	f7ff f978 	bl	8002a34 <ssd1306_WriteString>

            if (buttons->BTN_B_LONG >= 1) {
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	78db      	ldrb	r3, [r3, #3]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d053      	beq.n	80037f4 <StateMachine_Run+0x7ec>
                ctx->balisestate--;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	789b      	ldrb	r3, [r3, #2]
 8003750:	3b01      	subs	r3, #1
 8003752:	b2da      	uxtb	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	709a      	strb	r2, [r3, #2]
                buttons->BTN_B_LONG = 0;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	70da      	strb	r2, [r3, #3]
                buttons->BTN_A      = 0;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	701a      	strb	r2, [r3, #0]
                // osThreadSuspend(BALISEHandle);
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8003764:	2200      	movs	r2, #0
 8003766:	2102      	movs	r1, #2
 8003768:	483a      	ldr	r0, [pc, #232]	@ (8003854 <StateMachine_Run+0x84c>)
 800376a:	f003 fcb5 	bl	80070d8 <HAL_GPIO_WritePin>
            }
            break;
 800376e:	e041      	b.n	80037f4 <StateMachine_Run+0x7ec>

        case BALISESTATE3:
            ssd1306_SetCursor(32, 32);
 8003770:	2120      	movs	r1, #32
 8003772:	2020      	movs	r0, #32
 8003774:	f7ff f984 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("fin de", Font_6x8, White);
 8003778:	4a2f      	ldr	r2, [pc, #188]	@ (8003838 <StateMachine_Run+0x830>)
 800377a:	2301      	movs	r3, #1
 800377c:	ca06      	ldmia	r2, {r1, r2}
 800377e:	4836      	ldr	r0, [pc, #216]	@ (8003858 <StateMachine_Run+0x850>)
 8003780:	f7ff f958 	bl	8002a34 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 42);
 8003784:	212a      	movs	r1, #42	@ 0x2a
 8003786:	2020      	movs	r0, #32
 8003788:	f7ff f97a 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("memoire", Font_6x8, White);
 800378c:	4a2a      	ldr	r2, [pc, #168]	@ (8003838 <StateMachine_Run+0x830>)
 800378e:	2301      	movs	r3, #1
 8003790:	ca06      	ldmia	r2, {r1, r2}
 8003792:	4832      	ldr	r0, [pc, #200]	@ (800385c <StateMachine_Run+0x854>)
 8003794:	f7ff f94e 	bl	8002a34 <ssd1306_WriteString>

            if (buttons->BTN_A >= 1) {
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00e      	beq.n	80037be <StateMachine_Run+0x7b6>
                ctx->state++;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	3301      	adds	r3, #1
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A   = 0;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B   = 0;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	705a      	strb	r2, [r3, #1]
                ctx->settimeen   = 0;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	731a      	strb	r2, [r3, #12]
            }
            if (buttons->BTN_A_LONG >= 1) {
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	789b      	ldrb	r3, [r3, #2]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d019      	beq.n	80037fa <StateMachine_Run+0x7f2>
                ctx->state--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	3b01      	subs	r3, #1
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A   = 0;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B   = 0;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	705a      	strb	r2, [r3, #1]
                buttons->BTN_A_LONG = 0;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	709a      	strb	r2, [r3, #2]
            }
            break;
 80037e4:	e009      	b.n	80037fa <StateMachine_Run+0x7f2>

        default:
            ctx->balisestate = BALISESTATE1;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	709a      	strb	r2, [r3, #2]
            break;
 80037ec:	e006      	b.n	80037fc <StateMachine_Run+0x7f4>
            break;
 80037ee:	bf00      	nop
 80037f0:	f000 bde4 	b.w	80043bc <StateMachine_Run+0x13b4>
            break;
 80037f4:	bf00      	nop
 80037f6:	f000 bde1 	b.w	80043bc <StateMachine_Run+0x13b4>
            break;
 80037fa:	bf00      	nop
        }
    }
        break;
 80037fc:	f000 bdde 	b.w	80043bc <StateMachine_Run+0x13b4>
    /* --------------------------------------------------------------------- */
    /*                              STATE_POS                                */
    /* --------------------------------------------------------------------- */
    case STATE_POS:
    {
        ssd1306_Fill(Black);
 8003800:	2000      	movs	r0, #0
 8003802:	f7fe fffb 	bl	80027fc <ssd1306_Fill>

        switch (ctx->posstate)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	791b      	ldrb	r3, [r3, #4]
 800380a:	2b04      	cmp	r3, #4
 800380c:	f200 8233 	bhi.w	8003c76 <StateMachine_Run+0xc6e>
 8003810:	a201      	add	r2, pc, #4	@ (adr r2, 8003818 <StateMachine_Run+0x810>)
 8003812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003816:	bf00      	nop
 8003818:	08003861 	.word	0x08003861
 800381c:	0800391f 	.word	0x0800391f
 8003820:	080039ef 	.word	0x080039ef
 8003824:	08003afd 	.word	0x08003afd
 8003828:	08003bd3 	.word	0x08003bd3
 800382c:	080192c4 	.word	0x080192c4
 8003830:	20000a58 	.word	0x20000a58
 8003834:	20000008 	.word	0x20000008
 8003838:	20000000 	.word	0x20000000
 800383c:	080192cc 	.word	0x080192cc
 8003840:	08019334 	.word	0x08019334
 8003844:	40666666 	.word	0x40666666
 8003848:	0801933c 	.word	0x0801933c
 800384c:	08019344 	.word	0x08019344
 8003850:	0801934c 	.word	0x0801934c
 8003854:	48000400 	.word	0x48000400
 8003858:	08019354 	.word	0x08019354
 800385c:	0801935c 	.word	0x0801935c
        {
        case STATE_SUMMARY1:
            ssd1306_SetCursor(32, 32);
 8003860:	2120      	movs	r1, #32
 8003862:	2020      	movs	r0, #32
 8003864:	f7ff f90c 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "Latitude:");
 8003868:	4a97      	ldr	r2, [pc, #604]	@ (8003ac8 <StateMachine_Run+0xac0>)
 800386a:	210f      	movs	r1, #15
 800386c:	4897      	ldr	r0, [pc, #604]	@ (8003acc <StateMachine_Run+0xac4>)
 800386e:	f011 ffb1 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003872:	4a97      	ldr	r2, [pc, #604]	@ (8003ad0 <StateMachine_Run+0xac8>)
 8003874:	2301      	movs	r3, #1
 8003876:	ca06      	ldmia	r2, {r1, r2}
 8003878:	4894      	ldr	r0, [pc, #592]	@ (8003acc <StateMachine_Run+0xac4>)
 800387a:	f7ff f8db 	bl	8002a34 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "%0.7f", gps->fLat);
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	f8d3 32ac 	ldr.w	r3, [r3, #684]	@ 0x2ac
 8003884:	4618      	mov	r0, r3
 8003886:	f7fc fe5f 	bl	8000548 <__aeabi_f2d>
 800388a:	4602      	mov	r2, r0
 800388c:	460b      	mov	r3, r1
 800388e:	e9cd 2300 	strd	r2, r3, [sp]
 8003892:	4a90      	ldr	r2, [pc, #576]	@ (8003ad4 <StateMachine_Run+0xacc>)
 8003894:	210f      	movs	r1, #15
 8003896:	488d      	ldr	r0, [pc, #564]	@ (8003acc <StateMachine_Run+0xac4>)
 8003898:	f011 ff9c 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 40);
 800389c:	2128      	movs	r1, #40	@ 0x28
 800389e:	2020      	movs	r0, #32
 80038a0:	f7ff f8ee 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80038a4:	4a8a      	ldr	r2, [pc, #552]	@ (8003ad0 <StateMachine_Run+0xac8>)
 80038a6:	2301      	movs	r3, #1
 80038a8:	ca06      	ldmia	r2, {r1, r2}
 80038aa:	4888      	ldr	r0, [pc, #544]	@ (8003acc <StateMachine_Run+0xac4>)
 80038ac:	f7ff f8c2 	bl	8002a34 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "Longitude:");
 80038b0:	4a89      	ldr	r2, [pc, #548]	@ (8003ad8 <StateMachine_Run+0xad0>)
 80038b2:	210f      	movs	r1, #15
 80038b4:	4885      	ldr	r0, [pc, #532]	@ (8003acc <StateMachine_Run+0xac4>)
 80038b6:	f011 ff8d 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 48);
 80038ba:	2130      	movs	r1, #48	@ 0x30
 80038bc:	2020      	movs	r0, #32
 80038be:	f7ff f8df 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80038c2:	4a83      	ldr	r2, [pc, #524]	@ (8003ad0 <StateMachine_Run+0xac8>)
 80038c4:	2301      	movs	r3, #1
 80038c6:	ca06      	ldmia	r2, {r1, r2}
 80038c8:	4880      	ldr	r0, [pc, #512]	@ (8003acc <StateMachine_Run+0xac4>)
 80038ca:	f7ff f8b3 	bl	8002a34 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "%0.7f", gps->fLon);
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	f8d3 32a8 	ldr.w	r3, [r3, #680]	@ 0x2a8
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fc fe37 	bl	8000548 <__aeabi_f2d>
 80038da:	4602      	mov	r2, r0
 80038dc:	460b      	mov	r3, r1
 80038de:	e9cd 2300 	strd	r2, r3, [sp]
 80038e2:	4a7c      	ldr	r2, [pc, #496]	@ (8003ad4 <StateMachine_Run+0xacc>)
 80038e4:	210f      	movs	r1, #15
 80038e6:	4879      	ldr	r0, [pc, #484]	@ (8003acc <StateMachine_Run+0xac4>)
 80038e8:	f011 ff74 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 56);
 80038ec:	2138      	movs	r1, #56	@ 0x38
 80038ee:	2020      	movs	r0, #32
 80038f0:	f7ff f8c6 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80038f4:	4a76      	ldr	r2, [pc, #472]	@ (8003ad0 <StateMachine_Run+0xac8>)
 80038f6:	2301      	movs	r3, #1
 80038f8:	ca06      	ldmia	r2, {r1, r2}
 80038fa:	4874      	ldr	r0, [pc, #464]	@ (8003acc <StateMachine_Run+0xac4>)
 80038fc:	f7ff f89a 	bl	8002a34 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	785b      	ldrb	r3, [r3, #1]
 8003904:	2b00      	cmp	r3, #0
 8003906:	f000 81ba 	beq.w	8003c7e <StateMachine_Run+0xc76>
                ctx->posstate++;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	791b      	ldrb	r3, [r3, #4]
 800390e:	3301      	adds	r3, #1
 8003910:	b2da      	uxtb	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	705a      	strb	r2, [r3, #1]
            }
            break;
 800391c:	e1af      	b.n	8003c7e <StateMachine_Run+0xc76>

        case STATE_INFO:
            ssd1306_Fill(Black);
 800391e:	2000      	movs	r0, #0
 8003920:	f7fe ff6c 	bl	80027fc <ssd1306_Fill>

            snprintf((char *)bufferscreen, 15, "hacc=%0.2fm", gps->fhACC);
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800392a:	4618      	mov	r0, r3
 800392c:	f7fc fe0c 	bl	8000548 <__aeabi_f2d>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	e9cd 2300 	strd	r2, r3, [sp]
 8003938:	4a68      	ldr	r2, [pc, #416]	@ (8003adc <StateMachine_Run+0xad4>)
 800393a:	210f      	movs	r1, #15
 800393c:	4863      	ldr	r0, [pc, #396]	@ (8003acc <StateMachine_Run+0xac4>)
 800393e:	f011 ff49 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 32);
 8003942:	2120      	movs	r1, #32
 8003944:	2020      	movs	r0, #32
 8003946:	f7ff f89b 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800394a:	4a65      	ldr	r2, [pc, #404]	@ (8003ae0 <StateMachine_Run+0xad8>)
 800394c:	2301      	movs	r3, #1
 800394e:	ca06      	ldmia	r2, {r1, r2}
 8003950:	485e      	ldr	r0, [pc, #376]	@ (8003acc <StateMachine_Run+0xac4>)
 8003952:	f7ff f86f 	bl	8002a34 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 20, "v=%0.2fV", gAdc->vbat);
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4618      	mov	r0, r3
 800395c:	f7fc fdf4 	bl	8000548 <__aeabi_f2d>
 8003960:	4602      	mov	r2, r0
 8003962:	460b      	mov	r3, r1
 8003964:	e9cd 2300 	strd	r2, r3, [sp]
 8003968:	4a5e      	ldr	r2, [pc, #376]	@ (8003ae4 <StateMachine_Run+0xadc>)
 800396a:	2114      	movs	r1, #20
 800396c:	4857      	ldr	r0, [pc, #348]	@ (8003acc <StateMachine_Run+0xac4>)
 800396e:	f011 ff31 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 42);
 8003972:	212a      	movs	r1, #42	@ 0x2a
 8003974:	2020      	movs	r0, #32
 8003976:	f7ff f883 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800397a:	4a59      	ldr	r2, [pc, #356]	@ (8003ae0 <StateMachine_Run+0xad8>)
 800397c:	2301      	movs	r3, #1
 800397e:	ca06      	ldmia	r2, {r1, r2}
 8003980:	4852      	ldr	r0, [pc, #328]	@ (8003acc <StateMachine_Run+0xac4>)
 8003982:	f7ff f857 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 52);
 8003986:	2134      	movs	r1, #52	@ 0x34
 8003988:	2020      	movs	r0, #32
 800398a:	f7ff f879 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "T=%0.2fC", gAdc->temp);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7fc fdd8 	bl	8000548 <__aeabi_f2d>
 8003998:	4602      	mov	r2, r0
 800399a:	460b      	mov	r3, r1
 800399c:	e9cd 2300 	strd	r2, r3, [sp]
 80039a0:	4a51      	ldr	r2, [pc, #324]	@ (8003ae8 <StateMachine_Run+0xae0>)
 80039a2:	210f      	movs	r1, #15
 80039a4:	4849      	ldr	r0, [pc, #292]	@ (8003acc <StateMachine_Run+0xac4>)
 80039a6:	f011 ff15 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80039aa:	4a4d      	ldr	r2, [pc, #308]	@ (8003ae0 <StateMachine_Run+0xad8>)
 80039ac:	2301      	movs	r3, #1
 80039ae:	ca06      	ldmia	r2, {r1, r2}
 80039b0:	4846      	ldr	r0, [pc, #280]	@ (8003acc <StateMachine_Run+0xac4>)
 80039b2:	f7ff f83f 	bl	8002a34 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	785b      	ldrb	r3, [r3, #1]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d008      	beq.n	80039d0 <StateMachine_Run+0x9c8>
                ctx->posstate++;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	791b      	ldrb	r3, [r3, #4]
 80039c2:	3301      	adds	r3, #1
 80039c4:	b2da      	uxtb	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_B_LONG >= 1) {
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	78db      	ldrb	r3, [r3, #3]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 8154 	beq.w	8003c82 <StateMachine_Run+0xc7a>
                ctx->posstate--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	791b      	ldrb	r3, [r3, #4]
 80039de:	3b01      	subs	r3, #1
 80039e0:	b2da      	uxtb	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B_LONG = 0;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	70da      	strb	r2, [r3, #3]
            }
            break;
 80039ec:	e149      	b.n	8003c82 <StateMachine_Run+0xc7a>

        case STATE_INFO2:
            ssd1306_Fill(Black);
 80039ee:	2000      	movs	r0, #0
 80039f0:	f7fe ff04 	bl	80027fc <ssd1306_Fill>

            snprintf((char *)bufferscreen, 15, "Satnum");
 80039f4:	4a3d      	ldr	r2, [pc, #244]	@ (8003aec <StateMachine_Run+0xae4>)
 80039f6:	210f      	movs	r1, #15
 80039f8:	4834      	ldr	r0, [pc, #208]	@ (8003acc <StateMachine_Run+0xac4>)
 80039fa:	f011 feeb 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 32);
 80039fe:	2120      	movs	r1, #32
 8003a00:	2020      	movs	r0, #32
 8003a02:	f7ff f83d 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003a06:	4a32      	ldr	r2, [pc, #200]	@ (8003ad0 <StateMachine_Run+0xac8>)
 8003a08:	2301      	movs	r3, #1
 8003a0a:	ca06      	ldmia	r2, {r1, r2}
 8003a0c:	482f      	ldr	r0, [pc, #188]	@ (8003acc <StateMachine_Run+0xac4>)
 8003a0e:	f7ff f811 	bl	8002a34 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 20, "%d sat", gps->numSV);
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	f893 3296 	ldrb.w	r3, [r3, #662]	@ 0x296
 8003a18:	4a35      	ldr	r2, [pc, #212]	@ (8003af0 <StateMachine_Run+0xae8>)
 8003a1a:	2114      	movs	r1, #20
 8003a1c:	482b      	ldr	r0, [pc, #172]	@ (8003acc <StateMachine_Run+0xac4>)
 8003a1e:	f011 fed9 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 40);
 8003a22:	2128      	movs	r1, #40	@ 0x28
 8003a24:	2020      	movs	r0, #32
 8003a26:	f7ff f82b 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003a2a:	4a29      	ldr	r2, [pc, #164]	@ (8003ad0 <StateMachine_Run+0xac8>)
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	ca06      	ldmia	r2, {r1, r2}
 8003a30:	4826      	ldr	r0, [pc, #152]	@ (8003acc <StateMachine_Run+0xac4>)
 8003a32:	f7fe ffff 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 48);
 8003a36:	2130      	movs	r1, #48	@ 0x30
 8003a38:	2020      	movs	r0, #32
 8003a3a:	f7ff f821 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "DateJ/M/Y");
 8003a3e:	4a2d      	ldr	r2, [pc, #180]	@ (8003af4 <StateMachine_Run+0xaec>)
 8003a40:	210f      	movs	r1, #15
 8003a42:	4822      	ldr	r0, [pc, #136]	@ (8003acc <StateMachine_Run+0xac4>)
 8003a44:	f011 fec6 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003a48:	4a21      	ldr	r2, [pc, #132]	@ (8003ad0 <StateMachine_Run+0xac8>)
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	ca06      	ldmia	r2, {r1, r2}
 8003a4e:	481f      	ldr	r0, [pc, #124]	@ (8003acc <StateMachine_Run+0xac4>)
 8003a50:	f7fe fff0 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 56);
 8003a54:	2138      	movs	r1, #56	@ 0x38
 8003a56:	2020      	movs	r0, #32
 8003a58:	f7ff f812 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%d/%d/%d",
                     gps->day, gps->month, gps->year);
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
            snprintf((char *)bufferscreen, 15, "%d/%d/%d",
 8003a62:	4619      	mov	r1, r3
                     gps->day, gps->month, gps->year);
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
            snprintf((char *)bufferscreen, 15, "%d/%d/%d",
 8003a6a:	461a      	mov	r2, r3
                     gps->day, gps->month, gps->year);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
            snprintf((char *)bufferscreen, 15, "%d/%d/%d",
 8003a72:	9301      	str	r3, [sp, #4]
 8003a74:	9200      	str	r2, [sp, #0]
 8003a76:	460b      	mov	r3, r1
 8003a78:	4a1f      	ldr	r2, [pc, #124]	@ (8003af8 <StateMachine_Run+0xaf0>)
 8003a7a:	210f      	movs	r1, #15
 8003a7c:	4813      	ldr	r0, [pc, #76]	@ (8003acc <StateMachine_Run+0xac4>)
 8003a7e:	f011 fea9 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003a82:	4a13      	ldr	r2, [pc, #76]	@ (8003ad0 <StateMachine_Run+0xac8>)
 8003a84:	2301      	movs	r3, #1
 8003a86:	ca06      	ldmia	r2, {r1, r2}
 8003a88:	4810      	ldr	r0, [pc, #64]	@ (8003acc <StateMachine_Run+0xac4>)
 8003a8a:	f7fe ffd3 	bl	8002a34 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	785b      	ldrb	r3, [r3, #1]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d008      	beq.n	8003aa8 <StateMachine_Run+0xaa0>
                ctx->posstate++;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	791b      	ldrb	r3, [r3, #4]
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_B_LONG >= 1) {
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	78db      	ldrb	r3, [r3, #3]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f000 80ea 	beq.w	8003c86 <StateMachine_Run+0xc7e>
                ctx->posstate--;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	791b      	ldrb	r3, [r3, #4]
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	b2da      	uxtb	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B_LONG = 0;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	70da      	strb	r2, [r3, #3]
            }
            break;
 8003ac4:	e0df      	b.n	8003c86 <StateMachine_Run+0xc7e>
 8003ac6:	bf00      	nop
 8003ac8:	08019364 	.word	0x08019364
 8003acc:	20000a58 	.word	0x20000a58
 8003ad0:	20000000 	.word	0x20000000
 8003ad4:	08019370 	.word	0x08019370
 8003ad8:	08019378 	.word	0x08019378
 8003adc:	08019384 	.word	0x08019384
 8003ae0:	20000008 	.word	0x20000008
 8003ae4:	08019390 	.word	0x08019390
 8003ae8:	0801939c 	.word	0x0801939c
 8003aec:	080193a8 	.word	0x080193a8
 8003af0:	080193b0 	.word	0x080193b0
 8003af4:	080193b8 	.word	0x080193b8
 8003af8:	080193c4 	.word	0x080193c4

        case STATE_ALT:
            ssd1306_SetCursor(32, 32);
 8003afc:	2120      	movs	r1, #32
 8003afe:	2020      	movs	r0, #32
 8003b00:	f7fe ffbe 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "altitude:");
 8003b04:	4a9b      	ldr	r2, [pc, #620]	@ (8003d74 <StateMachine_Run+0xd6c>)
 8003b06:	210f      	movs	r1, #15
 8003b08:	489b      	ldr	r0, [pc, #620]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003b0a:	f011 fe63 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b0e:	4a9b      	ldr	r2, [pc, #620]	@ (8003d7c <StateMachine_Run+0xd74>)
 8003b10:	2301      	movs	r3, #1
 8003b12:	ca06      	ldmia	r2, {r1, r2}
 8003b14:	4898      	ldr	r0, [pc, #608]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003b16:	f7fe ff8d 	bl	8002a34 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "%0.2f m", gps->fhMSL);
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7fc fd11 	bl	8000548 <__aeabi_f2d>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	e9cd 2300 	strd	r2, r3, [sp]
 8003b2e:	4a94      	ldr	r2, [pc, #592]	@ (8003d80 <StateMachine_Run+0xd78>)
 8003b30:	210f      	movs	r1, #15
 8003b32:	4891      	ldr	r0, [pc, #580]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003b34:	f011 fe4e 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 40);
 8003b38:	2128      	movs	r1, #40	@ 0x28
 8003b3a:	2020      	movs	r0, #32
 8003b3c:	f7fe ffa0 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b40:	4a8e      	ldr	r2, [pc, #568]	@ (8003d7c <StateMachine_Run+0xd74>)
 8003b42:	2301      	movs	r3, #1
 8003b44:	ca06      	ldmia	r2, {r1, r2}
 8003b46:	488c      	ldr	r0, [pc, #560]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003b48:	f7fe ff74 	bl	8002a34 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "Accuracy(m)");
 8003b4c:	4a8d      	ldr	r2, [pc, #564]	@ (8003d84 <StateMachine_Run+0xd7c>)
 8003b4e:	210f      	movs	r1, #15
 8003b50:	4889      	ldr	r0, [pc, #548]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003b52:	f011 fe3f 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 48);
 8003b56:	2130      	movs	r1, #48	@ 0x30
 8003b58:	2020      	movs	r0, #32
 8003b5a:	f7fe ff91 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b5e:	4a87      	ldr	r2, [pc, #540]	@ (8003d7c <StateMachine_Run+0xd74>)
 8003b60:	2301      	movs	r3, #1
 8003b62:	ca06      	ldmia	r2, {r1, r2}
 8003b64:	4884      	ldr	r0, [pc, #528]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003b66:	f7fe ff65 	bl	8002a34 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "%0.1f", gps->fvACC);
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fc fce9 	bl	8000548 <__aeabi_f2d>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	e9cd 2300 	strd	r2, r3, [sp]
 8003b7e:	4a82      	ldr	r2, [pc, #520]	@ (8003d88 <StateMachine_Run+0xd80>)
 8003b80:	210f      	movs	r1, #15
 8003b82:	487d      	ldr	r0, [pc, #500]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003b84:	f011 fe26 	bl	80157d4 <sniprintf>
            ssd1306_SetCursor(32, 56);
 8003b88:	2138      	movs	r1, #56	@ 0x38
 8003b8a:	2020      	movs	r0, #32
 8003b8c:	f7fe ff78 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b90:	4a7a      	ldr	r2, [pc, #488]	@ (8003d7c <StateMachine_Run+0xd74>)
 8003b92:	2301      	movs	r3, #1
 8003b94:	ca06      	ldmia	r2, {r1, r2}
 8003b96:	4878      	ldr	r0, [pc, #480]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003b98:	f7fe ff4c 	bl	8002a34 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	785b      	ldrb	r3, [r3, #1]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d008      	beq.n	8003bb6 <StateMachine_Run+0xbae>
                ctx->posstate++;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	791b      	ldrb	r3, [r3, #4]
 8003ba8:	3301      	adds	r3, #1
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_B_LONG >= 1) {
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	78db      	ldrb	r3, [r3, #3]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d065      	beq.n	8003c8a <StateMachine_Run+0xc82>
                ctx->posstate--;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	791b      	ldrb	r3, [r3, #4]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B_LONG = 0;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	70da      	strb	r2, [r3, #3]
            }
            break;
 8003bd0:	e05b      	b.n	8003c8a <StateMachine_Run+0xc82>

        case STATE_HEURE:
            ssd1306_Fill(Black);
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	f7fe fe12 	bl	80027fc <ssd1306_Fill>
            get_time_date(ctx);
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 fc2b 	bl	8004434 <get_time_date>

            ssd1306_SetCursor(32, 32);
 8003bde:	2120      	movs	r1, #32
 8003be0:	2020      	movs	r0, #32
 8003be2:	f7fe ff4d 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("hr GMT:", Font_6x8, White);
 8003be6:	4a65      	ldr	r2, [pc, #404]	@ (8003d7c <StateMachine_Run+0xd74>)
 8003be8:	2301      	movs	r3, #1
 8003bea:	ca06      	ldmia	r2, {r1, r2}
 8003bec:	4867      	ldr	r0, [pc, #412]	@ (8003d8c <StateMachine_Run+0xd84>)
 8003bee:	f7fe ff21 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 42);
 8003bf2:	212a      	movs	r1, #42	@ 0x2a
 8003bf4:	2020      	movs	r0, #32
 8003bf6:	f7fe ff43 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%02d:%02d", ctx->HR, ctx->MINUTE);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	7bdb      	ldrb	r3, [r3, #15]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	7b9b      	ldrb	r3, [r3, #14]
 8003c04:	9300      	str	r3, [sp, #0]
 8003c06:	4613      	mov	r3, r2
 8003c08:	4a61      	ldr	r2, [pc, #388]	@ (8003d90 <StateMachine_Run+0xd88>)
 8003c0a:	210f      	movs	r1, #15
 8003c0c:	485a      	ldr	r0, [pc, #360]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003c0e:	f011 fde1 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003c12:	4a60      	ldr	r2, [pc, #384]	@ (8003d94 <StateMachine_Run+0xd8c>)
 8003c14:	2301      	movs	r3, #1
 8003c16:	ca06      	ldmia	r2, {r1, r2}
 8003c18:	4857      	ldr	r0, [pc, #348]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003c1a:	f7fe ff0b 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 52);
 8003c1e:	2134      	movs	r1, #52	@ 0x34
 8003c20:	2020      	movs	r0, #32
 8003c22:	f7fe ff2d 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%02d sec", ctx->SEC);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	7b5b      	ldrb	r3, [r3, #13]
 8003c2a:	4a5b      	ldr	r2, [pc, #364]	@ (8003d98 <StateMachine_Run+0xd90>)
 8003c2c:	210f      	movs	r1, #15
 8003c2e:	4852      	ldr	r0, [pc, #328]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003c30:	f011 fdd0 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003c34:	4a57      	ldr	r2, [pc, #348]	@ (8003d94 <StateMachine_Run+0xd8c>)
 8003c36:	2301      	movs	r3, #1
 8003c38:	ca06      	ldmia	r2, {r1, r2}
 8003c3a:	484f      	ldr	r0, [pc, #316]	@ (8003d78 <StateMachine_Run+0xd70>)
 8003c3c:	f7fe fefa 	bl	8002a34 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	785b      	ldrb	r3, [r3, #1]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d008      	beq.n	8003c5a <StateMachine_Run+0xc52>
                ctx->posstate -= 4;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	791b      	ldrb	r3, [r3, #4]
 8003c4c:	3b04      	subs	r3, #4
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_B_LONG >= 1) {
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	78db      	ldrb	r3, [r3, #3]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d015      	beq.n	8003c8e <StateMachine_Run+0xc86>
                ctx->posstate--;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	791b      	ldrb	r3, [r3, #4]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	b2da      	uxtb	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B_LONG = 0;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	70da      	strb	r2, [r3, #3]
            }
            break;
 8003c74:	e00b      	b.n	8003c8e <StateMachine_Run+0xc86>

        default:
            ctx->posstate = STATE_SUMMARY1;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	711a      	strb	r2, [r3, #4]
            break;
 8003c7c:	e008      	b.n	8003c90 <StateMachine_Run+0xc88>
            break;
 8003c7e:	bf00      	nop
 8003c80:	e006      	b.n	8003c90 <StateMachine_Run+0xc88>
            break;
 8003c82:	bf00      	nop
 8003c84:	e004      	b.n	8003c90 <StateMachine_Run+0xc88>
            break;
 8003c86:	bf00      	nop
 8003c88:	e002      	b.n	8003c90 <StateMachine_Run+0xc88>
            break;
 8003c8a:	bf00      	nop
 8003c8c:	e000      	b.n	8003c90 <StateMachine_Run+0xc88>
            break;
 8003c8e:	bf00      	nop
        }

        if (buttons->BTN_A >= 1) {
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00b      	beq.n	8003cb0 <StateMachine_Run+0xca8>
            ctx->state++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A = 0;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B = 0;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	705a      	strb	r2, [r3, #1]
        }
        if (buttons->BTN_A_LONG >= 1) {
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	789b      	ldrb	r3, [r3, #2]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f000 837e 	beq.w	80043b6 <StateMachine_Run+0x13ae>
            ctx->state--;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A      = 0;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B      = 0;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	705a      	strb	r2, [r3, #1]
            buttons->BTN_A_LONG = 0;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	709a      	strb	r2, [r3, #2]
        }
    }
        break;
 8003cd8:	e36d      	b.n	80043b6 <StateMachine_Run+0x13ae>
    /* --------------------------------------------------------------------- */
    /*                         STATE_CHRONOMETER                             */
    /* --------------------------------------------------------------------- */
    case STATE_CHRONOMETER:
    {
        ssd1306_Fill(Black);
 8003cda:	2000      	movs	r0, #0
 8003cdc:	f7fe fd8e 	bl	80027fc <ssd1306_Fill>
        ssd1306_SetCursor(32, 32);
 8003ce0:	2120      	movs	r1, #32
 8003ce2:	2020      	movs	r0, #32
 8003ce4:	f7fe fecc 	bl	8002a80 <ssd1306_SetCursor>
        ssd1306_WriteString("chrono", Font_6x8, White);
 8003ce8:	4a24      	ldr	r2, [pc, #144]	@ (8003d7c <StateMachine_Run+0xd74>)
 8003cea:	2301      	movs	r3, #1
 8003cec:	ca06      	ldmia	r2, {r1, r2}
 8003cee:	482b      	ldr	r0, [pc, #172]	@ (8003d9c <StateMachine_Run+0xd94>)
 8003cf0:	f7fe fea0 	bl	8002a34 <ssd1306_WriteString>
        ssd1306_SetCursor(32, 40);
 8003cf4:	2128      	movs	r1, #40	@ 0x28
 8003cf6:	2020      	movs	r0, #32
 8003cf8:	f7fe fec2 	bl	8002a80 <ssd1306_SetCursor>

        switch (ctx->chronostate)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	795b      	ldrb	r3, [r3, #5]
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d04f      	beq.n	8003da4 <StateMachine_Run+0xd9c>
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	dc73      	bgt.n	8003df0 <StateMachine_Run+0xde8>
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d002      	beq.n	8003d12 <StateMachine_Run+0xd0a>
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d018      	beq.n	8003d42 <StateMachine_Run+0xd3a>
 8003d10:	e06e      	b.n	8003df0 <StateMachine_Run+0xde8>
        {
        case STATE_RESET:
            ctx->calctime    = 0;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	615a      	str	r2, [r3, #20]
            ctx->timehandler = 0;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	61da      	str	r2, [r3, #28]

            if (buttons->BTN_B >= 1) {
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	785b      	ldrb	r3, [r3, #1]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d068      	beq.n	8003df8 <StateMachine_Run+0xdf0>
                ctx->chronostate++;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	795b      	ldrb	r3, [r3, #5]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	715a      	strb	r2, [r3, #5]
                buttons->BTN_B  = 0;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	705a      	strb	r2, [r3, #1]
                ctx->starttime  = uwTick;
 8003d38:	4b19      	ldr	r3, [pc, #100]	@ (8003da0 <StateMachine_Run+0xd98>)
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	619a      	str	r2, [r3, #24]
            }
            break;
 8003d40:	e05a      	b.n	8003df8 <StateMachine_Run+0xdf0>

        case STATE_RUN:
            ctx->calctime = uwTick - ctx->starttime + ctx->timehandler;
 8003d42:	4b17      	ldr	r3, [pc, #92]	@ (8003da0 <StateMachine_Run+0xd98>)
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	1ad2      	subs	r2, r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	69db      	ldr	r3, [r3, #28]
 8003d50:	441a      	add	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	615a      	str	r2, [r3, #20]

            if (buttons->BTN_B >= 1) {
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	785b      	ldrb	r3, [r3, #1]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d04e      	beq.n	8003dfc <StateMachine_Run+0xdf4>
                ctx->chronostate++;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	795b      	ldrb	r3, [r3, #5]
 8003d62:	3301      	adds	r3, #1
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	715a      	strb	r2, [r3, #5]
                buttons->BTN_B = 0;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	705a      	strb	r2, [r3, #1]
            }
            break;
 8003d70:	e044      	b.n	8003dfc <StateMachine_Run+0xdf4>
 8003d72:	bf00      	nop
 8003d74:	080193d0 	.word	0x080193d0
 8003d78:	20000a58 	.word	0x20000a58
 8003d7c:	20000000 	.word	0x20000000
 8003d80:	080193dc 	.word	0x080193dc
 8003d84:	080193e4 	.word	0x080193e4
 8003d88:	080192c4 	.word	0x080192c4
 8003d8c:	080193f0 	.word	0x080193f0
 8003d90:	080193f8 	.word	0x080193f8
 8003d94:	20000008 	.word	0x20000008
 8003d98:	08019404 	.word	0x08019404
 8003d9c:	08019410 	.word	0x08019410
 8003da0:	200010cc 	.word	0x200010cc

        case STATE_PAUSE:
            ctx->timehandler = ctx->calctime;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	695a      	ldr	r2, [r3, #20]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	61da      	str	r2, [r3, #28]

            if (buttons->BTN_B >= 1) {
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	785b      	ldrb	r3, [r3, #1]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00c      	beq.n	8003dce <StateMachine_Run+0xdc6>
                ctx->chronostate--;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	795b      	ldrb	r3, [r3, #5]
 8003db8:	3b01      	subs	r3, #1
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	715a      	strb	r2, [r3, #5]
                buttons->BTN_B  = 0;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	705a      	strb	r2, [r3, #1]
                ctx->starttime  = uwTick;
 8003dc6:	4b9e      	ldr	r3, [pc, #632]	@ (8004040 <StateMachine_Run+0x1038>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	619a      	str	r2, [r3, #24]
            }
            if (buttons->BTN_B_LONG >= 1) {
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	78db      	ldrb	r3, [r3, #3]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d014      	beq.n	8003e00 <StateMachine_Run+0xdf8>
                ctx->chronostate -= 2;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	795b      	ldrb	r3, [r3, #5]
 8003dda:	3b02      	subs	r3, #2
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	715a      	strb	r2, [r3, #5]
                buttons->BTN_B_LONG = 0;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	70da      	strb	r2, [r3, #3]
                ctx->timehandler = 0;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	61da      	str	r2, [r3, #28]
            }
            break;
 8003dee:	e007      	b.n	8003e00 <StateMachine_Run+0xdf8>

        default:
            ctx->chronostate = STATE_RESET;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	715a      	strb	r2, [r3, #5]
            break;
 8003df6:	e004      	b.n	8003e02 <StateMachine_Run+0xdfa>
            break;
 8003df8:	bf00      	nop
 8003dfa:	e002      	b.n	8003e02 <StateMachine_Run+0xdfa>
            break;
 8003dfc:	bf00      	nop
 8003dfe:	e000      	b.n	8003e02 <StateMachine_Run+0xdfa>
            break;
 8003e00:	bf00      	nop
        }

        float min     = floorf((float)ctx->calctime / 60000.0f);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	ee07 3a90 	vmov	s15, r3
 8003e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e0e:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8004044 <StateMachine_Run+0x103c>
 8003e12:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003e16:	eeb0 0a47 	vmov.f32	s0, s14
 8003e1a:	f015 f9af 	bl	801917c <floorf>
 8003e1e:	ed87 0a08 	vstr	s0, [r7, #32]
        float seconde = (float)(ctx->calctime - (uint32_t)(min * 60000.0f)) / 1000.0f;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	edd7 7a08 	vldr	s15, [r7, #32]
 8003e2a:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8004044 <StateMachine_Run+0x103c>
 8003e2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e36:	ee17 2a90 	vmov	r2, s15
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	ee07 3a90 	vmov	s15, r3
 8003e40:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e44:	eddf 6a80 	vldr	s13, [pc, #512]	@ 8004048 <StateMachine_Run+0x1040>
 8003e48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e4c:	edc7 7a07 	vstr	s15, [r7, #28]

        snprintf((char *)bufferscreen, 15, "%0.0fmin", min);
 8003e50:	6a38      	ldr	r0, [r7, #32]
 8003e52:	f7fc fb79 	bl	8000548 <__aeabi_f2d>
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	e9cd 2300 	strd	r2, r3, [sp]
 8003e5e:	4a7b      	ldr	r2, [pc, #492]	@ (800404c <StateMachine_Run+0x1044>)
 8003e60:	210f      	movs	r1, #15
 8003e62:	487b      	ldr	r0, [pc, #492]	@ (8004050 <StateMachine_Run+0x1048>)
 8003e64:	f011 fcb6 	bl	80157d4 <sniprintf>
        ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003e68:	4a7a      	ldr	r2, [pc, #488]	@ (8004054 <StateMachine_Run+0x104c>)
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	ca06      	ldmia	r2, {r1, r2}
 8003e6e:	4878      	ldr	r0, [pc, #480]	@ (8004050 <StateMachine_Run+0x1048>)
 8003e70:	f7fe fde0 	bl	8002a34 <ssd1306_WriteString>

        ssd1306_SetCursor(32, 50);
 8003e74:	2132      	movs	r1, #50	@ 0x32
 8003e76:	2020      	movs	r0, #32
 8003e78:	f7fe fe02 	bl	8002a80 <ssd1306_SetCursor>
        snprintf((char *)bufferscreen, 15, "%0.3fs", seconde);
 8003e7c:	69f8      	ldr	r0, [r7, #28]
 8003e7e:	f7fc fb63 	bl	8000548 <__aeabi_f2d>
 8003e82:	4602      	mov	r2, r0
 8003e84:	460b      	mov	r3, r1
 8003e86:	e9cd 2300 	strd	r2, r3, [sp]
 8003e8a:	4a73      	ldr	r2, [pc, #460]	@ (8004058 <StateMachine_Run+0x1050>)
 8003e8c:	210f      	movs	r1, #15
 8003e8e:	4870      	ldr	r0, [pc, #448]	@ (8004050 <StateMachine_Run+0x1048>)
 8003e90:	f011 fca0 	bl	80157d4 <sniprintf>
        ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003e94:	4a6f      	ldr	r2, [pc, #444]	@ (8004054 <StateMachine_Run+0x104c>)
 8003e96:	2301      	movs	r3, #1
 8003e98:	ca06      	ldmia	r2, {r1, r2}
 8003e9a:	486d      	ldr	r0, [pc, #436]	@ (8004050 <StateMachine_Run+0x1048>)
 8003e9c:	f7fe fdca 	bl	8002a34 <ssd1306_WriteString>

        if (buttons->BTN_A >= 1) {
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00b      	beq.n	8003ec0 <StateMachine_Run+0xeb8>
            ctx->state++;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	3301      	adds	r3, #1
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A = 0;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B = 0;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	705a      	strb	r2, [r3, #1]
        }
        if (buttons->BTN_A_LONG >= 1) {
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	789b      	ldrb	r3, [r3, #2]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 8278 	beq.w	80043ba <StateMachine_Run+0x13b2>
            ctx->state--;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A      = 0;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B      = 0;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	705a      	strb	r2, [r3, #1]
            buttons->BTN_A_LONG = 0;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	709a      	strb	r2, [r3, #2]
        }
    }
        break;
 8003ee8:	e267      	b.n	80043ba <StateMachine_Run+0x13b2>
    /* --------------------------------------------------------------------- */
    /*                             STATE_ACCEL                               */
    /* --------------------------------------------------------------------- */
    case STATE_ACCEL:
    {
        ssd1306_Fill(Black);
 8003eea:	2000      	movs	r0, #0
 8003eec:	f7fe fc86 	bl	80027fc <ssd1306_Fill>
        ssd1306_SetCursor(32, 32);
 8003ef0:	2120      	movs	r1, #32
 8003ef2:	2020      	movs	r0, #32
 8003ef4:	f7fe fdc4 	bl	8002a80 <ssd1306_SetCursor>
        ssd1306_WriteString("0-100", Font_6x8, White);
 8003ef8:	4a58      	ldr	r2, [pc, #352]	@ (800405c <StateMachine_Run+0x1054>)
 8003efa:	2301      	movs	r3, #1
 8003efc:	ca06      	ldmia	r2, {r1, r2}
 8003efe:	4858      	ldr	r0, [pc, #352]	@ (8004060 <StateMachine_Run+0x1058>)
 8003f00:	f7fe fd98 	bl	8002a34 <ssd1306_WriteString>

        switch (ctx->accelstate)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	799b      	ldrb	r3, [r3, #6]
 8003f08:	2b04      	cmp	r3, #4
 8003f0a:	f200 8240 	bhi.w	800438e <StateMachine_Run+0x1386>
 8003f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f14 <StateMachine_Run+0xf0c>)
 8003f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f14:	08003f29 	.word	0x08003f29
 8003f18:	08003f9d 	.word	0x08003f9d
 8003f1c:	0800406d 	.word	0x0800406d
 8003f20:	08004135 	.word	0x08004135
 8003f24:	0800426d 	.word	0x0800426d
        {
        case WAITFORGPS:
            ssd1306_SetCursor(32, 40);
 8003f28:	2128      	movs	r1, #40	@ 0x28
 8003f2a:	2020      	movs	r0, #32
 8003f2c:	f7fe fda8 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("GPS fix", Font_7x10, White);
 8003f30:	4a48      	ldr	r2, [pc, #288]	@ (8004054 <StateMachine_Run+0x104c>)
 8003f32:	2301      	movs	r3, #1
 8003f34:	ca06      	ldmia	r2, {r1, r2}
 8003f36:	484b      	ldr	r0, [pc, #300]	@ (8004064 <StateMachine_Run+0x105c>)
 8003f38:	f7fe fd7c 	bl	8002a34 <ssd1306_WriteString>

            if (gps->fixType >= 2) {
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	f893 3295 	ldrb.w	r3, [r3, #661]	@ 0x295
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d905      	bls.n	8003f52 <StateMachine_Run+0xf4a>
                ctx->accelstate++;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	799b      	ldrb	r3, [r3, #6]
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	719a      	strb	r2, [r3, #6]
            }

            if (buttons->BTN_A >= 1) {
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00b      	beq.n	8003f72 <StateMachine_Run+0xf6a>
                ctx->state -= 4;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	3b04      	subs	r3, #4
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A = 0;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B = 0;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_A_LONG >= 1) {
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	789b      	ldrb	r3, [r3, #2]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f000 820d 	beq.w	8004396 <StateMachine_Run+0x138e>
                ctx->state--;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A      = 0;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B      = 0;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	705a      	strb	r2, [r3, #1]
                buttons->BTN_A_LONG = 0;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	709a      	strb	r2, [r3, #2]
            }
            break;
 8003f9a:	e1fc      	b.n	8004396 <StateMachine_Run+0x138e>

        case WAITFORPUSH:
            ctx->timecounter++;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8c1b      	ldrh	r3, [r3, #32]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	b29a      	uxth	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	841a      	strh	r2, [r3, #32]
            if (ctx->timecounter >= 10) {
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8c1b      	ldrh	r3, [r3, #32]
 8003fac:	2b09      	cmp	r3, #9
 8003fae:	d902      	bls.n	8003fb6 <StateMachine_Run+0xfae>
                ctx->timecounter = 0;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	841a      	strh	r2, [r3, #32]
            }

            if ((ctx->timecounter % 2) == 0) {
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8c1b      	ldrh	r3, [r3, #32]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d109      	bne.n	8003fd8 <StateMachine_Run+0xfd0>
                ssd1306_SetCursor(32, 40);
 8003fc4:	2128      	movs	r1, #40	@ 0x28
 8003fc6:	2020      	movs	r0, #32
 8003fc8:	f7fe fd5a 	bl	8002a80 <ssd1306_SetCursor>
                ssd1306_WriteString("Push B", Font_7x10, White);
 8003fcc:	4a21      	ldr	r2, [pc, #132]	@ (8004054 <StateMachine_Run+0x104c>)
 8003fce:	2301      	movs	r3, #1
 8003fd0:	ca06      	ldmia	r2, {r1, r2}
 8003fd2:	4825      	ldr	r0, [pc, #148]	@ (8004068 <StateMachine_Run+0x1060>)
 8003fd4:	f7fe fd2e 	bl	8002a34 <ssd1306_WriteString>
            }

            if (buttons->BTN_B_LONG >= 1) {
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	78db      	ldrb	r3, [r3, #3]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d009      	beq.n	8003ff4 <StateMachine_Run+0xfec>
                ctx->accelstate++;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	799b      	ldrb	r3, [r3, #6]
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	719a      	strb	r2, [r3, #6]
                buttons->BTN_B_LONG = 0;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_A      = 0;
                    buttons->BTN_B      = 0;
                    buttons->BTN_A_LONG = 0;
                }
            }
            break;
 8003ff2:	e1d2      	b.n	800439a <StateMachine_Run+0x1392>
                if (buttons->BTN_A >= 1) {
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d00b      	beq.n	8004014 <StateMachine_Run+0x100c>
                    ctx->state -= 4;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	3b04      	subs	r3, #4
 8004002:	b2da      	uxtb	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	701a      	strb	r2, [r3, #0]
                    buttons->BTN_A = 0;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	701a      	strb	r2, [r3, #0]
                    buttons->BTN_B = 0;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	705a      	strb	r2, [r3, #1]
                if (buttons->BTN_A_LONG >= 1) {
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	789b      	ldrb	r3, [r3, #2]
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 81be 	beq.w	800439a <StateMachine_Run+0x1392>
                    ctx->state--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	3b01      	subs	r3, #1
 8004024:	b2da      	uxtb	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	701a      	strb	r2, [r3, #0]
                    buttons->BTN_A      = 0;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	701a      	strb	r2, [r3, #0]
                    buttons->BTN_B      = 0;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A_LONG = 0;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	709a      	strb	r2, [r3, #2]
            break;
 800403c:	e1ad      	b.n	800439a <StateMachine_Run+0x1392>
 800403e:	bf00      	nop
 8004040:	200010cc 	.word	0x200010cc
 8004044:	476a6000 	.word	0x476a6000
 8004048:	447a0000 	.word	0x447a0000
 800404c:	08019418 	.word	0x08019418
 8004050:	20000a58 	.word	0x20000a58
 8004054:	20000008 	.word	0x20000008
 8004058:	08019424 	.word	0x08019424
 800405c:	20000000 	.word	0x20000000
 8004060:	0801942c 	.word	0x0801942c
 8004064:	08019434 	.word	0x08019434
 8004068:	0801943c 	.word	0x0801943c

        case WAITFORSTOP:
            if (gps->fgSpeed <= 1.0f) {
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	edd3 7ab7 	vldr	s15, [r3, #732]	@ 0x2dc
 8004072:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004076:	eef4 7ac7 	vcmpe.f32	s15, s14
 800407a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800407e:	d847      	bhi.n	8004110 <StateMachine_Run+0x1108>
                ssd1306_SetCursor(56, 40);
 8004080:	2128      	movs	r1, #40	@ 0x28
 8004082:	2038      	movs	r0, #56	@ 0x38
 8004084:	f7fe fcfc 	bl	8002a80 <ssd1306_SetCursor>
                snprintf((char *)bufferscreen, 15, "%d", 3 - ctx->counterforstart);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800408e:	f1c3 0303 	rsb	r3, r3, #3
 8004092:	4a6a      	ldr	r2, [pc, #424]	@ (800423c <StateMachine_Run+0x1234>)
 8004094:	210f      	movs	r1, #15
 8004096:	486a      	ldr	r0, [pc, #424]	@ (8004240 <StateMachine_Run+0x1238>)
 8004098:	f011 fb9c 	bl	80157d4 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 800409c:	4a69      	ldr	r2, [pc, #420]	@ (8004244 <StateMachine_Run+0x123c>)
 800409e:	2301      	movs	r3, #1
 80040a0:	ca06      	ldmia	r2, {r1, r2}
 80040a2:	4867      	ldr	r0, [pc, #412]	@ (8004240 <StateMachine_Run+0x1238>)
 80040a4:	f7fe fcc6 	bl	8002a34 <ssd1306_WriteString>

                ctx->indexcounterforstart++;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80040ac:	3301      	adds	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	849a      	strh	r2, [r3, #36]	@ 0x24
                if ((ctx->indexcounterforstart % 10) == 0) {
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80040b8:	4b63      	ldr	r3, [pc, #396]	@ (8004248 <StateMachine_Run+0x1240>)
 80040ba:	fba3 1302 	umull	r1, r3, r3, r2
 80040be:	08d9      	lsrs	r1, r3, #3
 80040c0:	460b      	mov	r3, r1
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	440b      	add	r3, r1
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d107      	bne.n	80040e0 <StateMachine_Run+0x10d8>
                    ctx->counterforstart++;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80040d6:	3301      	adds	r3, #1
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                }

                if (ctx->counterforstart == 3) {
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	f040 8159 	bne.w	800439e <StateMachine_Run+0x1396>
                    ctx->accelstate++;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	799b      	ldrb	r3, [r3, #6]
 80040f0:	3301      	adds	r3, #1
 80040f2:	b2da      	uxtb	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	719a      	strb	r2, [r3, #6]
                    ctx->counterforstart      = 0;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                    ctx->indexcounterforstart = 0;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2200      	movs	r2, #0
 8004104:	849a      	strh	r2, [r3, #36]	@ 0x24
                    ctx->accel_start_time=uwTick;
 8004106:	4b51      	ldr	r3, [pc, #324]	@ (800424c <StateMachine_Run+0x1244>)
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	629a      	str	r2, [r3, #40]	@ 0x28
                ssd1306_SetCursor(32, 40);
                ssd1306_WriteString("Please stop", Font_6x8, White);
                ctx->counterforstart      = 0;
                ctx->indexcounterforstart = 0;
            }
            break;
 800410e:	e146      	b.n	800439e <StateMachine_Run+0x1396>
                ssd1306_SetCursor(32, 40);
 8004110:	2128      	movs	r1, #40	@ 0x28
 8004112:	2020      	movs	r0, #32
 8004114:	f7fe fcb4 	bl	8002a80 <ssd1306_SetCursor>
                ssd1306_WriteString("Please stop", Font_6x8, White);
 8004118:	4a4d      	ldr	r2, [pc, #308]	@ (8004250 <StateMachine_Run+0x1248>)
 800411a:	2301      	movs	r3, #1
 800411c:	ca06      	ldmia	r2, {r1, r2}
 800411e:	484d      	ldr	r0, [pc, #308]	@ (8004254 <StateMachine_Run+0x124c>)
 8004120:	f7fe fc88 	bl	8002a34 <ssd1306_WriteString>
                ctx->counterforstart      = 0;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                ctx->indexcounterforstart = 0;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	849a      	strh	r2, [r3, #36]	@ 0x24
            break;
 8004132:	e134      	b.n	800439e <StateMachine_Run+0x1396>

        case INRUN:
        {
            float speed_kmh = gps->fgSpeed * 3.6f;
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	edd3 7ab7 	vldr	s15, [r3, #732]	@ 0x2dc
 800413a:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8004258 <StateMachine_Run+0x1250>
 800413e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004142:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

            if ((speed_kmh >= 50.0f) && (ctx->flag_50kmh == 0)) {
 8004146:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800414a:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800425c <StateMachine_Run+0x1254>
 800414e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004156:	db18      	blt.n	800418a <StateMachine_Run+0x1182>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800415e:	2b00      	cmp	r3, #0
 8004160:	d113      	bne.n	800418a <StateMachine_Run+0x1182>
                ctx->time50kmh  = (float)(uwTick-ctx->accel_start_time)/1000.0f;
 8004162:	4b3a      	ldr	r3, [pc, #232]	@ (800424c <StateMachine_Run+0x1244>)
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	ee07 3a90 	vmov	s15, r3
 8004170:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004174:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8004260 <StateMachine_Run+0x1258>
 8004178:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
                ctx->flag_50kmh = 1;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            }

            if ((speed_kmh >= 100.0f) && (ctx->flag_100kmh == 0)) {
 800418a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800418e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8004264 <StateMachine_Run+0x125c>
 8004192:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800419a:	db1e      	blt.n	80041da <StateMachine_Run+0x11d2>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d119      	bne.n	80041da <StateMachine_Run+0x11d2>
                ctx->time100kmh  = (float)(uwTick-ctx->accel_start_time)/1000.0f;
 80041a6:	4b29      	ldr	r3, [pc, #164]	@ (800424c <StateMachine_Run+0x1244>)
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	ee07 3a90 	vmov	s15, r3
 80041b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041b8:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8004260 <StateMachine_Run+0x1258>
 80041bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
                ctx->flag_100kmh = 1;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2201      	movs	r2, #1
 80041ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                ctx->accelstate++;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	799b      	ldrb	r3, [r3, #6]
 80041d2:	3301      	adds	r3, #1
 80041d4:	b2da      	uxtb	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	719a      	strb	r2, [r3, #6]
            }

            ssd1306_SetCursor(32, 40);
 80041da:	2128      	movs	r1, #40	@ 0x28
 80041dc:	2020      	movs	r0, #32
 80041de:	f7fe fc4f 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1f", speed_kmh);
 80041e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80041e4:	f7fc f9b0 	bl	8000548 <__aeabi_f2d>
 80041e8:	4602      	mov	r2, r0
 80041ea:	460b      	mov	r3, r1
 80041ec:	e9cd 2300 	strd	r2, r3, [sp]
 80041f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004268 <StateMachine_Run+0x1260>)
 80041f2:	210f      	movs	r1, #15
 80041f4:	4812      	ldr	r0, [pc, #72]	@ (8004240 <StateMachine_Run+0x1238>)
 80041f6:	f011 faed 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 80041fa:	4a12      	ldr	r2, [pc, #72]	@ (8004244 <StateMachine_Run+0x123c>)
 80041fc:	2301      	movs	r3, #1
 80041fe:	ca06      	ldmia	r2, {r1, r2}
 8004200:	480f      	ldr	r0, [pc, #60]	@ (8004240 <StateMachine_Run+0x1238>)
 8004202:	f7fe fc17 	bl	8002a34 <ssd1306_WriteString>

            if ((buttons->BTN_B_LONG >= 1) || ((ctx->flag_100kmh == 1)&&(ctx->flag_50kmh == 1))) {
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	78db      	ldrb	r3, [r3, #3]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10b      	bne.n	8004226 <StateMachine_Run+0x121e>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004214:	2b01      	cmp	r3, #1
 8004216:	f040 80c4 	bne.w	80043a2 <StateMachine_Run+0x139a>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004220:	2b01      	cmp	r3, #1
 8004222:	f040 80be 	bne.w	80043a2 <StateMachine_Run+0x139a>
                ctx->accelstate++;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	799b      	ldrb	r3, [r3, #6]
 800422a:	3301      	adds	r3, #1
 800422c:	b2da      	uxtb	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	719a      	strb	r2, [r3, #6]
                buttons->BTN_B_LONG = 0;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	70da      	strb	r2, [r3, #3]
            }
        }
            break;
 8004238:	e0b3      	b.n	80043a2 <StateMachine_Run+0x139a>
 800423a:	bf00      	nop
 800423c:	08019444 	.word	0x08019444
 8004240:	20000a58 	.word	0x20000a58
 8004244:	20000010 	.word	0x20000010
 8004248:	cccccccd 	.word	0xcccccccd
 800424c:	200010cc 	.word	0x200010cc
 8004250:	20000000 	.word	0x20000000
 8004254:	08019448 	.word	0x08019448
 8004258:	40666666 	.word	0x40666666
 800425c:	42480000 	.word	0x42480000
 8004260:	447a0000 	.word	0x447a0000
 8004264:	42c80000 	.word	0x42c80000
 8004268:	080192c4 	.word	0x080192c4

        case RESULT:
            ssd1306_Fill(Black);
 800426c:	2000      	movs	r0, #0
 800426e:	f7fe fac5 	bl	80027fc <ssd1306_Fill>

            ssd1306_SetCursor(32, 32);
 8004272:	2120      	movs	r1, #32
 8004274:	2020      	movs	r0, #32
 8004276:	f7fe fc03 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("0-50kmh", Font_6x8, White);
 800427a:	4a52      	ldr	r2, [pc, #328]	@ (80043c4 <StateMachine_Run+0x13bc>)
 800427c:	2301      	movs	r3, #1
 800427e:	ca06      	ldmia	r2, {r1, r2}
 8004280:	4851      	ldr	r0, [pc, #324]	@ (80043c8 <StateMachine_Run+0x13c0>)
 8004282:	f7fe fbd7 	bl	8002a34 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 40);
 8004286:	2128      	movs	r1, #40	@ 0x28
 8004288:	2020      	movs	r0, #32
 800428a:	f7fe fbf9 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1fs", ctx->time50kmh);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004292:	4618      	mov	r0, r3
 8004294:	f7fc f958 	bl	8000548 <__aeabi_f2d>
 8004298:	4602      	mov	r2, r0
 800429a:	460b      	mov	r3, r1
 800429c:	e9cd 2300 	strd	r2, r3, [sp]
 80042a0:	4a4a      	ldr	r2, [pc, #296]	@ (80043cc <StateMachine_Run+0x13c4>)
 80042a2:	210f      	movs	r1, #15
 80042a4:	484a      	ldr	r0, [pc, #296]	@ (80043d0 <StateMachine_Run+0x13c8>)
 80042a6:	f011 fa95 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80042aa:	4a46      	ldr	r2, [pc, #280]	@ (80043c4 <StateMachine_Run+0x13bc>)
 80042ac:	2301      	movs	r3, #1
 80042ae:	ca06      	ldmia	r2, {r1, r2}
 80042b0:	4847      	ldr	r0, [pc, #284]	@ (80043d0 <StateMachine_Run+0x13c8>)
 80042b2:	f7fe fbbf 	bl	8002a34 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 48);
 80042b6:	2130      	movs	r1, #48	@ 0x30
 80042b8:	2020      	movs	r0, #32
 80042ba:	f7fe fbe1 	bl	8002a80 <ssd1306_SetCursor>
            ssd1306_WriteString("0-100kmh", Font_6x8, White);
 80042be:	4a41      	ldr	r2, [pc, #260]	@ (80043c4 <StateMachine_Run+0x13bc>)
 80042c0:	2301      	movs	r3, #1
 80042c2:	ca06      	ldmia	r2, {r1, r2}
 80042c4:	4843      	ldr	r0, [pc, #268]	@ (80043d4 <StateMachine_Run+0x13cc>)
 80042c6:	f7fe fbb5 	bl	8002a34 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 56);
 80042ca:	2138      	movs	r1, #56	@ 0x38
 80042cc:	2020      	movs	r0, #32
 80042ce:	f7fe fbd7 	bl	8002a80 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1fs", ctx->time100kmh);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fc f936 	bl	8000548 <__aeabi_f2d>
 80042dc:	4602      	mov	r2, r0
 80042de:	460b      	mov	r3, r1
 80042e0:	e9cd 2300 	strd	r2, r3, [sp]
 80042e4:	4a39      	ldr	r2, [pc, #228]	@ (80043cc <StateMachine_Run+0x13c4>)
 80042e6:	210f      	movs	r1, #15
 80042e8:	4839      	ldr	r0, [pc, #228]	@ (80043d0 <StateMachine_Run+0x13c8>)
 80042ea:	f011 fa73 	bl	80157d4 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80042ee:	4a35      	ldr	r2, [pc, #212]	@ (80043c4 <StateMachine_Run+0x13bc>)
 80042f0:	2301      	movs	r3, #1
 80042f2:	ca06      	ldmia	r2, {r1, r2}
 80042f4:	4836      	ldr	r0, [pc, #216]	@ (80043d0 <StateMachine_Run+0x13c8>)
 80042f6:	f7fe fb9d 	bl	8002a34 <ssd1306_WriteString>

            if ((buttons->BTN_A >= 1) ||(buttons->BTN_B >= 1) ||(buttons->BTN_A_LONG >= 1)) {
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d107      	bne.n	8004312 <StateMachine_Run+0x130a>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	785b      	ldrb	r3, [r3, #1]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d103      	bne.n	8004312 <StateMachine_Run+0x130a>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	789b      	ldrb	r3, [r3, #2]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d012      	beq.n	8004338 <StateMachine_Run+0x1330>

                ctx->time50kmh   = 0.0f;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f04f 0200 	mov.w	r2, #0
 8004318:	62da      	str	r2, [r3, #44]	@ 0x2c
                ctx->time100kmh  = 0.0f;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	631a      	str	r2, [r3, #48]	@ 0x30
                ctx->flag_50kmh  = 0;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                ctx->flag_100kmh = 0;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                ctx->accelstate  = WAITFORGPS;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	719a      	strb	r2, [r3, #6]
            }

            if (buttons->BTN_A >= 1) {
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00b      	beq.n	8004358 <StateMachine_Run+0x1350>
                ctx->state -= 4;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	3b04      	subs	r3, #4
 8004346:	b2da      	uxtb	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A = 0;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B = 0;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_A_LONG >= 1) {
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	789b      	ldrb	r3, [r3, #2]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00e      	beq.n	800437e <StateMachine_Run+0x1376>
                ctx->state--;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	3b01      	subs	r3, #1
 8004366:	b2da      	uxtb	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A      = 0;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B      = 0;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	705a      	strb	r2, [r3, #1]
                buttons->BTN_A_LONG = 0;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	709a      	strb	r2, [r3, #2]
            }
            if (buttons->BTN_B >= 1) {
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	785b      	ldrb	r3, [r3, #1]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00f      	beq.n	80043a6 <StateMachine_Run+0x139e>
                buttons->BTN_B = 0;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	705a      	strb	r2, [r3, #1]
            }
            break;
 800438c:	e00b      	b.n	80043a6 <StateMachine_Run+0x139e>

        default:
            ctx->accelstate = WAITFORGPS;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	719a      	strb	r2, [r3, #6]
            break;
 8004394:	e008      	b.n	80043a8 <StateMachine_Run+0x13a0>
            break;
 8004396:	bf00      	nop
 8004398:	e010      	b.n	80043bc <StateMachine_Run+0x13b4>
            break;
 800439a:	bf00      	nop
 800439c:	e00e      	b.n	80043bc <StateMachine_Run+0x13b4>
            break;
 800439e:	bf00      	nop
 80043a0:	e00c      	b.n	80043bc <StateMachine_Run+0x13b4>
            break;
 80043a2:	bf00      	nop
 80043a4:	e00a      	b.n	80043bc <StateMachine_Run+0x13b4>
            break;
 80043a6:	bf00      	nop
        }
    }
        break;
 80043a8:	e008      	b.n	80043bc <StateMachine_Run+0x13b4>

    default:
        ctx->state = STATE_SPEED;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	701a      	strb	r2, [r3, #0]
        break;
 80043b0:	e004      	b.n	80043bc <StateMachine_Run+0x13b4>
        break;
 80043b2:	bf00      	nop
 80043b4:	e002      	b.n	80043bc <StateMachine_Run+0x13b4>
        break;
 80043b6:	bf00      	nop
 80043b8:	e000      	b.n	80043bc <StateMachine_Run+0x13b4>
        break;
 80043ba:	bf00      	nop
    }
}
 80043bc:	bf00      	nop
 80043be:	3730      	adds	r7, #48	@ 0x30
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bdb0      	pop	{r4, r5, r7, pc}
 80043c4:	20000000 	.word	0x20000000
 80043c8:	08019454 	.word	0x08019454
 80043cc:	0801945c 	.word	0x0801945c
 80043d0:	20000a58 	.word	0x20000a58
 80043d4:	08019464 	.word	0x08019464

080043d8 <set_time>:

void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b088      	sub	sp, #32
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	71fb      	strb	r3, [r7, #7]
 80043e2:	460b      	mov	r3, r1
 80043e4:	71bb      	strb	r3, [r7, #6]
 80043e6:	4613      	mov	r3, r2
 80043e8:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime = {0};
 80043ea:	f107 030c 	add.w	r3, r7, #12
 80043ee:	2200      	movs	r2, #0
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	605a      	str	r2, [r3, #4]
 80043f4:	609a      	str	r2, [r3, #8]
 80043f6:	60da      	str	r2, [r3, #12]
 80043f8:	611a      	str	r2, [r3, #16]
	sTime.Hours = hr;
 80043fa:	79fb      	ldrb	r3, [r7, #7]
 80043fc:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = min;
 80043fe:	79bb      	ldrb	r3, [r7, #6]
 8004400:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = sec;
 8004402:	797b      	ldrb	r3, [r7, #5]
 8004404:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004406:	2300      	movs	r3, #0
 8004408:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800440a:	2300      	movs	r3, #0
 800440c:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800440e:	f107 030c 	add.w	r3, r7, #12
 8004412:	2200      	movs	r2, #0
 8004414:	4619      	mov	r1, r3
 8004416:	4806      	ldr	r0, [pc, #24]	@ (8004430 <set_time+0x58>)
 8004418:	f006 fc04 	bl	800ac24 <HAL_RTC_SetTime>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <set_time+0x4e>
	{
		Error_Handler();
 8004422:	f7fd fef1 	bl	8002208 <Error_Handler>
	}
}
 8004426:	bf00      	nop
 8004428:	3720      	adds	r7, #32
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000a8c 	.word	0x20000a8c

08004434 <get_time_date>:
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);  // backup register
}


void get_time_date(AppStateMachineContext * context)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b088      	sub	sp, #32
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800443c:	f107 0308 	add.w	r3, r7, #8
 8004440:	2200      	movs	r2, #0
 8004442:	4619      	mov	r1, r3
 8004444:	4811      	ldr	r0, [pc, #68]	@ (800448c <get_time_date+0x58>)
 8004446:	f006 fc8a 	bl	800ad5e <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800444a:	f107 031c 	add.w	r3, r7, #28
 800444e:	2200      	movs	r2, #0
 8004450:	4619      	mov	r1, r3
 8004452:	480e      	ldr	r0, [pc, #56]	@ (800448c <get_time_date+0x58>)
 8004454:	f006 fcdf 	bl	800ae16 <HAL_RTC_GetDate>

  context->SEC=gTime.Seconds;
 8004458:	7aba      	ldrb	r2, [r7, #10]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	735a      	strb	r2, [r3, #13]
  context->HR=gTime.Hours;
 800445e:	7a3a      	ldrb	r2, [r7, #8]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	73da      	strb	r2, [r3, #15]
  context->MINUTE=gTime.Minutes;
 8004464:	7a7a      	ldrb	r2, [r7, #9]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	739a      	strb	r2, [r3, #14]
  context->JOURS=gDate.Date;
 800446a:	7fba      	ldrb	r2, [r7, #30]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	741a      	strb	r2, [r3, #16]
  context->MOIS=gDate.Month;
 8004470:	7f7a      	ldrb	r2, [r7, #29]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	745a      	strb	r2, [r3, #17]
  context->ANNEE=gDate.Year+2000;
 8004476:	7ffb      	ldrb	r3, [r7, #31]
 8004478:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800447c:	b29a      	uxth	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	825a      	strh	r2, [r3, #18]
}
 8004482:	bf00      	nop
 8004484:	3720      	adds	r7, #32
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	20000a8c 	.word	0x20000a8c

08004490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004496:	4b11      	ldr	r3, [pc, #68]	@ (80044dc <HAL_MspInit+0x4c>)
 8004498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800449a:	4a10      	ldr	r2, [pc, #64]	@ (80044dc <HAL_MspInit+0x4c>)
 800449c:	f043 0301 	orr.w	r3, r3, #1
 80044a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80044a2:	4b0e      	ldr	r3, [pc, #56]	@ (80044dc <HAL_MspInit+0x4c>)
 80044a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	607b      	str	r3, [r7, #4]
 80044ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044ae:	4b0b      	ldr	r3, [pc, #44]	@ (80044dc <HAL_MspInit+0x4c>)
 80044b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044b2:	4a0a      	ldr	r2, [pc, #40]	@ (80044dc <HAL_MspInit+0x4c>)
 80044b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80044ba:	4b08      	ldr	r3, [pc, #32]	@ (80044dc <HAL_MspInit+0x4c>)
 80044bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044c2:	603b      	str	r3, [r7, #0]
 80044c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80044c6:	2200      	movs	r2, #0
 80044c8:	210f      	movs	r1, #15
 80044ca:	f06f 0001 	mvn.w	r0, #1
 80044ce:	f002 fa15 	bl	80068fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044d2:	bf00      	nop
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40021000 	.word	0x40021000

080044e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08c      	sub	sp, #48	@ 0x30
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80044e8:	2300      	movs	r3, #0
 80044ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80044ee:	4b2e      	ldr	r3, [pc, #184]	@ (80045a8 <HAL_InitTick+0xc8>)
 80044f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044f2:	4a2d      	ldr	r2, [pc, #180]	@ (80045a8 <HAL_InitTick+0xc8>)
 80044f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80044f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80044fa:	4b2b      	ldr	r3, [pc, #172]	@ (80045a8 <HAL_InitTick+0xc8>)
 80044fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004502:	60bb      	str	r3, [r7, #8]
 8004504:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004506:	f107 020c 	add.w	r2, r7, #12
 800450a:	f107 0310 	add.w	r3, r7, #16
 800450e:	4611      	mov	r1, r2
 8004510:	4618      	mov	r0, r3
 8004512:	f005 ff85 	bl	800a420 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004516:	f005 ff6d 	bl	800a3f4 <HAL_RCC_GetPCLK2Freq>
 800451a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800451c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451e:	4a23      	ldr	r2, [pc, #140]	@ (80045ac <HAL_InitTick+0xcc>)
 8004520:	fba2 2303 	umull	r2, r3, r2, r3
 8004524:	0c9b      	lsrs	r3, r3, #18
 8004526:	3b01      	subs	r3, #1
 8004528:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800452a:	4b21      	ldr	r3, [pc, #132]	@ (80045b0 <HAL_InitTick+0xd0>)
 800452c:	4a21      	ldr	r2, [pc, #132]	@ (80045b4 <HAL_InitTick+0xd4>)
 800452e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004530:	4b1f      	ldr	r3, [pc, #124]	@ (80045b0 <HAL_InitTick+0xd0>)
 8004532:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004536:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004538:	4a1d      	ldr	r2, [pc, #116]	@ (80045b0 <HAL_InitTick+0xd0>)
 800453a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800453e:	4b1c      	ldr	r3, [pc, #112]	@ (80045b0 <HAL_InitTick+0xd0>)
 8004540:	2200      	movs	r2, #0
 8004542:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004544:	4b1a      	ldr	r3, [pc, #104]	@ (80045b0 <HAL_InitTick+0xd0>)
 8004546:	2200      	movs	r2, #0
 8004548:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800454a:	4b19      	ldr	r3, [pc, #100]	@ (80045b0 <HAL_InitTick+0xd0>)
 800454c:	2200      	movs	r2, #0
 800454e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8004550:	4817      	ldr	r0, [pc, #92]	@ (80045b0 <HAL_InitTick+0xd0>)
 8004552:	f007 fca9 	bl	800bea8 <HAL_TIM_Base_Init>
 8004556:	4603      	mov	r3, r0
 8004558:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800455c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004560:	2b00      	cmp	r3, #0
 8004562:	d11b      	bne.n	800459c <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004564:	4812      	ldr	r0, [pc, #72]	@ (80045b0 <HAL_InitTick+0xd0>)
 8004566:	f007 fd01 	bl	800bf6c <HAL_TIM_Base_Start_IT>
 800456a:	4603      	mov	r3, r0
 800456c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8004570:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004574:	2b00      	cmp	r3, #0
 8004576:	d111      	bne.n	800459c <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004578:	2019      	movs	r0, #25
 800457a:	f002 f9db 	bl	8006934 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b0f      	cmp	r3, #15
 8004582:	d808      	bhi.n	8004596 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8004584:	2200      	movs	r2, #0
 8004586:	6879      	ldr	r1, [r7, #4]
 8004588:	2019      	movs	r0, #25
 800458a:	f002 f9b7 	bl	80068fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800458e:	4a0a      	ldr	r2, [pc, #40]	@ (80045b8 <HAL_InitTick+0xd8>)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6013      	str	r3, [r2, #0]
 8004594:	e002      	b.n	800459c <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800459c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3730      	adds	r7, #48	@ 0x30
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	40021000 	.word	0x40021000
 80045ac:	431bde83 	.word	0x431bde83
 80045b0:	20000fac 	.word	0x20000fac
 80045b4:	40012c00 	.word	0x40012c00
 80045b8:	2000001c 	.word	0x2000001c

080045bc <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM1 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 80045bc:	b480      	push	{r7}
 80045be:	af00      	add	r7, sp, #0
  /* Disable TIM1 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);
 80045c0:	4b06      	ldr	r3, [pc, #24]	@ (80045dc <HAL_SuspendTick+0x20>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68da      	ldr	r2, [r3, #12]
 80045c6:	4b05      	ldr	r3, [pc, #20]	@ (80045dc <HAL_SuspendTick+0x20>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0201 	bic.w	r2, r2, #1
 80045ce:	60da      	str	r2, [r3, #12]
}
 80045d0:	bf00      	nop
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	20000fac 	.word	0x20000fac

080045e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80045e0:	b480      	push	{r7}
 80045e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80045e4:	bf00      	nop
 80045e6:	e7fd      	b.n	80045e4 <NMI_Handler+0x4>

080045e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80045e8:	b480      	push	{r7}
 80045ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80045ec:	bf00      	nop
 80045ee:	e7fd      	b.n	80045ec <HardFault_Handler+0x4>

080045f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80045f4:	bf00      	nop
 80045f6:	e7fd      	b.n	80045f4 <MemManage_Handler+0x4>

080045f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80045f8:	b480      	push	{r7}
 80045fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80045fc:	bf00      	nop
 80045fe:	e7fd      	b.n	80045fc <BusFault_Handler+0x4>

08004600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004600:	b480      	push	{r7}
 8004602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004604:	bf00      	nop
 8004606:	e7fd      	b.n	8004604 <UsageFault_Handler+0x4>

08004608 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800460c:	bf00      	nop
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr

08004616 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PWR_BTN_Pin);
 800461a:	2001      	movs	r0, #1
 800461c:	f002 fd8e 	bl	800713c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004620:	bf00      	nop
 8004622:	bd80      	pop	{r7, pc}

08004624 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 8004628:	2008      	movs	r0, #8
 800462a:	f002 fd87 	bl	800713c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800462e:	bf00      	nop
 8004630:	bd80      	pop	{r7, pc}
	...

08004634 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004638:	4802      	ldr	r0, [pc, #8]	@ (8004644 <DMA1_Channel1_IRQHandler+0x10>)
 800463a:	f002 fadf 	bl	8006bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800463e:	bf00      	nop
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	20000390 	.word	0x20000390

08004648 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800464c:	4802      	ldr	r0, [pc, #8]	@ (8004658 <DMA1_Channel2_IRQHandler+0x10>)
 800464e:	f002 fad5 	bl	8006bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004652:	bf00      	nop
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	20000b14 	.word	0x20000b14

0800465c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004660:	4802      	ldr	r0, [pc, #8]	@ (800466c <DMA1_Channel3_IRQHandler+0x10>)
 8004662:	f002 facb 	bl	8006bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004666:	bf00      	nop
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	20000b5c 	.word	0x20000b5c

08004670 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004674:	4802      	ldr	r0, [pc, #8]	@ (8004680 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004676:	f007 fccd 	bl	800c014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800467a:	bf00      	nop
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20000fac 	.word	0x20000fac

08004684 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004688:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800468c:	f002 fd56 	bl	800713c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004690:	bf00      	nop
 8004692:	bd80      	pop	{r7, pc}

08004694 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004698:	4802      	ldr	r0, [pc, #8]	@ (80046a4 <USB_IRQHandler+0x10>)
 800469a:	f003 fb5c 	bl	8007d56 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 800469e:	bf00      	nop
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	20006718 	.word	0x20006718

080046a8 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart_rx);
 80046ac:	4802      	ldr	r0, [pc, #8]	@ (80046b8 <DMA2_Channel7_IRQHandler+0x10>)
 80046ae:	f002 faa5 	bl	8006bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 80046b2:	bf00      	nop
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	20001084 	.word	0x20001084

080046bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80046bc:	b480      	push	{r7}
 80046be:	af00      	add	r7, sp, #0
  return 1;
 80046c0:	2301      	movs	r3, #1
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <_kill>:

int _kill(int pid, int sig)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80046d6:	f011 f9c9 	bl	8015a6c <__errno>
 80046da:	4603      	mov	r3, r0
 80046dc:	2216      	movs	r2, #22
 80046de:	601a      	str	r2, [r3, #0]
  return -1;
 80046e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <_exit>:

void _exit (int status)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80046f4:	f04f 31ff 	mov.w	r1, #4294967295
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f7ff ffe7 	bl	80046cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80046fe:	bf00      	nop
 8004700:	e7fd      	b.n	80046fe <_exit+0x12>

08004702 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004702:	b580      	push	{r7, lr}
 8004704:	b086      	sub	sp, #24
 8004706:	af00      	add	r7, sp, #0
 8004708:	60f8      	str	r0, [r7, #12]
 800470a:	60b9      	str	r1, [r7, #8]
 800470c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
 8004712:	e00a      	b.n	800472a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004714:	f3af 8000 	nop.w
 8004718:	4601      	mov	r1, r0
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	1c5a      	adds	r2, r3, #1
 800471e:	60ba      	str	r2, [r7, #8]
 8004720:	b2ca      	uxtb	r2, r1
 8004722:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	3301      	adds	r3, #1
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	429a      	cmp	r2, r3
 8004730:	dbf0      	blt.n	8004714 <_read+0x12>
  }

  return len;
 8004732:	687b      	ldr	r3, [r7, #4]
}
 8004734:	4618      	mov	r0, r3
 8004736:	3718      	adds	r7, #24
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004748:	2300      	movs	r3, #0
 800474a:	617b      	str	r3, [r7, #20]
 800474c:	e009      	b.n	8004762 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	60ba      	str	r2, [r7, #8]
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	4618      	mov	r0, r3
 8004758:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	3301      	adds	r3, #1
 8004760:	617b      	str	r3, [r7, #20]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	429a      	cmp	r2, r3
 8004768:	dbf1      	blt.n	800474e <_write+0x12>
  }
  return len;
 800476a:	687b      	ldr	r3, [r7, #4]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3718      	adds	r7, #24
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <_close>:

int _close(int file)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800477c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004780:	4618      	mov	r0, r3
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800479c:	605a      	str	r2, [r3, #4]
  return 0;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <_isatty>:

int _isatty(int file)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80047b4:	2301      	movs	r3, #1
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr

080047c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047c2:	b480      	push	{r7}
 80047c4:	b085      	sub	sp, #20
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	60f8      	str	r0, [r7, #12]
 80047ca:	60b9      	str	r1, [r7, #8]
 80047cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047e4:	4a14      	ldr	r2, [pc, #80]	@ (8004838 <_sbrk+0x5c>)
 80047e6:	4b15      	ldr	r3, [pc, #84]	@ (800483c <_sbrk+0x60>)
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047f0:	4b13      	ldr	r3, [pc, #76]	@ (8004840 <_sbrk+0x64>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d102      	bne.n	80047fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80047f8:	4b11      	ldr	r3, [pc, #68]	@ (8004840 <_sbrk+0x64>)
 80047fa:	4a12      	ldr	r2, [pc, #72]	@ (8004844 <_sbrk+0x68>)
 80047fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80047fe:	4b10      	ldr	r3, [pc, #64]	@ (8004840 <_sbrk+0x64>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4413      	add	r3, r2
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	429a      	cmp	r2, r3
 800480a:	d207      	bcs.n	800481c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800480c:	f011 f92e 	bl	8015a6c <__errno>
 8004810:	4603      	mov	r3, r0
 8004812:	220c      	movs	r2, #12
 8004814:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004816:	f04f 33ff 	mov.w	r3, #4294967295
 800481a:	e009      	b.n	8004830 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800481c:	4b08      	ldr	r3, [pc, #32]	@ (8004840 <_sbrk+0x64>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004822:	4b07      	ldr	r3, [pc, #28]	@ (8004840 <_sbrk+0x64>)
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4413      	add	r3, r2
 800482a:	4a05      	ldr	r2, [pc, #20]	@ (8004840 <_sbrk+0x64>)
 800482c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800482e:	68fb      	ldr	r3, [r7, #12]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3718      	adds	r7, #24
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	2000c000 	.word	0x2000c000
 800483c:	00000400 	.word	0x00000400
 8004840:	20000ff8 	.word	0x20000ff8
 8004844:	20006dc0 	.word	0x20006dc0

08004848 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800484c:	4b06      	ldr	r3, [pc, #24]	@ (8004868 <SystemInit+0x20>)
 800484e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004852:	4a05      	ldr	r2, [pc, #20]	@ (8004868 <SystemInit+0x20>)
 8004854:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004858:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800485c:	bf00      	nop
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	e000ed00 	.word	0xe000ed00

0800486c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8004870:	4b12      	ldr	r3, [pc, #72]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 8004872:	4a13      	ldr	r2, [pc, #76]	@ (80048c0 <MX_LPUART1_UART_Init+0x54>)
 8004874:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8004876:	4b11      	ldr	r3, [pc, #68]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 8004878:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800487c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800487e:	4b0f      	ldr	r3, [pc, #60]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 8004880:	2200      	movs	r2, #0
 8004882:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004884:	4b0d      	ldr	r3, [pc, #52]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 8004886:	2200      	movs	r2, #0
 8004888:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800488a:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 800488c:	2200      	movs	r2, #0
 800488e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004890:	4b0a      	ldr	r3, [pc, #40]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 8004892:	220c      	movs	r2, #12
 8004894:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004896:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 8004898:	2200      	movs	r2, #0
 800489a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800489c:	4b07      	ldr	r3, [pc, #28]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 800489e:	2200      	movs	r2, #0
 80048a0:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048a2:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80048a8:	4804      	ldr	r0, [pc, #16]	@ (80048bc <MX_LPUART1_UART_Init+0x50>)
 80048aa:	f007 fd71 	bl	800c390 <HAL_UART_Init>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d001      	beq.n	80048b8 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80048b4:	f7fd fca8 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80048b8:	bf00      	nop
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	20000ffc 	.word	0x20000ffc
 80048c0:	40008000 	.word	0x40008000

080048c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b09e      	sub	sp, #120	@ 0x78
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048cc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80048d0:	2200      	movs	r2, #0
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	605a      	str	r2, [r3, #4]
 80048d6:	609a      	str	r2, [r3, #8]
 80048d8:	60da      	str	r2, [r3, #12]
 80048da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048dc:	f107 0310 	add.w	r3, r7, #16
 80048e0:	2254      	movs	r2, #84	@ 0x54
 80048e2:	2100      	movs	r1, #0
 80048e4:	4618      	mov	r0, r3
 80048e6:	f011 f810 	bl	801590a <memset>
  if(uartHandle->Instance==LPUART1)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a33      	ldr	r2, [pc, #204]	@ (80049bc <HAL_UART_MspInit+0xf8>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d15f      	bne.n	80049b4 <HAL_UART_MspInit+0xf0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80048f4:	2320      	movs	r3, #32
 80048f6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80048f8:	2300      	movs	r3, #0
 80048fa:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048fc:	f107 0310 	add.w	r3, r7, #16
 8004900:	4618      	mov	r0, r3
 8004902:	f005 fe1f 	bl	800a544 <HAL_RCCEx_PeriphCLKConfig>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800490c:	f7fd fc7c 	bl	8002208 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004910:	4b2b      	ldr	r3, [pc, #172]	@ (80049c0 <HAL_UART_MspInit+0xfc>)
 8004912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004914:	4a2a      	ldr	r2, [pc, #168]	@ (80049c0 <HAL_UART_MspInit+0xfc>)
 8004916:	f043 0301 	orr.w	r3, r3, #1
 800491a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800491c:	4b28      	ldr	r3, [pc, #160]	@ (80049c0 <HAL_UART_MspInit+0xfc>)
 800491e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004928:	4b25      	ldr	r3, [pc, #148]	@ (80049c0 <HAL_UART_MspInit+0xfc>)
 800492a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492c:	4a24      	ldr	r2, [pc, #144]	@ (80049c0 <HAL_UART_MspInit+0xfc>)
 800492e:	f043 0301 	orr.w	r3, r3, #1
 8004932:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004934:	4b22      	ldr	r3, [pc, #136]	@ (80049c0 <HAL_UART_MspInit+0xfc>)
 8004936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	60bb      	str	r3, [r7, #8]
 800493e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004940:	230c      	movs	r3, #12
 8004942:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004944:	2302      	movs	r3, #2
 8004946:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004948:	2300      	movs	r3, #0
 800494a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800494c:	2303      	movs	r3, #3
 800494e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004950:	2308      	movs	r3, #8
 8004952:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004954:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004958:	4619      	mov	r1, r3
 800495a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800495e:	f002 fa39 	bl	8006dd4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART_RX Init */
    hdma_lpuart_rx.Instance = DMA2_Channel7;
 8004962:	4b18      	ldr	r3, [pc, #96]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 8004964:	4a18      	ldr	r2, [pc, #96]	@ (80049c8 <HAL_UART_MspInit+0x104>)
 8004966:	601a      	str	r2, [r3, #0]
    hdma_lpuart_rx.Init.Request = DMA_REQUEST_4;
 8004968:	4b16      	ldr	r3, [pc, #88]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 800496a:	2204      	movs	r2, #4
 800496c:	605a      	str	r2, [r3, #4]
    hdma_lpuart_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800496e:	4b15      	ldr	r3, [pc, #84]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 8004970:	2200      	movs	r2, #0
 8004972:	609a      	str	r2, [r3, #8]
    hdma_lpuart_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004974:	4b13      	ldr	r3, [pc, #76]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 8004976:	2200      	movs	r2, #0
 8004978:	60da      	str	r2, [r3, #12]
    hdma_lpuart_rx.Init.MemInc = DMA_MINC_ENABLE;
 800497a:	4b12      	ldr	r3, [pc, #72]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 800497c:	2280      	movs	r2, #128	@ 0x80
 800497e:	611a      	str	r2, [r3, #16]
    hdma_lpuart_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004980:	4b10      	ldr	r3, [pc, #64]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 8004982:	2200      	movs	r2, #0
 8004984:	615a      	str	r2, [r3, #20]
    hdma_lpuart_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004986:	4b0f      	ldr	r3, [pc, #60]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 8004988:	2200      	movs	r2, #0
 800498a:	619a      	str	r2, [r3, #24]
    hdma_lpuart_rx.Init.Mode = DMA_CIRCULAR;
 800498c:	4b0d      	ldr	r3, [pc, #52]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 800498e:	2220      	movs	r2, #32
 8004990:	61da      	str	r2, [r3, #28]
    hdma_lpuart_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004992:	4b0c      	ldr	r3, [pc, #48]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 8004994:	2200      	movs	r2, #0
 8004996:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart_rx) != HAL_OK)
 8004998:	480a      	ldr	r0, [pc, #40]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 800499a:	f001 ffd9 	bl	8006950 <HAL_DMA_Init>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80049a4:	f7fd fc30 	bl	8002208 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart_rx);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a06      	ldr	r2, [pc, #24]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 80049ac:	675a      	str	r2, [r3, #116]	@ 0x74
 80049ae:	4a05      	ldr	r2, [pc, #20]	@ (80049c4 <HAL_UART_MspInit+0x100>)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80049b4:	bf00      	nop
 80049b6:	3778      	adds	r7, #120	@ 0x78
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40008000 	.word	0x40008000
 80049c0:	40021000 	.word	0x40021000
 80049c4:	20001084 	.word	0x20001084
 80049c8:	40020480 	.word	0x40020480

080049cc <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
#elif (SPIF_RTOS == SPIF_RTOS_CMSIS_V1) || (SPIF_RTOS == SPIF_RTOS_CMSIS_V2)
  uint32_t d = (configTICK_RATE_HZ * Delay) / 1000;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80049da:	fb02 f303 	mul.w	r3, r2, r3
 80049de:	4a08      	ldr	r2, [pc, #32]	@ (8004a00 <SPIF_Delay+0x34>)
 80049e0:	fba2 2303 	umull	r2, r3, r2, r3
 80049e4:	099b      	lsrs	r3, r3, #6
 80049e6:	60fb      	str	r3, [r7, #12]
  if (d == 0){
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <SPIF_Delay+0x26>
      d = 1;
 80049ee:	2301      	movs	r3, #1
 80049f0:	60fb      	str	r3, [r7, #12]
  }
  osDelay(d);
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f00d fef6 	bl	80127e4 <osDelay>
#endif


}
 80049f8:	bf00      	nop
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	10624dd3 	.word	0x10624dd3

08004a04 <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
//  while (Handle->Lock)
//  {
//    SPIF_Delay(1);
//  }
//  Handle->Lock = 1;
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  //Handle->Lock = 0;
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	460b      	mov	r3, r1
 8004a36:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6858      	ldr	r0, [r3, #4]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	78fa      	ldrb	r2, [r7, #3]
 8004a44:	4619      	mov	r1, r3
 8004a46:	f002 fb47 	bl	80070d8 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	e002      	b.n	8004a56 <SPIF_CsPin+0x2a>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	3301      	adds	r3, #1
 8004a54:	60fb      	str	r3, [r7, #12]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2b09      	cmp	r3, #9
 8004a5a:	ddf9      	ble.n	8004a50 <SPIF_CsPin+0x24>
}
 8004a5c:	bf00      	nop
 8004a5e:	bf00      	nop
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b088      	sub	sp, #32
 8004a6a:	af02      	add	r7, sp, #8
 8004a6c:	60f8      	str	r0, [r7, #12]
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	607a      	str	r2, [r7, #4]
 8004a72:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8004a74:	2300      	movs	r3, #0
 8004a76:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_TransmitReceive(Handle->HSpi, Tx, Rx, Size, Timeout) == HAL_OK)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6818      	ldr	r0, [r3, #0]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	6a3b      	ldr	r3, [r7, #32]
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	4613      	mov	r3, r2
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	f006 fe32 	bl	800b6f2 <HAL_SPI_TransmitReceive>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d102      	bne.n	8004a9a <SPIF_TransmitReceive+0x34>
  {
    retVal = true;
 8004a94:	2301      	movs	r3, #1
 8004a96:	75fb      	strb	r3, [r7, #23]
 8004a98:	e001      	b.n	8004a9e <SPIF_TransmitReceive+0x38>
  }
  else
  {
    retVal = false;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	75fb      	strb	r3, [r7, #23]
  }

  return retVal;
 8004a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3718      	adds	r7, #24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
 8004ab4:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Transmit(Handle->HSpi, Tx, Size, Timeout) == HAL_OK)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6818      	ldr	r0, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	68b9      	ldr	r1, [r7, #8]
 8004ac6:	f006 fb66 	bl	800b196 <HAL_SPI_Transmit>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d102      	bne.n	8004ad6 <SPIF_Transmit+0x2e>
  {
    retVal = true;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	75fb      	strb	r3, [r7, #23]
 8004ad4:	e001      	b.n	8004ada <SPIF_Transmit+0x32>
  }
  else
  {
	  retVal = false;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	75fb      	strb	r3, [r7, #23]
  }
  return retVal;
 8004ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
 8004af0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8004af2:	2300      	movs	r3, #0
 8004af4:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Receive(Handle->HSpi, Rx, Size, Timeout) == HAL_OK)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6818      	ldr	r0, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	68b9      	ldr	r1, [r7, #8]
 8004b02:	f006 fcbe 	bl	800b482 <HAL_SPI_Receive>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d102      	bne.n	8004b12 <SPIF_Receive+0x2e>
  {
    retVal = true;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	75fb      	strb	r3, [r7, #23]
 8004b10:	e001      	b.n	8004b16 <SPIF_Receive+0x32>
  }
  else
  {
	  retVal = false;
 8004b12:	2300      	movs	r3, #0
 8004b14:	75fb      	strb	r3, [r7, #23]
  }
  return retVal;
 8004b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3718      	adds	r7, #24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 8004b2c:	2306      	movs	r3, #6
 8004b2e:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8004b30:	2100      	movs	r1, #0
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f7ff ff7a 	bl	8004a2c <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8004b38:	f107 010c 	add.w	r1, r7, #12
 8004b3c:	2364      	movs	r3, #100	@ 0x64
 8004b3e:	2201      	movs	r2, #1
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f7ff ffb1 	bl	8004aa8 <SPIF_Transmit>
 8004b46:	4603      	mov	r3, r0
 8004b48:	f083 0301 	eor.w	r3, r3, #1
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 8004b52:	2300      	movs	r3, #0
 8004b54:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8004b56:	2101      	movs	r1, #1
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f7ff ff67 	bl	8004a2c <SPIF_CsPin>
  return retVal;
 8004b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3710      	adds	r7, #16
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8004b70:	2301      	movs	r3, #1
 8004b72:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 8004b74:	2304      	movs	r3, #4
 8004b76:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8004b78:	2100      	movs	r1, #0
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7ff ff56 	bl	8004a2c <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8004b80:	f107 010c 	add.w	r1, r7, #12
 8004b84:	2364      	movs	r3, #100	@ 0x64
 8004b86:	2201      	movs	r2, #1
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f7ff ff8d 	bl	8004aa8 <SPIF_Transmit>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f083 0301 	eor.w	r3, r3, #1
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f7ff ff43 	bl	8004a2c <SPIF_CsPin>
  return retVal;
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af02      	add	r7, sp, #8
 8004bb6:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 8004bbc:	f24a 5305 	movw	r3, #42245	@ 0xa505
 8004bc0:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 8004bc2:	2100      	movs	r1, #0
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f7ff ff31 	bl	8004a2c <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8004bca:	f107 0208 	add.w	r2, r7, #8
 8004bce:	f107 010c 	add.w	r1, r7, #12
 8004bd2:	2364      	movs	r3, #100	@ 0x64
 8004bd4:	9300      	str	r3, [sp, #0]
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f7ff ff44 	bl	8004a66 <SPIF_TransmitReceive>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 8004be4:	7a7b      	ldrb	r3, [r7, #9]
 8004be6:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8004be8:	2101      	movs	r1, #1
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7ff ff1e 	bl	8004a2c <SPIF_CsPin>
  return retVal;
 8004bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b084      	sub	sp, #16
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
 8004c02:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 8004c04:	2300      	movs	r3, #0
 8004c06:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 8004c08:	f000 fcf2 	bl	80055f0 <HAL_GetTick>
 8004c0c:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    //SPIF_Delay(1);
    if (HAL_GetTick() - startTime >= Timeout)
 8004c0e:	f000 fcef 	bl	80055f0 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d802      	bhi.n	8004c24 <SPIF_WaitForWriting+0x2a>
    {
    	retVal = false;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	73fb      	strb	r3, [r7, #15]
      break;
 8004c22:	e009      	b.n	8004c38 <SPIF_WaitForWriting+0x3e>
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7ff ffc3 	bl	8004bb0 <SPIF_ReadReg1>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	f003 0301 	and.w	r3, r3, #1
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1ec      	bne.n	8004c0e <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 8004c34:	2301      	movs	r3, #1
 8004c36:	73fb      	strb	r3, [r7, #15]
      break;
    }
  }
  return retVal;
 8004c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
	...

08004c44 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b088      	sub	sp, #32
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 8004c4c:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 8004c50:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 8004c52:	2300      	movs	r3, #0
 8004c54:	75fb      	strb	r3, [r7, #23]
  do
  {
    SPIF_CsPin(Handle, 0);
 8004c56:	2100      	movs	r1, #0
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f7ff fee7 	bl	8004a2c <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 8004c5e:	f107 020c 	add.w	r2, r7, #12
 8004c62:	f107 0110 	add.w	r1, r7, #16
 8004c66:	2364      	movs	r3, #100	@ 0x64
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	2304      	movs	r3, #4
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7ff fefa 	bl	8004a66 <SPIF_TransmitReceive>
 8004c72:	4603      	mov	r3, r0
 8004c74:	f083 0301 	eor.w	r3, r3, #1
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d004      	beq.n	8004c88 <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 8004c7e:	2101      	movs	r1, #1
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f7ff fed3 	bl	8004a2c <SPIF_CsPin>
      break;
 8004c86:	e16f      	b.n	8004f68 <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 8004c88:	2101      	movs	r1, #1
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f7ff fece 	bl	8004a2c <SPIF_CsPin>
    Handle->Manufactor = rx[1];
 8004c90:	7b7a      	ldrb	r2, [r7, #13]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 8004c96:	7bba      	ldrb	r2, [r7, #14]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 8004c9c:	7bfa      	ldrb	r2, [r7, #15]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	725a      	strb	r2, [r3, #9]

    switch (Handle->Manufactor)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	7a1b      	ldrb	r3, [r3, #8]
 8004ca6:	2bef      	cmp	r3, #239	@ 0xef
 8004ca8:	f000 80f0 	beq.w	8004e8c <SPIF_FindChip+0x248>
 8004cac:	2bef      	cmp	r3, #239	@ 0xef
 8004cae:	f300 80e9 	bgt.w	8004e84 <SPIF_FindChip+0x240>
 8004cb2:	2bc8      	cmp	r3, #200	@ 0xc8
 8004cb4:	f300 80e6 	bgt.w	8004e84 <SPIF_FindChip+0x240>
 8004cb8:	2b85      	cmp	r3, #133	@ 0x85
 8004cba:	da0c      	bge.n	8004cd6 <SPIF_FindChip+0x92>
 8004cbc:	2b62      	cmp	r3, #98	@ 0x62
 8004cbe:	f000 80e7 	beq.w	8004e90 <SPIF_FindChip+0x24c>
 8004cc2:	2b62      	cmp	r3, #98	@ 0x62
 8004cc4:	f300 80de 	bgt.w	8004e84 <SPIF_FindChip+0x240>
 8004cc8:	2b20      	cmp	r3, #32
 8004cca:	f300 80d9 	bgt.w	8004e80 <SPIF_FindChip+0x23c>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f300 8090 	bgt.w	8004df4 <SPIF_FindChip+0x1b0>
 8004cd4:	e0d6      	b.n	8004e84 <SPIF_FindChip+0x240>
 8004cd6:	3b85      	subs	r3, #133	@ 0x85
 8004cd8:	2b43      	cmp	r3, #67	@ 0x43
 8004cda:	f200 80d3 	bhi.w	8004e84 <SPIF_FindChip+0x240>
 8004cde:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce4 <SPIF_FindChip+0xa0>)
 8004ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce4:	08004e95 	.word	0x08004e95
 8004ce8:	08004e85 	.word	0x08004e85
 8004cec:	08004e85 	.word	0x08004e85
 8004cf0:	08004e85 	.word	0x08004e85
 8004cf4:	08004e95 	.word	0x08004e95
 8004cf8:	08004e85 	.word	0x08004e85
 8004cfc:	08004e85 	.word	0x08004e85
 8004d00:	08004e95 	.word	0x08004e95
 8004d04:	08004e85 	.word	0x08004e85
 8004d08:	08004e85 	.word	0x08004e85
 8004d0c:	08004e85 	.word	0x08004e85
 8004d10:	08004e85 	.word	0x08004e85
 8004d14:	08004e85 	.word	0x08004e85
 8004d18:	08004e85 	.word	0x08004e85
 8004d1c:	08004e85 	.word	0x08004e85
 8004d20:	08004e85 	.word	0x08004e85
 8004d24:	08004e85 	.word	0x08004e85
 8004d28:	08004e85 	.word	0x08004e85
 8004d2c:	08004e85 	.word	0x08004e85
 8004d30:	08004e85 	.word	0x08004e85
 8004d34:	08004e85 	.word	0x08004e85
 8004d38:	08004e85 	.word	0x08004e85
 8004d3c:	08004e85 	.word	0x08004e85
 8004d40:	08004e85 	.word	0x08004e85
 8004d44:	08004e95 	.word	0x08004e95
 8004d48:	08004e85 	.word	0x08004e85
 8004d4c:	08004e85 	.word	0x08004e85
 8004d50:	08004e85 	.word	0x08004e85
 8004d54:	08004e95 	.word	0x08004e95
 8004d58:	08004e85 	.word	0x08004e85
 8004d5c:	08004e85 	.word	0x08004e85
 8004d60:	08004e85 	.word	0x08004e85
 8004d64:	08004e85 	.word	0x08004e85
 8004d68:	08004e85 	.word	0x08004e85
 8004d6c:	08004e85 	.word	0x08004e85
 8004d70:	08004e85 	.word	0x08004e85
 8004d74:	08004e85 	.word	0x08004e85
 8004d78:	08004e85 	.word	0x08004e85
 8004d7c:	08004e85 	.word	0x08004e85
 8004d80:	08004e85 	.word	0x08004e85
 8004d84:	08004e95 	.word	0x08004e95
 8004d88:	08004e85 	.word	0x08004e85
 8004d8c:	08004e85 	.word	0x08004e85
 8004d90:	08004e85 	.word	0x08004e85
 8004d94:	08004e85 	.word	0x08004e85
 8004d98:	08004e85 	.word	0x08004e85
 8004d9c:	08004e85 	.word	0x08004e85
 8004da0:	08004e85 	.word	0x08004e85
 8004da4:	08004e85 	.word	0x08004e85
 8004da8:	08004e85 	.word	0x08004e85
 8004dac:	08004e85 	.word	0x08004e85
 8004db0:	08004e85 	.word	0x08004e85
 8004db4:	08004e85 	.word	0x08004e85
 8004db8:	08004e85 	.word	0x08004e85
 8004dbc:	08004e85 	.word	0x08004e85
 8004dc0:	08004e85 	.word	0x08004e85
 8004dc4:	08004e85 	.word	0x08004e85
 8004dc8:	08004e85 	.word	0x08004e85
 8004dcc:	08004e95 	.word	0x08004e95
 8004dd0:	08004e85 	.word	0x08004e85
 8004dd4:	08004e85 	.word	0x08004e85
 8004dd8:	08004e95 	.word	0x08004e95
 8004ddc:	08004e85 	.word	0x08004e85
 8004de0:	08004e85 	.word	0x08004e85
 8004de4:	08004e85 	.word	0x08004e85
 8004de8:	08004e85 	.word	0x08004e85
 8004dec:	08004e85 	.word	0x08004e85
 8004df0:	08004e95 	.word	0x08004e95
 8004df4:	3b01      	subs	r3, #1
 8004df6:	2b1f      	cmp	r3, #31
 8004df8:	d844      	bhi.n	8004e84 <SPIF_FindChip+0x240>
 8004dfa:	a201      	add	r2, pc, #4	@ (adr r2, 8004e00 <SPIF_FindChip+0x1bc>)
 8004dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e00:	08004e99 	.word	0x08004e99
 8004e04:	08004e85 	.word	0x08004e85
 8004e08:	08004e85 	.word	0x08004e85
 8004e0c:	08004e99 	.word	0x08004e99
 8004e10:	08004e85 	.word	0x08004e85
 8004e14:	08004e85 	.word	0x08004e85
 8004e18:	08004e85 	.word	0x08004e85
 8004e1c:	08004e85 	.word	0x08004e85
 8004e20:	08004e85 	.word	0x08004e85
 8004e24:	08004e85 	.word	0x08004e85
 8004e28:	08004e85 	.word	0x08004e85
 8004e2c:	08004e85 	.word	0x08004e85
 8004e30:	08004e85 	.word	0x08004e85
 8004e34:	08004e85 	.word	0x08004e85
 8004e38:	08004e85 	.word	0x08004e85
 8004e3c:	08004e85 	.word	0x08004e85
 8004e40:	08004e85 	.word	0x08004e85
 8004e44:	08004e85 	.word	0x08004e85
 8004e48:	08004e85 	.word	0x08004e85
 8004e4c:	08004e85 	.word	0x08004e85
 8004e50:	08004e85 	.word	0x08004e85
 8004e54:	08004e85 	.word	0x08004e85
 8004e58:	08004e85 	.word	0x08004e85
 8004e5c:	08004e85 	.word	0x08004e85
 8004e60:	08004e85 	.word	0x08004e85
 8004e64:	08004e85 	.word	0x08004e85
 8004e68:	08004e85 	.word	0x08004e85
 8004e6c:	08004e99 	.word	0x08004e99
 8004e70:	08004e85 	.word	0x08004e85
 8004e74:	08004e85 	.word	0x08004e85
 8004e78:	08004e85 	.word	0x08004e85
 8004e7c:	08004e99 	.word	0x08004e99
 8004e80:	2b37      	cmp	r3, #55	@ 0x37
 8004e82:	d00b      	beq.n	8004e9c <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 8004e8a:	e008      	b.n	8004e9e <SPIF_FindChip+0x25a>
      break;
 8004e8c:	bf00      	nop
 8004e8e:	e006      	b.n	8004e9e <SPIF_FindChip+0x25a>
      break;
 8004e90:	bf00      	nop
 8004e92:	e004      	b.n	8004e9e <SPIF_FindChip+0x25a>
      break;
 8004e94:	bf00      	nop
 8004e96:	e002      	b.n	8004e9e <SPIF_FindChip+0x25a>
      break;
 8004e98:	bf00      	nop
 8004e9a:	e000      	b.n	8004e9e <SPIF_FindChip+0x25a>
      break;
 8004e9c:	bf00      	nop
    }
    switch (Handle->Size)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	7a5b      	ldrb	r3, [r3, #9]
 8004ea2:	3b11      	subs	r3, #17
 8004ea4:	2b0f      	cmp	r3, #15
 8004ea6:	d84e      	bhi.n	8004f46 <SPIF_FindChip+0x302>
 8004ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb0 <SPIF_FindChip+0x26c>)
 8004eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eae:	bf00      	nop
 8004eb0:	08004ef1 	.word	0x08004ef1
 8004eb4:	08004ef9 	.word	0x08004ef9
 8004eb8:	08004f01 	.word	0x08004f01
 8004ebc:	08004f09 	.word	0x08004f09
 8004ec0:	08004f11 	.word	0x08004f11
 8004ec4:	08004f19 	.word	0x08004f19
 8004ec8:	08004f21 	.word	0x08004f21
 8004ecc:	08004f29 	.word	0x08004f29
 8004ed0:	08004f33 	.word	0x08004f33
 8004ed4:	08004f47 	.word	0x08004f47
 8004ed8:	08004f47 	.word	0x08004f47
 8004edc:	08004f47 	.word	0x08004f47
 8004ee0:	08004f47 	.word	0x08004f47
 8004ee4:	08004f47 	.word	0x08004f47
 8004ee8:	08004f47 	.word	0x08004f47
 8004eec:	08004f3d 	.word	0x08004f3d
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 8004ef6:	e02a      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2204      	movs	r2, #4
 8004efc:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 8004efe:	e026      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2208      	movs	r2, #8
 8004f04:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 8004f06:	e022      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2210      	movs	r2, #16
 8004f0c:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 8004f0e:	e01e      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2220      	movs	r2, #32
 8004f14:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 8004f16:	e01a      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2240      	movs	r2, #64	@ 0x40
 8004f1c:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 8004f1e:	e016      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2280      	movs	r2, #128	@ 0x80
 8004f24:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 8004f26:	e012      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f2e:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 8004f30:	e00d      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f38:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 8004f3a:	e008      	b.n	8004f4e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f42:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 8004f44:	e003      	b.n	8004f4e <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 8004f4c:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	011a      	lsls	r2, r3, #4
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	031b      	lsls	r3, r3, #12
 8004f5e:	0a1a      	lsrs	r2, r3, #8
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	615a      	str	r2, [r3, #20]
    retVal = true;
 8004f64:	2301      	movs	r3, #1
 8004f66:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8004f68:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3718      	adds	r7, #24
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop

08004f74 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b08a      	sub	sp, #40	@ 0x28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
 8004f80:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8004f82:	2300      	movs	r3, #0
 8004f84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	623b      	str	r3, [r7, #32]
 8004f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8004f92:	61fb      	str	r3, [r7, #28]
  uint8_t tx[5];
  do
  {
    if (PageNumber >= Handle->PageCnt)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	f080 8084 	bcs.w	80050a8 <SPIF_WriteFn+0x134>
    {
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa2:	2bff      	cmp	r3, #255	@ 0xff
 8004fa4:	f200 8082 	bhi.w	80050ac <SPIF_WriteFn+0x138>
    {
      break;
    }
    if (Size > maximum)
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d901      	bls.n	8004fb4 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	021b      	lsls	r3, r3, #8
 8004fb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fba:	4413      	add	r3, r2
 8004fbc:	623b      	str	r3, [r7, #32]
    if (SPIF_WriteEnable(Handle) == false)
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f7ff fdae 	bl	8004b20 <SPIF_WriteEnable>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	f083 0301 	eor.w	r3, r3, #1
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d16f      	bne.n	80050b0 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f7ff fd2a 	bl	8004a2c <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	69db      	ldr	r3, [r3, #28]
 8004fdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fe0:	d322      	bcc.n	8005028 <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 8004fe2:	2312      	movs	r3, #18
 8004fe4:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 8004fe6:	6a3b      	ldr	r3, [r7, #32]
 8004fe8:	0e1b      	lsrs	r3, r3, #24
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	0c1b      	lsrs	r3, r3, #16
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 8004ff6:	6a3b      	ldr	r3, [r7, #32]
 8004ff8:	0a1b      	lsrs	r3, r3, #8
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 8004ffe:	6a3b      	ldr	r3, [r7, #32]
 8005000:	b2db      	uxtb	r3, r3
 8005002:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8005004:	f107 0114 	add.w	r1, r7, #20
 8005008:	2364      	movs	r3, #100	@ 0x64
 800500a:	2205      	movs	r2, #5
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f7ff fd4b 	bl	8004aa8 <SPIF_Transmit>
 8005012:	4603      	mov	r3, r0
 8005014:	f083 0301 	eor.w	r3, r3, #1
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d023      	beq.n	8005066 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 800501e:	2101      	movs	r1, #1
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f7ff fd03 	bl	8004a2c <SPIF_CsPin>
        break;
 8005026:	e044      	b.n	80050b2 <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 8005028:	2302      	movs	r3, #2
 800502a:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 800502c:	6a3b      	ldr	r3, [r7, #32]
 800502e:	0c1b      	lsrs	r3, r3, #16
 8005030:	b2db      	uxtb	r3, r3
 8005032:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	0a1b      	lsrs	r3, r3, #8
 8005038:	b2db      	uxtb	r3, r3
 800503a:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 800503c:	6a3b      	ldr	r3, [r7, #32]
 800503e:	b2db      	uxtb	r3, r3
 8005040:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8005042:	f107 0114 	add.w	r1, r7, #20
 8005046:	2364      	movs	r3, #100	@ 0x64
 8005048:	2204      	movs	r2, #4
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f7ff fd2c 	bl	8004aa8 <SPIF_Transmit>
 8005050:	4603      	mov	r3, r0
 8005052:	f083 0301 	eor.w	r3, r3, #1
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b00      	cmp	r3, #0
 800505a:	d004      	beq.n	8005066 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 800505c:	2101      	movs	r1, #1
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f7ff fce4 	bl	8004a2c <SPIF_CsPin>
        break;
 8005064:	e025      	b.n	80050b2 <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 8005066:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	6879      	ldr	r1, [r7, #4]
 800506e:	68f8      	ldr	r0, [r7, #12]
 8005070:	f7ff fd1a 	bl	8004aa8 <SPIF_Transmit>
 8005074:	4603      	mov	r3, r0
 8005076:	f083 0301 	eor.w	r3, r3, #1
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d004      	beq.n	800508a <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 8005080:	2101      	movs	r1, #1
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f7ff fcd2 	bl	8004a2c <SPIF_CsPin>
      break;
 8005088:	e013      	b.n	80050b2 <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 800508a:	2101      	movs	r1, #1
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f7ff fccd 	bl	8004a2c <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8005092:	2164      	movs	r1, #100	@ 0x64
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f7ff fdb0 	bl	8004bfa <SPIF_WaitForWriting>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d008      	beq.n	80050b2 <SPIF_WriteFn+0x13e>
    {
      retVal = true;
 80050a0:	2301      	movs	r3, #1
 80050a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80050a6:	e004      	b.n	80050b2 <SPIF_WriteFn+0x13e>
      break;
 80050a8:	bf00      	nop
 80050aa:	e002      	b.n	80050b2 <SPIF_WriteFn+0x13e>
      break;
 80050ac:	bf00      	nop
 80050ae:	e000      	b.n	80050b2 <SPIF_WriteFn+0x13e>
      break;
 80050b0:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f7ff fd58 	bl	8004b68 <SPIF_WriteDisable>
  return retVal;
 80050b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3728      	adds	r7, #40	@ 0x28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
 80050d0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80050d2:	2300      	movs	r3, #0
 80050d4:	75fb      	strb	r3, [r7, #23]
  uint8_t tx[5];
  do
  {
    SPIF_CsPin(Handle, 0);
 80050d6:	2100      	movs	r1, #0
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f7ff fca7 	bl	8004a2c <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	69db      	ldr	r3, [r3, #28]
 80050e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050e6:	d322      	bcc.n	800512e <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 80050e8:	2313      	movs	r3, #19
 80050ea:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	0e1b      	lsrs	r3, r3, #24
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	0c1b      	lsrs	r3, r3, #16
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	0a1b      	lsrs	r3, r3, #8
 8005100:	b2db      	uxtb	r3, r3
 8005102:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	b2db      	uxtb	r3, r3
 8005108:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 800510a:	f107 0110 	add.w	r1, r7, #16
 800510e:	2364      	movs	r3, #100	@ 0x64
 8005110:	2205      	movs	r2, #5
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f7ff fcc8 	bl	8004aa8 <SPIF_Transmit>
 8005118:	4603      	mov	r3, r0
 800511a:	f083 0301 	eor.w	r3, r3, #1
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d023      	beq.n	800516c <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8005124:	2101      	movs	r1, #1
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f7ff fc80 	bl	8004a2c <SPIF_CsPin>
        break;
 800512c:	e036      	b.n	800519c <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 800512e:	2303      	movs	r3, #3
 8005130:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	0c1b      	lsrs	r3, r3, #16
 8005136:	b2db      	uxtb	r3, r3
 8005138:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	0a1b      	lsrs	r3, r3, #8
 800513e:	b2db      	uxtb	r3, r3
 8005140:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	b2db      	uxtb	r3, r3
 8005146:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8005148:	f107 0110 	add.w	r1, r7, #16
 800514c:	2364      	movs	r3, #100	@ 0x64
 800514e:	2204      	movs	r2, #4
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f7ff fca9 	bl	8004aa8 <SPIF_Transmit>
 8005156:	4603      	mov	r3, r0
 8005158:	f083 0301 	eor.w	r3, r3, #1
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d004      	beq.n	800516c <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8005162:	2101      	movs	r1, #1
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f7ff fc61 	bl	8004a2c <SPIF_CsPin>
        break;
 800516a:	e017      	b.n	800519c <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 800516c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005170:	683a      	ldr	r2, [r7, #0]
 8005172:	6879      	ldr	r1, [r7, #4]
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f7ff fcb5 	bl	8004ae4 <SPIF_Receive>
 800517a:	4603      	mov	r3, r0
 800517c:	f083 0301 	eor.w	r3, r3, #1
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d004      	beq.n	8005190 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 8005186:	2101      	movs	r1, #1
 8005188:	68f8      	ldr	r0, [r7, #12]
 800518a:	f7ff fc4f 	bl	8004a2c <SPIF_CsPin>
      break;
 800518e:	e005      	b.n	800519c <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8005190:	2101      	movs	r1, #1
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f7ff fc4a 	bl	8004a2c <SPIF_CsPin>
    retVal = true;
 8005198:	2301      	movs	r3, #1
 800519a:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 800519c:	7dfb      	ldrb	r3, [r7, #23]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3718      	adds	r7, #24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b086      	sub	sp, #24
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	60f8      	str	r0, [r7, #12]
 80051ae:	60b9      	str	r1, [r7, #8]
 80051b0:	607a      	str	r2, [r7, #4]
 80051b2:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 80051b4:	2300      	movs	r3, #0
 80051b6:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d03a      	beq.n	8005234 <SPIF_Init+0x8e>
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d037      	beq.n	8005234 <SPIF_Init+0x8e>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d034      	beq.n	8005234 <SPIF_Init+0x8e>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	7a9b      	ldrb	r3, [r3, #10]
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d030      	beq.n	8005234 <SPIF_Init+0x8e>
    {
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 80051d2:	2220      	movs	r2, #32
 80051d4:	2100      	movs	r1, #0
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f010 fb97 	bl	801590a <memset>
    Handle->HSpi = HSpi;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	68ba      	ldr	r2, [r7, #8]
 80051e0:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 80051e8:	887a      	ldrh	r2, [r7, #2]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 80051ee:	2101      	movs	r1, #1
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f7ff fc1b 	bl	8004a2c <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 80051f6:	e002      	b.n	80051fe <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 80051f8:	2001      	movs	r0, #1
 80051fa:	f7ff fbe7 	bl	80049cc <SPIF_Delay>
    while (HAL_GetTick() < 20)
 80051fe:	f000 f9f7 	bl	80055f0 <HAL_GetTick>
 8005202:	4603      	mov	r3, r0
 8005204:	2b13      	cmp	r3, #19
 8005206:	d9f7      	bls.n	80051f8 <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f7ff fcad 	bl	8004b68 <SPIF_WriteDisable>
 800520e:	4603      	mov	r3, r0
 8005210:	f083 0301 	eor.w	r3, r3, #1
 8005214:	b2db      	uxtb	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10b      	bne.n	8005232 <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f7ff fd12 	bl	8004c44 <SPIF_FindChip>
 8005220:	4603      	mov	r3, r0
 8005222:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 8005224:	7dfb      	ldrb	r3, [r7, #23]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d004      	beq.n	8005234 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2201      	movs	r2, #1
 800522e:	729a      	strb	r2, [r3, #10]
 8005230:	e000      	b.n	8005234 <SPIF_Init+0x8e>
      break;
 8005232:	bf00      	nop
    }

  } while (0);

  Handle->Lock=0;///modifieeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	731a      	strb	r2, [r3, #12]

  return retVal;
 800523a:	7dfb      	ldrb	r3, [r7, #23]
}
 800523c:	4618      	mov	r0, r3
 800523e:	3718      	adds	r7, #24
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7ff fbd8 	bl	8004a04 <SPIF_Lock>
  bool retVal = false;
 8005254:	2300      	movs	r3, #0
 8005256:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	031b      	lsls	r3, r3, #12
 800525c:	613b      	str	r3, [r7, #16]
  uint8_t tx[5];
  do
  {
    if (Sector >= Handle->SectorCnt)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	683a      	ldr	r2, [r7, #0]
 8005264:	429a      	cmp	r2, r3
 8005266:	d262      	bcs.n	800532e <SPIF_EraseSector+0xea>
    {
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f7ff fc59 	bl	8004b20 <SPIF_WriteEnable>
 800526e:	4603      	mov	r3, r0
 8005270:	f083 0301 	eor.w	r3, r3, #1
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b00      	cmp	r3, #0
 8005278:	d15b      	bne.n	8005332 <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 800527a:	2100      	movs	r1, #0
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f7ff fbd5 	bl	8004a2c <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	69db      	ldr	r3, [r3, #28]
 8005286:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800528a:	d322      	bcc.n	80052d2 <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 800528c:	2321      	movs	r3, #33	@ 0x21
 800528e:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	0e1b      	lsrs	r3, r3, #24
 8005294:	b2db      	uxtb	r3, r3
 8005296:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	0c1b      	lsrs	r3, r3, #16
 800529c:	b2db      	uxtb	r3, r3
 800529e:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	0a1b      	lsrs	r3, r3, #8
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 80052ae:	f107 0108 	add.w	r1, r7, #8
 80052b2:	2364      	movs	r3, #100	@ 0x64
 80052b4:	2205      	movs	r2, #5
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f7ff fbf6 	bl	8004aa8 <SPIF_Transmit>
 80052bc:	4603      	mov	r3, r0
 80052be:	f083 0301 	eor.w	r3, r3, #1
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d023      	beq.n	8005310 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 80052c8:	2101      	movs	r1, #1
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f7ff fbae 	bl	8004a2c <SPIF_CsPin>
        break;
 80052d0:	e030      	b.n	8005334 <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 80052d2:	2320      	movs	r3, #32
 80052d4:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	0c1b      	lsrs	r3, r3, #16
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	0a1b      	lsrs	r3, r3, #8
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80052ec:	f107 0108 	add.w	r1, r7, #8
 80052f0:	2364      	movs	r3, #100	@ 0x64
 80052f2:	2204      	movs	r2, #4
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f7ff fbd7 	bl	8004aa8 <SPIF_Transmit>
 80052fa:	4603      	mov	r3, r0
 80052fc:	f083 0301 	eor.w	r3, r3, #1
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d004      	beq.n	8005310 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8005306:	2101      	movs	r1, #1
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f7ff fb8f 	bl	8004a2c <SPIF_CsPin>
        break;
 800530e:	e011      	b.n	8005334 <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 8005310:	2101      	movs	r1, #1
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f7ff fb8a 	bl	8004a2c <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 8005318:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f7ff fc6c 	bl	8004bfa <SPIF_WaitForWriting>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d005      	beq.n	8005334 <SPIF_EraseSector+0xf0>
    {
      retVal = true;
 8005328:	2301      	movs	r3, #1
 800532a:	75fb      	strb	r3, [r7, #23]
 800532c:	e002      	b.n	8005334 <SPIF_EraseSector+0xf0>
      break;
 800532e:	bf00      	nop
 8005330:	e000      	b.n	8005334 <SPIF_EraseSector+0xf0>
      break;
 8005332:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7ff fc17 	bl	8004b68 <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7ff fb6c 	bl	8004a18 <SPIF_UnLock>
  return retVal;
 8005340:	7dfb      	ldrb	r3, [r7, #23]
}
 8005342:	4618      	mov	r0, r3
 8005344:	3718      	adds	r7, #24
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <SPIF_WriteSector>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WriteSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b08c      	sub	sp, #48	@ 0x30
 800534e:	af02      	add	r7, sp, #8
 8005350:	60f8      	str	r0, [r7, #12]
 8005352:	60b9      	str	r1, [r7, #8]
 8005354:	607a      	str	r2, [r7, #4]
 8005356:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f7ff fb53 	bl	8004a04 <SPIF_Lock>
  bool retVal = true;
 800535e:	2301      	movs	r3, #1
 8005360:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  do
  {
    if (Offset >= SPIF_SECTOR_SIZE)
 8005364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800536a:	d303      	bcc.n	8005374 <SPIF_WriteSector+0x2a>
    {
      retVal = false;
 800536c:	2300      	movs	r3, #0
 800536e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005372:	e04b      	b.n	800540c <SPIF_WriteSector+0xc2>
    }
    if (Size > (SPIF_SECTOR_SIZE - Offset))
 8005374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005376:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	429a      	cmp	r2, r3
 800537e:	d903      	bls.n	8005388 <SPIF_WriteSector+0x3e>
    {
      Size = SPIF_SECTOR_SIZE - Offset;
 8005380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005382:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8005386:	603b      	str	r3, [r7, #0]
    }
    uint32_t bytesWritten = 0;
 8005388:	2300      	movs	r3, #0
 800538a:	623b      	str	r3, [r7, #32]
    uint32_t pageNumber = SectorNumber * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE);
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	011b      	lsls	r3, r3, #4
 8005390:	61fb      	str	r3, [r7, #28]
    pageNumber += Offset / SPIF_PAGE_SIZE;
 8005392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005394:	0a1b      	lsrs	r3, r3, #8
 8005396:	69fa      	ldr	r2, [r7, #28]
 8005398:	4413      	add	r3, r2
 800539a:	61fb      	str	r3, [r7, #28]
    uint32_t remainingBytes = Size;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	61bb      	str	r3, [r7, #24]
    uint32_t pageOffset = Offset % SPIF_PAGE_SIZE;
 80053a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 80053a6:	e028      	b.n	80053fa <SPIF_WriteSector+0xb0>
    {
      uint32_t bytesToWrite = (remainingBytes > (SPIF_PAGE_SIZE - pageOffset)) ? (SPIF_PAGE_SIZE - pageOffset) : remainingBytes;
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80053ae:	69ba      	ldr	r2, [r7, #24]
 80053b0:	4293      	cmp	r3, r2
 80053b2:	bf28      	it	cs
 80053b4:	4613      	movcs	r3, r2
 80053b6:	613b      	str	r3, [r7, #16]
      if (SPIF_WriteFn(Handle, pageNumber, Data + bytesWritten, bytesToWrite, pageOffset) == false)
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	441a      	add	r2, r3
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	9300      	str	r3, [sp, #0]
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	69f9      	ldr	r1, [r7, #28]
 80053c6:	68f8      	ldr	r0, [r7, #12]
 80053c8:	f7ff fdd4 	bl	8004f74 <SPIF_WriteFn>
 80053cc:	4603      	mov	r3, r0
 80053ce:	f083 0301 	eor.w	r3, r3, #1
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d003      	beq.n	80053e0 <SPIF_WriteSector+0x96>
      {
        retVal = false;
 80053d8:	2300      	movs	r3, #0
 80053da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 80053de:	e015      	b.n	800540c <SPIF_WriteSector+0xc2>
      }
      bytesWritten += bytesToWrite;
 80053e0:	6a3a      	ldr	r2, [r7, #32]
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	4413      	add	r3, r2
 80053e6:	623b      	str	r3, [r7, #32]
      remainingBytes -= bytesToWrite;
 80053e8:	69ba      	ldr	r2, [r7, #24]
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	61bb      	str	r3, [r7, #24]
      pageNumber++;
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	3301      	adds	r3, #1
 80053f4:	61fb      	str	r3, [r7, #28]
      pageOffset = 0;
 80053f6:	2300      	movs	r3, #0
 80053f8:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d005      	beq.n	800540c <SPIF_WriteSector+0xc2>
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	3301      	adds	r3, #1
 8005404:	011b      	lsls	r3, r3, #4
 8005406:	69fa      	ldr	r2, [r7, #28]
 8005408:	429a      	cmp	r2, r3
 800540a:	d3cd      	bcc.n	80053a8 <SPIF_WriteSector+0x5e>
    }
  } while (0);
  SPIF_UnLock(Handle);
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f7ff fb03 	bl	8004a18 <SPIF_UnLock>
  return retVal;
 8005412:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005416:	4618      	mov	r0, r3
 8005418:	3728      	adds	r7, #40	@ 0x28
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}

0800541e <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 800541e:	b580      	push	{r7, lr}
 8005420:	b088      	sub	sp, #32
 8005422:	af00      	add	r7, sp, #0
 8005424:	60f8      	str	r0, [r7, #12]
 8005426:	60b9      	str	r1, [r7, #8]
 8005428:	607a      	str	r2, [r7, #4]
 800542a:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f7ff fae9 	bl	8004a04 <SPIF_Lock>
  bool retVal = false;
 8005432:	2300      	movs	r3, #0
 8005434:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	021b      	lsls	r3, r3, #8
 800543a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800543c:	4413      	add	r3, r2
 800543e:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 8005440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005442:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005446:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 8005448:	683a      	ldr	r2, [r7, #0]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	429a      	cmp	r2, r3
 800544e:	d901      	bls.n	8005454 <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	69b9      	ldr	r1, [r7, #24]
 800545a:	68f8      	ldr	r0, [r7, #12]
 800545c:	f7ff fe32 	bl	80050c4 <SPIF_ReadFn>
 8005460:	4603      	mov	r3, r0
 8005462:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8005464:	68f8      	ldr	r0, [r7, #12]
 8005466:	f7ff fad7 	bl	8004a18 <SPIF_UnLock>
  return retVal;
 800546a:	7ffb      	ldrb	r3, [r7, #31]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3720      	adds	r7, #32
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <SPIF_ReadSector>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b088      	sub	sp, #32
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
 8005480:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f7ff fabe 	bl	8004a04 <SPIF_Lock>
  bool retVal = false;
 8005488:	2300      	movs	r3, #0
 800548a:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_SectorToAddress(SectorNumber) + Offset;
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	031b      	lsls	r3, r3, #12
 8005490:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005492:	4413      	add	r3, r2
 8005494:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_SECTOR_SIZE - Offset;
 8005496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005498:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800549c:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d901      	bls.n	80054aa <SPIF_ReadSector+0x36>
  {
    Size = maximum;
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	69b9      	ldr	r1, [r7, #24]
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f7ff fe07 	bl	80050c4 <SPIF_ReadFn>
 80054b6:	4603      	mov	r3, r0
 80054b8:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f7ff faac 	bl	8004a18 <SPIF_UnLock>
  return retVal;
 80054c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3720      	adds	r7, #32
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
	...

080054cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80054cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005504 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80054d0:	f7ff f9ba 	bl	8004848 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80054d4:	480c      	ldr	r0, [pc, #48]	@ (8005508 <LoopForever+0x6>)
  ldr r1, =_edata
 80054d6:	490d      	ldr	r1, [pc, #52]	@ (800550c <LoopForever+0xa>)
  ldr r2, =_sidata
 80054d8:	4a0d      	ldr	r2, [pc, #52]	@ (8005510 <LoopForever+0xe>)
  movs r3, #0
 80054da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054dc:	e002      	b.n	80054e4 <LoopCopyDataInit>

080054de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054e2:	3304      	adds	r3, #4

080054e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054e8:	d3f9      	bcc.n	80054de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054ea:	4a0a      	ldr	r2, [pc, #40]	@ (8005514 <LoopForever+0x12>)
  ldr r4, =_ebss
 80054ec:	4c0a      	ldr	r4, [pc, #40]	@ (8005518 <LoopForever+0x16>)
  movs r3, #0
 80054ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054f0:	e001      	b.n	80054f6 <LoopFillZerobss>

080054f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80054f4:	3204      	adds	r2, #4

080054f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80054f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80054f8:	d3fb      	bcc.n	80054f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80054fa:	f010 fabd 	bl	8015a78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80054fe:	f7fc fd29 	bl	8001f54 <main>

08005502 <LoopForever>:

LoopForever:
    b LoopForever
 8005502:	e7fe      	b.n	8005502 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005504:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8005508:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800550c:	20000304 	.word	0x20000304
  ldr r2, =_sidata
 8005510:	0801b98c 	.word	0x0801b98c
  ldr r2, =_sbss
 8005514:	20000304 	.word	0x20000304
  ldr r4, =_ebss
 8005518:	20006dbc 	.word	0x20006dbc

0800551c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800551c:	e7fe      	b.n	800551c <ADC1_IRQHandler>

0800551e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	b082      	sub	sp, #8
 8005522:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005528:	2003      	movs	r0, #3
 800552a:	f001 f9dc 	bl	80068e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800552e:	200f      	movs	r0, #15
 8005530:	f7fe ffd6 	bl	80044e0 <HAL_InitTick>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	71fb      	strb	r3, [r7, #7]
 800553e:	e001      	b.n	8005544 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005540:	f7fe ffa6 	bl	8004490 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005544:	79fb      	ldrb	r3, [r7, #7]
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
	...

08005550 <HAL_DeInit>:
  * @brief De-initialize common part of the HAL and stop the source of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8005554:	4b17      	ldr	r3, [pc, #92]	@ (80055b4 <HAL_DeInit+0x64>)
 8005556:	f04f 32ff 	mov.w	r2, #4294967295
 800555a:	639a      	str	r2, [r3, #56]	@ 0x38
 800555c:	4b15      	ldr	r3, [pc, #84]	@ (80055b4 <HAL_DeInit+0x64>)
 800555e:	f04f 32ff 	mov.w	r2, #4294967295
 8005562:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_RCC_APB1_RELEASE_RESET();
 8005564:	4b13      	ldr	r3, [pc, #76]	@ (80055b4 <HAL_DeInit+0x64>)
 8005566:	2200      	movs	r2, #0
 8005568:	639a      	str	r2, [r3, #56]	@ 0x38
 800556a:	4b12      	ldr	r3, [pc, #72]	@ (80055b4 <HAL_DeInit+0x64>)
 800556c:	2200      	movs	r2, #0
 800556e:	63da      	str	r2, [r3, #60]	@ 0x3c

  __HAL_RCC_APB2_FORCE_RESET();
 8005570:	4b10      	ldr	r3, [pc, #64]	@ (80055b4 <HAL_DeInit+0x64>)
 8005572:	f04f 32ff 	mov.w	r2, #4294967295
 8005576:	641a      	str	r2, [r3, #64]	@ 0x40
  __HAL_RCC_APB2_RELEASE_RESET();
 8005578:	4b0e      	ldr	r3, [pc, #56]	@ (80055b4 <HAL_DeInit+0x64>)
 800557a:	2200      	movs	r2, #0
 800557c:	641a      	str	r2, [r3, #64]	@ 0x40

  __HAL_RCC_AHB1_FORCE_RESET();
 800557e:	4b0d      	ldr	r3, [pc, #52]	@ (80055b4 <HAL_DeInit+0x64>)
 8005580:	f04f 32ff 	mov.w	r2, #4294967295
 8005584:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_RCC_AHB1_RELEASE_RESET();
 8005586:	4b0b      	ldr	r3, [pc, #44]	@ (80055b4 <HAL_DeInit+0x64>)
 8005588:	2200      	movs	r2, #0
 800558a:	629a      	str	r2, [r3, #40]	@ 0x28

  __HAL_RCC_AHB2_FORCE_RESET();
 800558c:	4b09      	ldr	r3, [pc, #36]	@ (80055b4 <HAL_DeInit+0x64>)
 800558e:	f04f 32ff 	mov.w	r2, #4294967295
 8005592:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_AHB2_RELEASE_RESET();
 8005594:	4b07      	ldr	r3, [pc, #28]	@ (80055b4 <HAL_DeInit+0x64>)
 8005596:	2200      	movs	r2, #0
 8005598:	62da      	str	r2, [r3, #44]	@ 0x2c

  __HAL_RCC_AHB3_FORCE_RESET();
 800559a:	4b06      	ldr	r3, [pc, #24]	@ (80055b4 <HAL_DeInit+0x64>)
 800559c:	f04f 32ff 	mov.w	r2, #4294967295
 80055a0:	631a      	str	r2, [r3, #48]	@ 0x30
  __HAL_RCC_AHB3_RELEASE_RESET();
 80055a2:	4b04      	ldr	r3, [pc, #16]	@ (80055b4 <HAL_DeInit+0x64>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80055a8:	f000 f806 	bl	80055b8 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	40021000 	.word	0x40021000

080055b8 <HAL_MspDeInit>:
/**
  * @brief  DeInitialize the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80055b8:	b480      	push	{r7}
 80055ba:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80055bc:	bf00      	nop
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
	...

080055c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055c8:	b480      	push	{r7}
 80055ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80055cc:	4b06      	ldr	r3, [pc, #24]	@ (80055e8 <HAL_IncTick+0x20>)
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	461a      	mov	r2, r3
 80055d2:	4b06      	ldr	r3, [pc, #24]	@ (80055ec <HAL_IncTick+0x24>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4413      	add	r3, r2
 80055d8:	4a04      	ldr	r2, [pc, #16]	@ (80055ec <HAL_IncTick+0x24>)
 80055da:	6013      	str	r3, [r2, #0]
}
 80055dc:	bf00      	nop
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	20000020 	.word	0x20000020
 80055ec:	200010cc 	.word	0x200010cc

080055f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055f0:	b480      	push	{r7}
 80055f2:	af00      	add	r7, sp, #0
  return uwTick;
 80055f4:	4b03      	ldr	r3, [pc, #12]	@ (8005604 <HAL_GetTick+0x14>)
 80055f6:	681b      	ldr	r3, [r3, #0]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	200010cc 	.word	0x200010cc

08005608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005610:	f7ff ffee 	bl	80055f0 <HAL_GetTick>
 8005614:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005620:	d005      	beq.n	800562e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005622:	4b0a      	ldr	r3, [pc, #40]	@ (800564c <HAL_Delay+0x44>)
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	4413      	add	r3, r2
 800562c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800562e:	bf00      	nop
 8005630:	f7ff ffde 	bl	80055f0 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	429a      	cmp	r2, r3
 800563e:	d8f7      	bhi.n	8005630 <HAL_Delay+0x28>
  {
  }
}
 8005640:	bf00      	nop
 8005642:	bf00      	nop
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	20000020 	.word	0x20000020

08005650 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	431a      	orrs	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	609a      	str	r2, [r3, #8]
}
 800566a:	bf00      	nop
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005676:	b480      	push	{r7}
 8005678:	b083      	sub	sp, #12
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
 800567e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	609a      	str	r2, [r3, #8]
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
 80056c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	3360      	adds	r3, #96	@ 0x60
 80056ca:	461a      	mov	r2, r3
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	4b08      	ldr	r3, [pc, #32]	@ (80056fc <LL_ADC_SetOffset+0x44>)
 80056da:	4013      	ands	r3, r2
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80056e2:	683a      	ldr	r2, [r7, #0]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	4313      	orrs	r3, r2
 80056e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80056f0:	bf00      	nop
 80056f2:	371c      	adds	r7, #28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr
 80056fc:	03fff000 	.word	0x03fff000

08005700 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	3360      	adds	r3, #96	@ 0x60
 800570e:	461a      	mov	r2, r3
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4413      	add	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800572c:	b480      	push	{r7}
 800572e:	b087      	sub	sp, #28
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	3360      	adds	r3, #96	@ 0x60
 800573c:	461a      	mov	r2, r3
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4413      	add	r3, r2
 8005744:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	431a      	orrs	r2, r3
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005756:	bf00      	nop
 8005758:	371c      	adds	r7, #28
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr

08005762 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005762:	b480      	push	{r7}
 8005764:	b083      	sub	sp, #12
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005776:	2301      	movs	r3, #1
 8005778:	e000      	b.n	800577c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005788:	b480      	push	{r7}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	3330      	adds	r3, #48	@ 0x30
 8005798:	461a      	mov	r2, r3
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	0a1b      	lsrs	r3, r3, #8
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	f003 030c 	and.w	r3, r3, #12
 80057a4:	4413      	add	r3, r2
 80057a6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f003 031f 	and.w	r3, r3, #31
 80057b2:	211f      	movs	r1, #31
 80057b4:	fa01 f303 	lsl.w	r3, r1, r3
 80057b8:	43db      	mvns	r3, r3
 80057ba:	401a      	ands	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	0e9b      	lsrs	r3, r3, #26
 80057c0:	f003 011f 	and.w	r1, r3, #31
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	f003 031f 	and.w	r3, r3, #31
 80057ca:	fa01 f303 	lsl.w	r3, r1, r3
 80057ce:	431a      	orrs	r2, r3
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80057d4:	bf00      	nop
 80057d6:	371c      	adds	r7, #28
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b087      	sub	sp, #28
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	3314      	adds	r3, #20
 80057f0:	461a      	mov	r2, r3
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	0e5b      	lsrs	r3, r3, #25
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	f003 0304 	and.w	r3, r3, #4
 80057fc:	4413      	add	r3, r2
 80057fe:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	0d1b      	lsrs	r3, r3, #20
 8005808:	f003 031f 	and.w	r3, r3, #31
 800580c:	2107      	movs	r1, #7
 800580e:	fa01 f303 	lsl.w	r3, r1, r3
 8005812:	43db      	mvns	r3, r3
 8005814:	401a      	ands	r2, r3
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	0d1b      	lsrs	r3, r3, #20
 800581a:	f003 031f 	and.w	r3, r3, #31
 800581e:	6879      	ldr	r1, [r7, #4]
 8005820:	fa01 f303 	lsl.w	r3, r1, r3
 8005824:	431a      	orrs	r2, r3
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800582a:	bf00      	nop
 800582c:	371c      	adds	r7, #28
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
	...

08005838 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005850:	43db      	mvns	r3, r3
 8005852:	401a      	ands	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f003 0318 	and.w	r3, r3, #24
 800585a:	4908      	ldr	r1, [pc, #32]	@ (800587c <LL_ADC_SetChannelSingleDiff+0x44>)
 800585c:	40d9      	lsrs	r1, r3
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	400b      	ands	r3, r1
 8005862:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005866:	431a      	orrs	r2, r3
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800586e:	bf00      	nop
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	0007ffff 	.word	0x0007ffff

08005880 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005890:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	6093      	str	r3, [r2, #8]
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058b8:	d101      	bne.n	80058be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80058ba:	2301      	movs	r3, #1
 80058bc:	e000      	b.n	80058c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80058dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005904:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005908:	d101      	bne.n	800590e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800590a:	2301      	movs	r3, #1
 800590c:	e000      	b.n	8005910 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800592c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005930:	f043 0201 	orr.w	r2, r3, #1
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b01      	cmp	r3, #1
 8005956:	d101      	bne.n	800595c <LL_ADC_IsEnabled+0x18>
 8005958:	2301      	movs	r3, #1
 800595a:	e000      	b.n	800595e <LL_ADC_IsEnabled+0x1a>
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800596a:	b480      	push	{r7}
 800596c:	b083      	sub	sp, #12
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800597a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800597e:	f043 0204 	orr.w	r2, r3, #4
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005992:	b480      	push	{r7}
 8005994:	b083      	sub	sp, #12
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f003 0304 	and.w	r3, r3, #4
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	d101      	bne.n	80059aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f003 0308 	and.w	r3, r3, #8
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d101      	bne.n	80059d0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80059cc:	2301      	movs	r3, #1
 80059ce:	e000      	b.n	80059d2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	370c      	adds	r7, #12
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
	...

080059e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b088      	sub	sp, #32
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80059ec:	2300      	movs	r3, #0
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d101      	bne.n	80059fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e126      	b.n	8005c48 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d109      	bne.n	8005a1c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f7fb fe89 	bl	8001720 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff ff3f 	bl	80058a4 <LL_ADC_IsDeepPowerDownEnabled>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d004      	beq.n	8005a36 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff ff25 	bl	8005880 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7ff ff5a 	bl	80058f4 <LL_ADC_IsInternalRegulatorEnabled>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d115      	bne.n	8005a72 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff ff3e 	bl	80058cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a50:	4b7f      	ldr	r3, [pc, #508]	@ (8005c50 <HAL_ADC_Init+0x270>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	099b      	lsrs	r3, r3, #6
 8005a56:	4a7f      	ldr	r2, [pc, #508]	@ (8005c54 <HAL_ADC_Init+0x274>)
 8005a58:	fba2 2303 	umull	r2, r3, r2, r3
 8005a5c:	099b      	lsrs	r3, r3, #6
 8005a5e:	3301      	adds	r3, #1
 8005a60:	005b      	lsls	r3, r3, #1
 8005a62:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005a64:	e002      	b.n	8005a6c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f9      	bne.n	8005a66 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7ff ff3c 	bl	80058f4 <LL_ADC_IsInternalRegulatorEnabled>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10d      	bne.n	8005a9e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a86:	f043 0210 	orr.w	r2, r3, #16
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a92:	f043 0201 	orr.w	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7ff ff75 	bl	8005992 <LL_ADC_REG_IsConversionOngoing>
 8005aa8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aae:	f003 0310 	and.w	r3, r3, #16
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f040 80bf 	bne.w	8005c36 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f040 80bb 	bne.w	8005c36 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005ac8:	f043 0202 	orr.w	r2, r3, #2
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7ff ff35 	bl	8005944 <LL_ADC_IsEnabled>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10b      	bne.n	8005af8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ae0:	485d      	ldr	r0, [pc, #372]	@ (8005c58 <HAL_ADC_Init+0x278>)
 8005ae2:	f7ff ff2f 	bl	8005944 <LL_ADC_IsEnabled>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d105      	bne.n	8005af8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	4619      	mov	r1, r3
 8005af2:	485a      	ldr	r0, [pc, #360]	@ (8005c5c <HAL_ADC_Init+0x27c>)
 8005af4:	f7ff fdac 	bl	8005650 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	7e5b      	ldrb	r3, [r3, #25]
 8005afc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b02:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005b08:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005b0e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b16:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d106      	bne.n	8005b34 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	045b      	lsls	r3, r3, #17
 8005b2e:	69ba      	ldr	r2, [r7, #24]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d009      	beq.n	8005b50 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b40:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b48:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b4a:	69ba      	ldr	r2, [r7, #24]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68da      	ldr	r2, [r3, #12]
 8005b56:	4b42      	ldr	r3, [pc, #264]	@ (8005c60 <HAL_ADC_Init+0x280>)
 8005b58:	4013      	ands	r3, r2
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	6812      	ldr	r2, [r2, #0]
 8005b5e:	69b9      	ldr	r1, [r7, #24]
 8005b60:	430b      	orrs	r3, r1
 8005b62:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7ff ff25 	bl	80059b8 <LL_ADC_INJ_IsConversionOngoing>
 8005b6e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d13d      	bne.n	8005bf2 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d13a      	bne.n	8005bf2 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005b80:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005b88:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b98:	f023 0302 	bic.w	r3, r3, #2
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	6812      	ldr	r2, [r2, #0]
 8005ba0:	69b9      	ldr	r1, [r7, #24]
 8005ba2:	430b      	orrs	r3, r1
 8005ba4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d118      	bne.n	8005be2 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005bba:	f023 0304 	bic.w	r3, r3, #4
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005bc6:	4311      	orrs	r1, r2
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005bcc:	4311      	orrs	r1, r2
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	431a      	orrs	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f042 0201 	orr.w	r2, r2, #1
 8005bde:	611a      	str	r2, [r3, #16]
 8005be0:	e007      	b.n	8005bf2 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	691a      	ldr	r2, [r3, #16]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0201 	bic.w	r2, r2, #1
 8005bf0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d10c      	bne.n	8005c14 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c00:	f023 010f 	bic.w	r1, r3, #15
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	69db      	ldr	r3, [r3, #28]
 8005c08:	1e5a      	subs	r2, r3, #1
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	430a      	orrs	r2, r1
 8005c10:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c12:	e007      	b.n	8005c24 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 020f 	bic.w	r2, r2, #15
 8005c22:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c28:	f023 0303 	bic.w	r3, r3, #3
 8005c2c:	f043 0201 	orr.w	r2, r3, #1
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	655a      	str	r2, [r3, #84]	@ 0x54
 8005c34:	e007      	b.n	8005c46 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c3a:	f043 0210 	orr.w	r2, r3, #16
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c46:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3720      	adds	r7, #32
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	20000018 	.word	0x20000018
 8005c54:	053e2d63 	.word	0x053e2d63
 8005c58:	50040000 	.word	0x50040000
 8005c5c:	50040300 	.word	0x50040300
 8005c60:	fff0c007 	.word	0xfff0c007

08005c64 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7ff fe8c 	bl	8005992 <LL_ADC_REG_IsConversionOngoing>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d167      	bne.n	8005d50 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d101      	bne.n	8005c8e <HAL_ADC_Start_DMA+0x2a>
 8005c8a:	2302      	movs	r3, #2
 8005c8c:	e063      	b.n	8005d56 <HAL_ADC_Start_DMA+0xf2>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2201      	movs	r2, #1
 8005c92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 fc5e 	bl	8006558 <ADC_Enable>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005ca0:	7dfb      	ldrb	r3, [r7, #23]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d14f      	bne.n	8005d46 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005caa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005cae:	f023 0301 	bic.w	r3, r3, #1
 8005cb2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d006      	beq.n	8005cd4 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cca:	f023 0206 	bic.w	r2, r3, #6
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	659a      	str	r2, [r3, #88]	@ 0x58
 8005cd2:	e002      	b.n	8005cda <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cde:	4a20      	ldr	r2, [pc, #128]	@ (8005d60 <HAL_ADC_Start_DMA+0xfc>)
 8005ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8005d64 <HAL_ADC_Start_DMA+0x100>)
 8005ce8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cee:	4a1e      	ldr	r2, [pc, #120]	@ (8005d68 <HAL_ADC_Start_DMA+0x104>)
 8005cf0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	221c      	movs	r2, #28
 8005cf8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	685a      	ldr	r2, [r3, #4]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f042 0210 	orr.w	r2, r2, #16
 8005d10:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68da      	ldr	r2, [r3, #12]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f042 0201 	orr.w	r2, r2, #1
 8005d20:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3340      	adds	r3, #64	@ 0x40
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	68ba      	ldr	r2, [r7, #8]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f000 fec5 	bl	8006ac0 <HAL_DMA_Start_IT>
 8005d36:	4603      	mov	r3, r0
 8005d38:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7ff fe13 	bl	800596a <LL_ADC_REG_StartConversion>
 8005d44:	e006      	b.n	8005d54 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005d4e:	e001      	b.n	8005d54 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005d50:	2302      	movs	r3, #2
 8005d52:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d54:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3718      	adds	r7, #24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	08006665 	.word	0x08006665
 8005d64:	0800673d 	.word	0x0800673d
 8005d68:	08006759 	.word	0x08006759

08005d6c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b0b6      	sub	sp, #216	@ 0xd8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005da4:	2300      	movs	r3, #0
 8005da6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <HAL_ADC_ConfigChannel+0x22>
 8005db2:	2302      	movs	r3, #2
 8005db4:	e3bb      	b.n	800652e <HAL_ADC_ConfigChannel+0x79a>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff fde5 	bl	8005992 <LL_ADC_REG_IsConversionOngoing>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	f040 83a0 	bne.w	8006510 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2b05      	cmp	r3, #5
 8005dde:	d824      	bhi.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	3b02      	subs	r3, #2
 8005de6:	2b03      	cmp	r3, #3
 8005de8:	d81b      	bhi.n	8005e22 <HAL_ADC_ConfigChannel+0x8e>
 8005dea:	a201      	add	r2, pc, #4	@ (adr r2, 8005df0 <HAL_ADC_ConfigChannel+0x5c>)
 8005dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df0:	08005e01 	.word	0x08005e01
 8005df4:	08005e09 	.word	0x08005e09
 8005df8:	08005e11 	.word	0x08005e11
 8005dfc:	08005e19 	.word	0x08005e19
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8005e00:	230c      	movs	r3, #12
 8005e02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005e06:	e010      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8005e08:	2312      	movs	r3, #18
 8005e0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005e0e:	e00c      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8005e10:	2318      	movs	r3, #24
 8005e12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005e16:	e008      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8005e18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005e1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005e20:	e003      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8005e22:	2306      	movs	r3, #6
 8005e24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005e28:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6818      	ldr	r0, [r3, #0]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	461a      	mov	r2, r3
 8005e34:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8005e38:	f7ff fca6 	bl	8005788 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff fda6 	bl	8005992 <LL_ADC_REG_IsConversionOngoing>
 8005e46:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7ff fdb2 	bl	80059b8 <LL_ADC_INJ_IsConversionOngoing>
 8005e54:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f040 81a4 	bne.w	80061aa <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f040 819f 	bne.w	80061aa <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6818      	ldr	r0, [r3, #0]
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	6819      	ldr	r1, [r3, #0]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	461a      	mov	r2, r3
 8005e7a:	f7ff fcb1 	bl	80057e0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695a      	ldr	r2, [r3, #20]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	08db      	lsrs	r3, r3, #3
 8005e8a:	f003 0303 	and.w	r3, r3, #3
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	fa02 f303 	lsl.w	r3, r2, r3
 8005e94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	2b04      	cmp	r3, #4
 8005e9e:	d00a      	beq.n	8005eb6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6818      	ldr	r0, [r3, #0]
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	6919      	ldr	r1, [r3, #16]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005eb0:	f7ff fc02 	bl	80056b8 <LL_ADC_SetOffset>
 8005eb4:	e179      	b.n	80061aa <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2100      	movs	r1, #0
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7ff fc1f 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10a      	bne.n	8005ee2 <HAL_ADC_ConfigChannel+0x14e>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2100      	movs	r1, #0
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7ff fc14 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	0e9b      	lsrs	r3, r3, #26
 8005edc:	f003 021f 	and.w	r2, r3, #31
 8005ee0:	e01e      	b.n	8005f20 <HAL_ADC_ConfigChannel+0x18c>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7ff fc09 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ef8:	fa93 f3a3 	rbit	r3, r3
 8005efc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005f00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005f04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005f08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005f10:	2320      	movs	r3, #32
 8005f12:	e004      	b.n	8005f1e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8005f14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005f18:	fab3 f383 	clz	r3, r3
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d105      	bne.n	8005f38 <HAL_ADC_ConfigChannel+0x1a4>
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	0e9b      	lsrs	r3, r3, #26
 8005f32:	f003 031f 	and.w	r3, r3, #31
 8005f36:	e018      	b.n	8005f6a <HAL_ADC_ConfigChannel+0x1d6>
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f44:	fa93 f3a3 	rbit	r3, r3
 8005f48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8005f4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005f50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8005f54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d101      	bne.n	8005f60 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8005f5c:	2320      	movs	r3, #32
 8005f5e:	e004      	b.n	8005f6a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8005f60:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005f64:	fab3 f383 	clz	r3, r3
 8005f68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d106      	bne.n	8005f7c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2200      	movs	r2, #0
 8005f74:	2100      	movs	r1, #0
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7ff fbd8 	bl	800572c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2101      	movs	r1, #1
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7ff fbbc 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10a      	bne.n	8005fa8 <HAL_ADC_ConfigChannel+0x214>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2101      	movs	r1, #1
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7ff fbb1 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	0e9b      	lsrs	r3, r3, #26
 8005fa2:	f003 021f 	and.w	r2, r3, #31
 8005fa6:	e01e      	b.n	8005fe6 <HAL_ADC_ConfigChannel+0x252>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2101      	movs	r1, #1
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7ff fba6 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005fbe:	fa93 f3a3 	rbit	r3, r3
 8005fc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8005fc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005fca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8005fce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8005fd6:	2320      	movs	r3, #32
 8005fd8:	e004      	b.n	8005fe4 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8005fda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005fde:	fab3 f383 	clz	r3, r3
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d105      	bne.n	8005ffe <HAL_ADC_ConfigChannel+0x26a>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	0e9b      	lsrs	r3, r3, #26
 8005ff8:	f003 031f 	and.w	r3, r3, #31
 8005ffc:	e018      	b.n	8006030 <HAL_ADC_ConfigChannel+0x29c>
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006006:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800600a:	fa93 f3a3 	rbit	r3, r3
 800600e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8006012:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006016:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800601a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8006022:	2320      	movs	r3, #32
 8006024:	e004      	b.n	8006030 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8006026:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800602a:	fab3 f383 	clz	r3, r3
 800602e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006030:	429a      	cmp	r2, r3
 8006032:	d106      	bne.n	8006042 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2200      	movs	r2, #0
 800603a:	2101      	movs	r1, #1
 800603c:	4618      	mov	r0, r3
 800603e:	f7ff fb75 	bl	800572c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2102      	movs	r1, #2
 8006048:	4618      	mov	r0, r3
 800604a:	f7ff fb59 	bl	8005700 <LL_ADC_GetOffsetChannel>
 800604e:	4603      	mov	r3, r0
 8006050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006054:	2b00      	cmp	r3, #0
 8006056:	d10a      	bne.n	800606e <HAL_ADC_ConfigChannel+0x2da>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2102      	movs	r1, #2
 800605e:	4618      	mov	r0, r3
 8006060:	f7ff fb4e 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8006064:	4603      	mov	r3, r0
 8006066:	0e9b      	lsrs	r3, r3, #26
 8006068:	f003 021f 	and.w	r2, r3, #31
 800606c:	e01e      	b.n	80060ac <HAL_ADC_ConfigChannel+0x318>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2102      	movs	r1, #2
 8006074:	4618      	mov	r0, r3
 8006076:	f7ff fb43 	bl	8005700 <LL_ADC_GetOffsetChannel>
 800607a:	4603      	mov	r3, r0
 800607c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006080:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006084:	fa93 f3a3 	rbit	r3, r3
 8006088:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800608c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006090:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006094:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006098:	2b00      	cmp	r3, #0
 800609a:	d101      	bne.n	80060a0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800609c:	2320      	movs	r3, #32
 800609e:	e004      	b.n	80060aa <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80060a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060a4:	fab3 f383 	clz	r3, r3
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d105      	bne.n	80060c4 <HAL_ADC_ConfigChannel+0x330>
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	0e9b      	lsrs	r3, r3, #26
 80060be:	f003 031f 	and.w	r3, r3, #31
 80060c2:	e014      	b.n	80060ee <HAL_ADC_ConfigChannel+0x35a>
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80060cc:	fa93 f3a3 	rbit	r3, r3
 80060d0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80060d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80060d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80060e0:	2320      	movs	r3, #32
 80060e2:	e004      	b.n	80060ee <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80060e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80060e8:	fab3 f383 	clz	r3, r3
 80060ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d106      	bne.n	8006100 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2200      	movs	r2, #0
 80060f8:	2102      	movs	r1, #2
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7ff fb16 	bl	800572c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2103      	movs	r1, #3
 8006106:	4618      	mov	r0, r3
 8006108:	f7ff fafa 	bl	8005700 <LL_ADC_GetOffsetChannel>
 800610c:	4603      	mov	r3, r0
 800610e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10a      	bne.n	800612c <HAL_ADC_ConfigChannel+0x398>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2103      	movs	r1, #3
 800611c:	4618      	mov	r0, r3
 800611e:	f7ff faef 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8006122:	4603      	mov	r3, r0
 8006124:	0e9b      	lsrs	r3, r3, #26
 8006126:	f003 021f 	and.w	r2, r3, #31
 800612a:	e017      	b.n	800615c <HAL_ADC_ConfigChannel+0x3c8>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2103      	movs	r1, #3
 8006132:	4618      	mov	r0, r3
 8006134:	f7ff fae4 	bl	8005700 <LL_ADC_GetOffsetChannel>
 8006138:	4603      	mov	r3, r0
 800613a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800613c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800613e:	fa93 f3a3 	rbit	r3, r3
 8006142:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006144:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006146:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8006148:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800614a:	2b00      	cmp	r3, #0
 800614c:	d101      	bne.n	8006152 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800614e:	2320      	movs	r3, #32
 8006150:	e003      	b.n	800615a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8006152:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006154:	fab3 f383 	clz	r3, r3
 8006158:	b2db      	uxtb	r3, r3
 800615a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006164:	2b00      	cmp	r3, #0
 8006166:	d105      	bne.n	8006174 <HAL_ADC_ConfigChannel+0x3e0>
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	0e9b      	lsrs	r3, r3, #26
 800616e:	f003 031f 	and.w	r3, r3, #31
 8006172:	e011      	b.n	8006198 <HAL_ADC_ConfigChannel+0x404>
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800617a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800617c:	fa93 f3a3 	rbit	r3, r3
 8006180:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006182:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006184:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006186:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006188:	2b00      	cmp	r3, #0
 800618a:	d101      	bne.n	8006190 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800618c:	2320      	movs	r3, #32
 800618e:	e003      	b.n	8006198 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8006190:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006192:	fab3 f383 	clz	r3, r3
 8006196:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006198:	429a      	cmp	r2, r3
 800619a:	d106      	bne.n	80061aa <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2200      	movs	r2, #0
 80061a2:	2103      	movs	r1, #3
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7ff fac1 	bl	800572c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f7ff fbc8 	bl	8005944 <LL_ADC_IsEnabled>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f040 8140 	bne.w	800643c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6818      	ldr	r0, [r3, #0]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	6819      	ldr	r1, [r3, #0]
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	461a      	mov	r2, r3
 80061ca:	f7ff fb35 	bl	8005838 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	4a8f      	ldr	r2, [pc, #572]	@ (8006410 <HAL_ADC_ConfigChannel+0x67c>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	f040 8131 	bne.w	800643c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10b      	bne.n	8006202 <HAL_ADC_ConfigChannel+0x46e>
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	0e9b      	lsrs	r3, r3, #26
 80061f0:	3301      	adds	r3, #1
 80061f2:	f003 031f 	and.w	r3, r3, #31
 80061f6:	2b09      	cmp	r3, #9
 80061f8:	bf94      	ite	ls
 80061fa:	2301      	movls	r3, #1
 80061fc:	2300      	movhi	r3, #0
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	e019      	b.n	8006236 <HAL_ADC_ConfigChannel+0x4a2>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006208:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800620a:	fa93 f3a3 	rbit	r3, r3
 800620e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8006210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006212:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8006214:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800621a:	2320      	movs	r3, #32
 800621c:	e003      	b.n	8006226 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800621e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006220:	fab3 f383 	clz	r3, r3
 8006224:	b2db      	uxtb	r3, r3
 8006226:	3301      	adds	r3, #1
 8006228:	f003 031f 	and.w	r3, r3, #31
 800622c:	2b09      	cmp	r3, #9
 800622e:	bf94      	ite	ls
 8006230:	2301      	movls	r3, #1
 8006232:	2300      	movhi	r3, #0
 8006234:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006236:	2b00      	cmp	r3, #0
 8006238:	d079      	beq.n	800632e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006242:	2b00      	cmp	r3, #0
 8006244:	d107      	bne.n	8006256 <HAL_ADC_ConfigChannel+0x4c2>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	0e9b      	lsrs	r3, r3, #26
 800624c:	3301      	adds	r3, #1
 800624e:	069b      	lsls	r3, r3, #26
 8006250:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006254:	e015      	b.n	8006282 <HAL_ADC_ConfigChannel+0x4ee>
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800625c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800625e:	fa93 f3a3 	rbit	r3, r3
 8006262:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8006264:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006266:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8006268:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800626e:	2320      	movs	r3, #32
 8006270:	e003      	b.n	800627a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8006272:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006274:	fab3 f383 	clz	r3, r3
 8006278:	b2db      	uxtb	r3, r3
 800627a:	3301      	adds	r3, #1
 800627c:	069b      	lsls	r3, r3, #26
 800627e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800628a:	2b00      	cmp	r3, #0
 800628c:	d109      	bne.n	80062a2 <HAL_ADC_ConfigChannel+0x50e>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	0e9b      	lsrs	r3, r3, #26
 8006294:	3301      	adds	r3, #1
 8006296:	f003 031f 	and.w	r3, r3, #31
 800629a:	2101      	movs	r1, #1
 800629c:	fa01 f303 	lsl.w	r3, r1, r3
 80062a0:	e017      	b.n	80062d2 <HAL_ADC_ConfigChannel+0x53e>
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062aa:	fa93 f3a3 	rbit	r3, r3
 80062ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80062b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062b2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80062b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80062ba:	2320      	movs	r3, #32
 80062bc:	e003      	b.n	80062c6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80062be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062c0:	fab3 f383 	clz	r3, r3
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	3301      	adds	r3, #1
 80062c8:	f003 031f 	and.w	r3, r3, #31
 80062cc:	2101      	movs	r1, #1
 80062ce:	fa01 f303 	lsl.w	r3, r1, r3
 80062d2:	ea42 0103 	orr.w	r1, r2, r3
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10a      	bne.n	80062f8 <HAL_ADC_ConfigChannel+0x564>
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	0e9b      	lsrs	r3, r3, #26
 80062e8:	3301      	adds	r3, #1
 80062ea:	f003 021f 	and.w	r2, r3, #31
 80062ee:	4613      	mov	r3, r2
 80062f0:	005b      	lsls	r3, r3, #1
 80062f2:	4413      	add	r3, r2
 80062f4:	051b      	lsls	r3, r3, #20
 80062f6:	e018      	b.n	800632a <HAL_ADC_ConfigChannel+0x596>
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006300:	fa93 f3a3 	rbit	r3, r3
 8006304:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006308:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800630a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630c:	2b00      	cmp	r3, #0
 800630e:	d101      	bne.n	8006314 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8006310:	2320      	movs	r3, #32
 8006312:	e003      	b.n	800631c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8006314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006316:	fab3 f383 	clz	r3, r3
 800631a:	b2db      	uxtb	r3, r3
 800631c:	3301      	adds	r3, #1
 800631e:	f003 021f 	and.w	r2, r3, #31
 8006322:	4613      	mov	r3, r2
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	4413      	add	r3, r2
 8006328:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800632a:	430b      	orrs	r3, r1
 800632c:	e081      	b.n	8006432 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006336:	2b00      	cmp	r3, #0
 8006338:	d107      	bne.n	800634a <HAL_ADC_ConfigChannel+0x5b6>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	0e9b      	lsrs	r3, r3, #26
 8006340:	3301      	adds	r3, #1
 8006342:	069b      	lsls	r3, r3, #26
 8006344:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006348:	e015      	b.n	8006376 <HAL_ADC_ConfigChannel+0x5e2>
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006352:	fa93 f3a3 	rbit	r3, r3
 8006356:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8006358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800635c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8006362:	2320      	movs	r3, #32
 8006364:	e003      	b.n	800636e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8006366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006368:	fab3 f383 	clz	r3, r3
 800636c:	b2db      	uxtb	r3, r3
 800636e:	3301      	adds	r3, #1
 8006370:	069b      	lsls	r3, r3, #26
 8006372:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800637e:	2b00      	cmp	r3, #0
 8006380:	d109      	bne.n	8006396 <HAL_ADC_ConfigChannel+0x602>
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	0e9b      	lsrs	r3, r3, #26
 8006388:	3301      	adds	r3, #1
 800638a:	f003 031f 	and.w	r3, r3, #31
 800638e:	2101      	movs	r1, #1
 8006390:	fa01 f303 	lsl.w	r3, r1, r3
 8006394:	e017      	b.n	80063c6 <HAL_ADC_ConfigChannel+0x632>
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	fa93 f3a3 	rbit	r3, r3
 80063a2:	61bb      	str	r3, [r7, #24]
  return result;
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80063a8:	6a3b      	ldr	r3, [r7, #32]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80063ae:	2320      	movs	r3, #32
 80063b0:	e003      	b.n	80063ba <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80063b2:	6a3b      	ldr	r3, [r7, #32]
 80063b4:	fab3 f383 	clz	r3, r3
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	3301      	adds	r3, #1
 80063bc:	f003 031f 	and.w	r3, r3, #31
 80063c0:	2101      	movs	r1, #1
 80063c2:	fa01 f303 	lsl.w	r3, r1, r3
 80063c6:	ea42 0103 	orr.w	r1, r2, r3
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10d      	bne.n	80063f2 <HAL_ADC_ConfigChannel+0x65e>
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	0e9b      	lsrs	r3, r3, #26
 80063dc:	3301      	adds	r3, #1
 80063de:	f003 021f 	and.w	r2, r3, #31
 80063e2:	4613      	mov	r3, r2
 80063e4:	005b      	lsls	r3, r3, #1
 80063e6:	4413      	add	r3, r2
 80063e8:	3b1e      	subs	r3, #30
 80063ea:	051b      	lsls	r3, r3, #20
 80063ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80063f0:	e01e      	b.n	8006430 <HAL_ADC_ConfigChannel+0x69c>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	fa93 f3a3 	rbit	r3, r3
 80063fe:	60fb      	str	r3, [r7, #12]
  return result;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d104      	bne.n	8006414 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800640a:	2320      	movs	r3, #32
 800640c:	e006      	b.n	800641c <HAL_ADC_ConfigChannel+0x688>
 800640e:	bf00      	nop
 8006410:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	fab3 f383 	clz	r3, r3
 800641a:	b2db      	uxtb	r3, r3
 800641c:	3301      	adds	r3, #1
 800641e:	f003 021f 	and.w	r2, r3, #31
 8006422:	4613      	mov	r3, r2
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	4413      	add	r3, r2
 8006428:	3b1e      	subs	r3, #30
 800642a:	051b      	lsls	r3, r3, #20
 800642c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006430:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006436:	4619      	mov	r1, r3
 8006438:	f7ff f9d2 	bl	80057e0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	4b3d      	ldr	r3, [pc, #244]	@ (8006538 <HAL_ADC_ConfigChannel+0x7a4>)
 8006442:	4013      	ands	r3, r2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d06c      	beq.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006448:	483c      	ldr	r0, [pc, #240]	@ (800653c <HAL_ADC_ConfigChannel+0x7a8>)
 800644a:	f7ff f927 	bl	800569c <LL_ADC_GetCommonPathInternalCh>
 800644e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a3a      	ldr	r2, [pc, #232]	@ (8006540 <HAL_ADC_ConfigChannel+0x7ac>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d127      	bne.n	80064ac <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800645c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006460:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d121      	bne.n	80064ac <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a35      	ldr	r2, [pc, #212]	@ (8006544 <HAL_ADC_ConfigChannel+0x7b0>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d157      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006472:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006476:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800647a:	4619      	mov	r1, r3
 800647c:	482f      	ldr	r0, [pc, #188]	@ (800653c <HAL_ADC_ConfigChannel+0x7a8>)
 800647e:	f7ff f8fa 	bl	8005676 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006482:	4b31      	ldr	r3, [pc, #196]	@ (8006548 <HAL_ADC_ConfigChannel+0x7b4>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	099b      	lsrs	r3, r3, #6
 8006488:	4a30      	ldr	r2, [pc, #192]	@ (800654c <HAL_ADC_ConfigChannel+0x7b8>)
 800648a:	fba2 2303 	umull	r2, r3, r2, r3
 800648e:	099b      	lsrs	r3, r3, #6
 8006490:	1c5a      	adds	r2, r3, #1
 8006492:	4613      	mov	r3, r2
 8006494:	005b      	lsls	r3, r3, #1
 8006496:	4413      	add	r3, r2
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800649c:	e002      	b.n	80064a4 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	3b01      	subs	r3, #1
 80064a2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1f9      	bne.n	800649e <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80064aa:	e03a      	b.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a27      	ldr	r2, [pc, #156]	@ (8006550 <HAL_ADC_ConfigChannel+0x7bc>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d113      	bne.n	80064de <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80064b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80064ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10d      	bne.n	80064de <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006544 <HAL_ADC_ConfigChannel+0x7b0>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d12a      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80064d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064d4:	4619      	mov	r1, r3
 80064d6:	4819      	ldr	r0, [pc, #100]	@ (800653c <HAL_ADC_ConfigChannel+0x7a8>)
 80064d8:	f7ff f8cd 	bl	8005676 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064dc:	e021      	b.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a1c      	ldr	r2, [pc, #112]	@ (8006554 <HAL_ADC_ConfigChannel+0x7c0>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d11c      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80064e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80064ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d116      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a12      	ldr	r2, [pc, #72]	@ (8006544 <HAL_ADC_ConfigChannel+0x7b0>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d111      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006502:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006506:	4619      	mov	r1, r3
 8006508:	480c      	ldr	r0, [pc, #48]	@ (800653c <HAL_ADC_ConfigChannel+0x7a8>)
 800650a:	f7ff f8b4 	bl	8005676 <LL_ADC_SetCommonPathInternalCh>
 800650e:	e008      	b.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006514:	f043 0220 	orr.w	r2, r3, #32
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800652a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800652e:	4618      	mov	r0, r3
 8006530:	37d8      	adds	r7, #216	@ 0xd8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	80080000 	.word	0x80080000
 800653c:	50040300 	.word	0x50040300
 8006540:	c7520000 	.word	0xc7520000
 8006544:	50040000 	.word	0x50040000
 8006548:	20000018 	.word	0x20000018
 800654c:	053e2d63 	.word	0x053e2d63
 8006550:	cb840000 	.word	0xcb840000
 8006554:	80000001 	.word	0x80000001

08006558 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006560:	2300      	movs	r3, #0
 8006562:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4618      	mov	r0, r3
 800656a:	f7ff f9eb 	bl	8005944 <LL_ADC_IsEnabled>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d169      	bne.n	8006648 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	689a      	ldr	r2, [r3, #8]
 800657a:	4b36      	ldr	r3, [pc, #216]	@ (8006654 <ADC_Enable+0xfc>)
 800657c:	4013      	ands	r3, r2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00d      	beq.n	800659e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006586:	f043 0210 	orr.w	r2, r3, #16
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006592:	f043 0201 	orr.w	r2, r3, #1
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e055      	b.n	800664a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7ff f9ba 	bl	800591c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80065a8:	482b      	ldr	r0, [pc, #172]	@ (8006658 <ADC_Enable+0x100>)
 80065aa:	f7ff f877 	bl	800569c <LL_ADC_GetCommonPathInternalCh>
 80065ae:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80065b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d013      	beq.n	80065e0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80065b8:	4b28      	ldr	r3, [pc, #160]	@ (800665c <ADC_Enable+0x104>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	099b      	lsrs	r3, r3, #6
 80065be:	4a28      	ldr	r2, [pc, #160]	@ (8006660 <ADC_Enable+0x108>)
 80065c0:	fba2 2303 	umull	r2, r3, r2, r3
 80065c4:	099b      	lsrs	r3, r3, #6
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	4613      	mov	r3, r2
 80065ca:	005b      	lsls	r3, r3, #1
 80065cc:	4413      	add	r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80065d2:	e002      	b.n	80065da <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	3b01      	subs	r3, #1
 80065d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1f9      	bne.n	80065d4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80065e0:	f7ff f806 	bl	80055f0 <HAL_GetTick>
 80065e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065e6:	e028      	b.n	800663a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4618      	mov	r0, r3
 80065ee:	f7ff f9a9 	bl	8005944 <LL_ADC_IsEnabled>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d104      	bne.n	8006602 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4618      	mov	r0, r3
 80065fe:	f7ff f98d 	bl	800591c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006602:	f7fe fff5 	bl	80055f0 <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	2b02      	cmp	r3, #2
 800660e:	d914      	bls.n	800663a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b01      	cmp	r3, #1
 800661c:	d00d      	beq.n	800663a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006622:	f043 0210 	orr.w	r2, r3, #16
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800662e:	f043 0201 	orr.w	r2, r3, #1
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e007      	b.n	800664a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 0301 	and.w	r3, r3, #1
 8006644:	2b01      	cmp	r3, #1
 8006646:	d1cf      	bne.n	80065e8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	8000003f 	.word	0x8000003f
 8006658:	50040300 	.word	0x50040300
 800665c:	20000018 	.word	0x20000018
 8006660:	053e2d63 	.word	0x053e2d63

08006664 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006670:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006676:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800667a:	2b00      	cmp	r3, #0
 800667c:	d14b      	bne.n	8006716 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006682:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0308 	and.w	r3, r3, #8
 8006694:	2b00      	cmp	r3, #0
 8006696:	d021      	beq.n	80066dc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4618      	mov	r0, r3
 800669e:	f7ff f860 	bl	8005762 <LL_ADC_REG_IsTriggerSourceSWStart>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d032      	beq.n	800670e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d12b      	bne.n	800670e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d11f      	bne.n	800670e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066d2:	f043 0201 	orr.w	r2, r3, #1
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	655a      	str	r2, [r3, #84]	@ 0x54
 80066da:	e018      	b.n	800670e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	f003 0302 	and.w	r3, r3, #2
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d111      	bne.n	800670e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d105      	bne.n	800670e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006706:	f043 0201 	orr.w	r2, r3, #1
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f7fb fb58 	bl	8001dc4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006714:	e00e      	b.n	8006734 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800671a:	f003 0310 	and.w	r3, r3, #16
 800671e:	2b00      	cmp	r3, #0
 8006720:	d003      	beq.n	800672a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006722:	68f8      	ldr	r0, [r7, #12]
 8006724:	f7ff fb2c 	bl	8005d80 <HAL_ADC_ErrorCallback>
}
 8006728:	e004      	b.n	8006734 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800672e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	4798      	blx	r3
}
 8006734:	bf00      	nop
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006748:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800674a:	68f8      	ldr	r0, [r7, #12]
 800674c:	f7ff fb0e 	bl	8005d6c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006750:	bf00      	nop
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006764:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800676a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006776:	f043 0204 	orr.w	r2, r3, #4
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f7ff fafe 	bl	8005d80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006784:	bf00      	nop
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800679c:	4b0c      	ldr	r3, [pc, #48]	@ (80067d0 <__NVIC_SetPriorityGrouping+0x44>)
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80067a2:	68ba      	ldr	r2, [r7, #8]
 80067a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80067a8:	4013      	ands	r3, r2
 80067aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80067b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80067b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067be:	4a04      	ldr	r2, [pc, #16]	@ (80067d0 <__NVIC_SetPriorityGrouping+0x44>)
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	60d3      	str	r3, [r2, #12]
}
 80067c4:	bf00      	nop
 80067c6:	3714      	adds	r7, #20
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	e000ed00 	.word	0xe000ed00

080067d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80067d4:	b480      	push	{r7}
 80067d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80067d8:	4b04      	ldr	r3, [pc, #16]	@ (80067ec <__NVIC_GetPriorityGrouping+0x18>)
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	0a1b      	lsrs	r3, r3, #8
 80067de:	f003 0307 	and.w	r3, r3, #7
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	e000ed00 	.word	0xe000ed00

080067f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	4603      	mov	r3, r0
 80067f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	db0b      	blt.n	800681a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	f003 021f 	and.w	r2, r3, #31
 8006808:	4907      	ldr	r1, [pc, #28]	@ (8006828 <__NVIC_EnableIRQ+0x38>)
 800680a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800680e:	095b      	lsrs	r3, r3, #5
 8006810:	2001      	movs	r0, #1
 8006812:	fa00 f202 	lsl.w	r2, r0, r2
 8006816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800681a:	bf00      	nop
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	e000e100 	.word	0xe000e100

0800682c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	4603      	mov	r3, r0
 8006834:	6039      	str	r1, [r7, #0]
 8006836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800683c:	2b00      	cmp	r3, #0
 800683e:	db0a      	blt.n	8006856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	b2da      	uxtb	r2, r3
 8006844:	490c      	ldr	r1, [pc, #48]	@ (8006878 <__NVIC_SetPriority+0x4c>)
 8006846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800684a:	0112      	lsls	r2, r2, #4
 800684c:	b2d2      	uxtb	r2, r2
 800684e:	440b      	add	r3, r1
 8006850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006854:	e00a      	b.n	800686c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	b2da      	uxtb	r2, r3
 800685a:	4908      	ldr	r1, [pc, #32]	@ (800687c <__NVIC_SetPriority+0x50>)
 800685c:	79fb      	ldrb	r3, [r7, #7]
 800685e:	f003 030f 	and.w	r3, r3, #15
 8006862:	3b04      	subs	r3, #4
 8006864:	0112      	lsls	r2, r2, #4
 8006866:	b2d2      	uxtb	r2, r2
 8006868:	440b      	add	r3, r1
 800686a:	761a      	strb	r2, [r3, #24]
}
 800686c:	bf00      	nop
 800686e:	370c      	adds	r7, #12
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr
 8006878:	e000e100 	.word	0xe000e100
 800687c:	e000ed00 	.word	0xe000ed00

08006880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006880:	b480      	push	{r7}
 8006882:	b089      	sub	sp, #36	@ 0x24
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f003 0307 	and.w	r3, r3, #7
 8006892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	f1c3 0307 	rsb	r3, r3, #7
 800689a:	2b04      	cmp	r3, #4
 800689c:	bf28      	it	cs
 800689e:	2304      	movcs	r3, #4
 80068a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	3304      	adds	r3, #4
 80068a6:	2b06      	cmp	r3, #6
 80068a8:	d902      	bls.n	80068b0 <NVIC_EncodePriority+0x30>
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	3b03      	subs	r3, #3
 80068ae:	e000      	b.n	80068b2 <NVIC_EncodePriority+0x32>
 80068b0:	2300      	movs	r3, #0
 80068b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068b4:	f04f 32ff 	mov.w	r2, #4294967295
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	fa02 f303 	lsl.w	r3, r2, r3
 80068be:	43da      	mvns	r2, r3
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	401a      	ands	r2, r3
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80068c8:	f04f 31ff 	mov.w	r1, #4294967295
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	fa01 f303 	lsl.w	r3, r1, r3
 80068d2:	43d9      	mvns	r1, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068d8:	4313      	orrs	r3, r2
         );
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3724      	adds	r7, #36	@ 0x24
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr

080068e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b082      	sub	sp, #8
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f7ff ff4c 	bl	800678c <__NVIC_SetPriorityGrouping>
}
 80068f4:	bf00      	nop
 80068f6:	3708      	adds	r7, #8
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b086      	sub	sp, #24
 8006900:	af00      	add	r7, sp, #0
 8006902:	4603      	mov	r3, r0
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
 8006908:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800690a:	2300      	movs	r3, #0
 800690c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800690e:	f7ff ff61 	bl	80067d4 <__NVIC_GetPriorityGrouping>
 8006912:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	68b9      	ldr	r1, [r7, #8]
 8006918:	6978      	ldr	r0, [r7, #20]
 800691a:	f7ff ffb1 	bl	8006880 <NVIC_EncodePriority>
 800691e:	4602      	mov	r2, r0
 8006920:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006924:	4611      	mov	r1, r2
 8006926:	4618      	mov	r0, r3
 8006928:	f7ff ff80 	bl	800682c <__NVIC_SetPriority>
}
 800692c:	bf00      	nop
 800692e:	3718      	adds	r7, #24
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	4603      	mov	r3, r0
 800693c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800693e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006942:	4618      	mov	r0, r3
 8006944:	f7ff ff54 	bl	80067f0 <__NVIC_EnableIRQ>
}
 8006948:	bf00      	nop
 800694a:	3708      	adds	r7, #8
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006950:	b480      	push	{r7}
 8006952:	b085      	sub	sp, #20
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d101      	bne.n	8006962 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e098      	b.n	8006a94 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	4b4d      	ldr	r3, [pc, #308]	@ (8006aa0 <HAL_DMA_Init+0x150>)
 800696a:	429a      	cmp	r2, r3
 800696c:	d80f      	bhi.n	800698e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	461a      	mov	r2, r3
 8006974:	4b4b      	ldr	r3, [pc, #300]	@ (8006aa4 <HAL_DMA_Init+0x154>)
 8006976:	4413      	add	r3, r2
 8006978:	4a4b      	ldr	r2, [pc, #300]	@ (8006aa8 <HAL_DMA_Init+0x158>)
 800697a:	fba2 2303 	umull	r2, r3, r2, r3
 800697e:	091b      	lsrs	r3, r3, #4
 8006980:	009a      	lsls	r2, r3, #2
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a48      	ldr	r2, [pc, #288]	@ (8006aac <HAL_DMA_Init+0x15c>)
 800698a:	641a      	str	r2, [r3, #64]	@ 0x40
 800698c:	e00e      	b.n	80069ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	461a      	mov	r2, r3
 8006994:	4b46      	ldr	r3, [pc, #280]	@ (8006ab0 <HAL_DMA_Init+0x160>)
 8006996:	4413      	add	r3, r2
 8006998:	4a43      	ldr	r2, [pc, #268]	@ (8006aa8 <HAL_DMA_Init+0x158>)
 800699a:	fba2 2303 	umull	r2, r3, r2, r3
 800699e:	091b      	lsrs	r3, r3, #4
 80069a0:	009a      	lsls	r2, r3, #2
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a42      	ldr	r2, [pc, #264]	@ (8006ab4 <HAL_DMA_Init+0x164>)
 80069aa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2202      	movs	r2, #2
 80069b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80069c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80069d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80069e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a06:	d039      	beq.n	8006a7c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0c:	4a27      	ldr	r2, [pc, #156]	@ (8006aac <HAL_DMA_Init+0x15c>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d11a      	bne.n	8006a48 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006a12:	4b29      	ldr	r3, [pc, #164]	@ (8006ab8 <HAL_DMA_Init+0x168>)
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a1a:	f003 031c 	and.w	r3, r3, #28
 8006a1e:	210f      	movs	r1, #15
 8006a20:	fa01 f303 	lsl.w	r3, r1, r3
 8006a24:	43db      	mvns	r3, r3
 8006a26:	4924      	ldr	r1, [pc, #144]	@ (8006ab8 <HAL_DMA_Init+0x168>)
 8006a28:	4013      	ands	r3, r2
 8006a2a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006a2c:	4b22      	ldr	r3, [pc, #136]	@ (8006ab8 <HAL_DMA_Init+0x168>)
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6859      	ldr	r1, [r3, #4]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a38:	f003 031c 	and.w	r3, r3, #28
 8006a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a40:	491d      	ldr	r1, [pc, #116]	@ (8006ab8 <HAL_DMA_Init+0x168>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	600b      	str	r3, [r1, #0]
 8006a46:	e019      	b.n	8006a7c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006a48:	4b1c      	ldr	r3, [pc, #112]	@ (8006abc <HAL_DMA_Init+0x16c>)
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a50:	f003 031c 	and.w	r3, r3, #28
 8006a54:	210f      	movs	r1, #15
 8006a56:	fa01 f303 	lsl.w	r3, r1, r3
 8006a5a:	43db      	mvns	r3, r3
 8006a5c:	4917      	ldr	r1, [pc, #92]	@ (8006abc <HAL_DMA_Init+0x16c>)
 8006a5e:	4013      	ands	r3, r2
 8006a60:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006a62:	4b16      	ldr	r3, [pc, #88]	@ (8006abc <HAL_DMA_Init+0x16c>)
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6859      	ldr	r1, [r3, #4]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a6e:	f003 031c 	and.w	r3, r3, #28
 8006a72:	fa01 f303 	lsl.w	r3, r1, r3
 8006a76:	4911      	ldr	r1, [pc, #68]	@ (8006abc <HAL_DMA_Init+0x16c>)
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3714      	adds	r7, #20
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr
 8006aa0:	40020407 	.word	0x40020407
 8006aa4:	bffdfff8 	.word	0xbffdfff8
 8006aa8:	cccccccd 	.word	0xcccccccd
 8006aac:	40020000 	.word	0x40020000
 8006ab0:	bffdfbf8 	.word	0xbffdfbf8
 8006ab4:	40020400 	.word	0x40020400
 8006ab8:	400200a8 	.word	0x400200a8
 8006abc:	400204a8 	.word	0x400204a8

08006ac0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b086      	sub	sp, #24
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]
 8006acc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d101      	bne.n	8006ae0 <HAL_DMA_Start_IT+0x20>
 8006adc:	2302      	movs	r3, #2
 8006ade:	e04b      	b.n	8006b78 <HAL_DMA_Start_IT+0xb8>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d13a      	bne.n	8006b6a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2202      	movs	r2, #2
 8006af8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2200      	movs	r2, #0
 8006b00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f022 0201 	bic.w	r2, r2, #1
 8006b10:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	68b9      	ldr	r1, [r7, #8]
 8006b18:	68f8      	ldr	r0, [r7, #12]
 8006b1a:	f000 f92a 	bl	8006d72 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d008      	beq.n	8006b38 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f042 020e 	orr.w	r2, r2, #14
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	e00f      	b.n	8006b58 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0204 	bic.w	r2, r2, #4
 8006b46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f042 020a 	orr.w	r2, r2, #10
 8006b56:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f042 0201 	orr.w	r2, r2, #1
 8006b66:	601a      	str	r2, [r3, #0]
 8006b68:	e005      	b.n	8006b76 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006b72:	2302      	movs	r3, #2
 8006b74:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3718      	adds	r7, #24
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	2b02      	cmp	r3, #2
 8006b96:	d008      	beq.n	8006baa <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2204      	movs	r2, #4
 8006b9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e022      	b.n	8006bf0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f022 020e 	bic.w	r2, r2, #14
 8006bb8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f022 0201 	bic.w	r2, r2, #1
 8006bc8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bce:	f003 021c 	and.w	r2, r3, #28
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bd6:	2101      	movs	r1, #1
 8006bd8:	fa01 f202 	lsl.w	r2, r1, r2
 8006bdc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8006bee:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3714      	adds	r7, #20
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c18:	f003 031c 	and.w	r3, r3, #28
 8006c1c:	2204      	movs	r2, #4
 8006c1e:	409a      	lsls	r2, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	4013      	ands	r3, r2
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d026      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x7a>
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	f003 0304 	and.w	r3, r3, #4
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d021      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0320 	and.w	r3, r3, #32
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d107      	bne.n	8006c50 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 0204 	bic.w	r2, r2, #4
 8006c4e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c54:	f003 021c 	and.w	r2, r3, #28
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5c:	2104      	movs	r1, #4
 8006c5e:	fa01 f202 	lsl.w	r2, r1, r2
 8006c62:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d071      	beq.n	8006d50 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006c74:	e06c      	b.n	8006d50 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c7a:	f003 031c 	and.w	r3, r3, #28
 8006c7e:	2202      	movs	r2, #2
 8006c80:	409a      	lsls	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	4013      	ands	r3, r2
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d02e      	beq.n	8006ce8 <HAL_DMA_IRQHandler+0xec>
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f003 0302 	and.w	r3, r3, #2
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d029      	beq.n	8006ce8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 0320 	and.w	r3, r3, #32
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d10b      	bne.n	8006cba <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 020a 	bic.w	r2, r2, #10
 8006cb0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cbe:	f003 021c 	and.w	r2, r3, #28
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc6:	2102      	movs	r1, #2
 8006cc8:	fa01 f202 	lsl.w	r2, r1, r2
 8006ccc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d038      	beq.n	8006d50 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006ce6:	e033      	b.n	8006d50 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cec:	f003 031c 	and.w	r3, r3, #28
 8006cf0:	2208      	movs	r2, #8
 8006cf2:	409a      	lsls	r2, r3
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4013      	ands	r3, r2
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d02a      	beq.n	8006d52 <HAL_DMA_IRQHandler+0x156>
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	f003 0308 	and.w	r3, r3, #8
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d025      	beq.n	8006d52 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f022 020e 	bic.w	r2, r2, #14
 8006d14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d1a:	f003 021c 	and.w	r2, r3, #28
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d22:	2101      	movs	r1, #1
 8006d24:	fa01 f202 	lsl.w	r2, r1, r2
 8006d28:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d004      	beq.n	8006d52 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006d50:	bf00      	nop
 8006d52:	bf00      	nop
}
 8006d54:	3710      	adds	r7, #16
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}

08006d5a <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006d5a:	b480      	push	{r7}
 8006d5c:	b083      	sub	sp, #12
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	370c      	adds	r7, #12
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr

08006d72 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d72:	b480      	push	{r7}
 8006d74:	b085      	sub	sp, #20
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	60f8      	str	r0, [r7, #12]
 8006d7a:	60b9      	str	r1, [r7, #8]
 8006d7c:	607a      	str	r2, [r7, #4]
 8006d7e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d84:	f003 021c 	and.w	r2, r3, #28
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	2101      	movs	r1, #1
 8006d8e:	fa01 f202 	lsl.w	r2, r1, r2
 8006d92:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	2b10      	cmp	r3, #16
 8006da2:	d108      	bne.n	8006db6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68ba      	ldr	r2, [r7, #8]
 8006db2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006db4:	e007      	b.n	8006dc6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	60da      	str	r2, [r3, #12]
}
 8006dc6:	bf00      	nop
 8006dc8:	3714      	adds	r7, #20
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
	...

08006dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b087      	sub	sp, #28
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006dde:	2300      	movs	r3, #0
 8006de0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006de2:	e148      	b.n	8007076 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	2101      	movs	r1, #1
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	fa01 f303 	lsl.w	r3, r1, r3
 8006df0:	4013      	ands	r3, r2
 8006df2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f000 813a 	beq.w	8007070 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f003 0303 	and.w	r3, r3, #3
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d005      	beq.n	8006e14 <HAL_GPIO_Init+0x40>
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	f003 0303 	and.w	r3, r3, #3
 8006e10:	2b02      	cmp	r3, #2
 8006e12:	d130      	bne.n	8006e76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	005b      	lsls	r3, r3, #1
 8006e1e:	2203      	movs	r2, #3
 8006e20:	fa02 f303 	lsl.w	r3, r2, r3
 8006e24:	43db      	mvns	r3, r3
 8006e26:	693a      	ldr	r2, [r7, #16]
 8006e28:	4013      	ands	r3, r2
 8006e2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	68da      	ldr	r2, [r3, #12]
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	005b      	lsls	r3, r3, #1
 8006e34:	fa02 f303 	lsl.w	r3, r2, r3
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	693a      	ldr	r2, [r7, #16]
 8006e42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e52:	43db      	mvns	r3, r3
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	4013      	ands	r3, r2
 8006e58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	091b      	lsrs	r3, r3, #4
 8006e60:	f003 0201 	and.w	r2, r3, #1
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6a:	693a      	ldr	r2, [r7, #16]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	693a      	ldr	r2, [r7, #16]
 8006e74:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f003 0303 	and.w	r3, r3, #3
 8006e7e:	2b03      	cmp	r3, #3
 8006e80:	d017      	beq.n	8006eb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	005b      	lsls	r3, r3, #1
 8006e8c:	2203      	movs	r2, #3
 8006e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e92:	43db      	mvns	r3, r3
 8006e94:	693a      	ldr	r2, [r7, #16]
 8006e96:	4013      	ands	r3, r2
 8006e98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	689a      	ldr	r2, [r3, #8]
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	005b      	lsls	r3, r3, #1
 8006ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea6:	693a      	ldr	r2, [r7, #16]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	693a      	ldr	r2, [r7, #16]
 8006eb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	f003 0303 	and.w	r3, r3, #3
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	d123      	bne.n	8006f06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	08da      	lsrs	r2, r3, #3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	3208      	adds	r2, #8
 8006ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	f003 0307 	and.w	r3, r3, #7
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	220f      	movs	r2, #15
 8006ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eda:	43db      	mvns	r3, r3
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4013      	ands	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	691a      	ldr	r2, [r3, #16]
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	f003 0307 	and.w	r3, r3, #7
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	08da      	lsrs	r2, r3, #3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	3208      	adds	r2, #8
 8006f00:	6939      	ldr	r1, [r7, #16]
 8006f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	005b      	lsls	r3, r3, #1
 8006f10:	2203      	movs	r2, #3
 8006f12:	fa02 f303 	lsl.w	r3, r2, r3
 8006f16:	43db      	mvns	r3, r3
 8006f18:	693a      	ldr	r2, [r7, #16]
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f003 0203 	and.w	r2, r3, #3
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	005b      	lsls	r3, r3, #1
 8006f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	693a      	ldr	r2, [r7, #16]
 8006f38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f000 8094 	beq.w	8007070 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f48:	4b52      	ldr	r3, [pc, #328]	@ (8007094 <HAL_GPIO_Init+0x2c0>)
 8006f4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f4c:	4a51      	ldr	r2, [pc, #324]	@ (8007094 <HAL_GPIO_Init+0x2c0>)
 8006f4e:	f043 0301 	orr.w	r3, r3, #1
 8006f52:	6613      	str	r3, [r2, #96]	@ 0x60
 8006f54:	4b4f      	ldr	r3, [pc, #316]	@ (8007094 <HAL_GPIO_Init+0x2c0>)
 8006f56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f58:	f003 0301 	and.w	r3, r3, #1
 8006f5c:	60bb      	str	r3, [r7, #8]
 8006f5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006f60:	4a4d      	ldr	r2, [pc, #308]	@ (8007098 <HAL_GPIO_Init+0x2c4>)
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	089b      	lsrs	r3, r3, #2
 8006f66:	3302      	adds	r3, #2
 8006f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	f003 0303 	and.w	r3, r3, #3
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	220f      	movs	r2, #15
 8006f78:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7c:	43db      	mvns	r3, r3
 8006f7e:	693a      	ldr	r2, [r7, #16]
 8006f80:	4013      	ands	r3, r2
 8006f82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006f8a:	d00d      	beq.n	8006fa8 <HAL_GPIO_Init+0x1d4>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a43      	ldr	r2, [pc, #268]	@ (800709c <HAL_GPIO_Init+0x2c8>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d007      	beq.n	8006fa4 <HAL_GPIO_Init+0x1d0>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a42      	ldr	r2, [pc, #264]	@ (80070a0 <HAL_GPIO_Init+0x2cc>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d101      	bne.n	8006fa0 <HAL_GPIO_Init+0x1cc>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e004      	b.n	8006faa <HAL_GPIO_Init+0x1d6>
 8006fa0:	2307      	movs	r3, #7
 8006fa2:	e002      	b.n	8006faa <HAL_GPIO_Init+0x1d6>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e000      	b.n	8006faa <HAL_GPIO_Init+0x1d6>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	697a      	ldr	r2, [r7, #20]
 8006fac:	f002 0203 	and.w	r2, r2, #3
 8006fb0:	0092      	lsls	r2, r2, #2
 8006fb2:	4093      	lsls	r3, r2
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006fba:	4937      	ldr	r1, [pc, #220]	@ (8007098 <HAL_GPIO_Init+0x2c4>)
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	089b      	lsrs	r3, r3, #2
 8006fc0:	3302      	adds	r3, #2
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006fc8:	4b36      	ldr	r3, [pc, #216]	@ (80070a4 <HAL_GPIO_Init+0x2d0>)
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	43db      	mvns	r3, r3
 8006fd2:	693a      	ldr	r2, [r7, #16]
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d003      	beq.n	8006fec <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8006fe4:	693a      	ldr	r2, [r7, #16]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006fec:	4a2d      	ldr	r2, [pc, #180]	@ (80070a4 <HAL_GPIO_Init+0x2d0>)
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006ff2:	4b2c      	ldr	r3, [pc, #176]	@ (80070a4 <HAL_GPIO_Init+0x2d0>)
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	43db      	mvns	r3, r3
 8006ffc:	693a      	ldr	r2, [r7, #16]
 8006ffe:	4013      	ands	r3, r2
 8007000:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d003      	beq.n	8007016 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	4313      	orrs	r3, r2
 8007014:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007016:	4a23      	ldr	r2, [pc, #140]	@ (80070a4 <HAL_GPIO_Init+0x2d0>)
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800701c:	4b21      	ldr	r3, [pc, #132]	@ (80070a4 <HAL_GPIO_Init+0x2d0>)
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	43db      	mvns	r3, r3
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	4013      	ands	r3, r2
 800702a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007034:	2b00      	cmp	r3, #0
 8007036:	d003      	beq.n	8007040 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8007038:	693a      	ldr	r2, [r7, #16]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	4313      	orrs	r3, r2
 800703e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007040:	4a18      	ldr	r2, [pc, #96]	@ (80070a4 <HAL_GPIO_Init+0x2d0>)
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007046:	4b17      	ldr	r3, [pc, #92]	@ (80070a4 <HAL_GPIO_Init+0x2d0>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	43db      	mvns	r3, r3
 8007050:	693a      	ldr	r2, [r7, #16]
 8007052:	4013      	ands	r3, r2
 8007054:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d003      	beq.n	800706a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4313      	orrs	r3, r2
 8007068:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800706a:	4a0e      	ldr	r2, [pc, #56]	@ (80070a4 <HAL_GPIO_Init+0x2d0>)
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	3301      	adds	r3, #1
 8007074:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	fa22 f303 	lsr.w	r3, r2, r3
 8007080:	2b00      	cmp	r3, #0
 8007082:	f47f aeaf 	bne.w	8006de4 <HAL_GPIO_Init+0x10>
  }
}
 8007086:	bf00      	nop
 8007088:	bf00      	nop
 800708a:	371c      	adds	r7, #28
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr
 8007094:	40021000 	.word	0x40021000
 8007098:	40010000 	.word	0x40010000
 800709c:	48000400 	.word	0x48000400
 80070a0:	48000800 	.word	0x48000800
 80070a4:	40010400 	.word	0x40010400

080070a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	460b      	mov	r3, r1
 80070b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	691a      	ldr	r2, [r3, #16]
 80070b8:	887b      	ldrh	r3, [r7, #2]
 80070ba:	4013      	ands	r3, r2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80070c0:	2301      	movs	r3, #1
 80070c2:	73fb      	strb	r3, [r7, #15]
 80070c4:	e001      	b.n	80070ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80070c6:	2300      	movs	r3, #0
 80070c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80070ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	460b      	mov	r3, r1
 80070e2:	807b      	strh	r3, [r7, #2]
 80070e4:	4613      	mov	r3, r2
 80070e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80070e8:	787b      	ldrb	r3, [r7, #1]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d003      	beq.n	80070f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80070ee:	887a      	ldrh	r2, [r7, #2]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80070f4:	e002      	b.n	80070fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80070f6:	887a      	ldrh	r2, [r7, #2]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007108:	b480      	push	{r7}
 800710a:	b085      	sub	sp, #20
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	460b      	mov	r3, r1
 8007112:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	695b      	ldr	r3, [r3, #20]
 8007118:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800711a:	887a      	ldrh	r2, [r7, #2]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	4013      	ands	r3, r2
 8007120:	041a      	lsls	r2, r3, #16
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	43d9      	mvns	r1, r3
 8007126:	887b      	ldrh	r3, [r7, #2]
 8007128:	400b      	ands	r3, r1
 800712a:	431a      	orrs	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	619a      	str	r2, [r3, #24]
}
 8007130:	bf00      	nop
 8007132:	3714      	adds	r7, #20
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	4603      	mov	r3, r0
 8007144:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007146:	4b08      	ldr	r3, [pc, #32]	@ (8007168 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007148:	695a      	ldr	r2, [r3, #20]
 800714a:	88fb      	ldrh	r3, [r7, #6]
 800714c:	4013      	ands	r3, r2
 800714e:	2b00      	cmp	r3, #0
 8007150:	d006      	beq.n	8007160 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007152:	4a05      	ldr	r2, [pc, #20]	@ (8007168 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007154:	88fb      	ldrh	r3, [r7, #6]
 8007156:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007158:	88fb      	ldrh	r3, [r7, #6]
 800715a:	4618      	mov	r0, r3
 800715c:	f7fa fdce 	bl	8001cfc <HAL_GPIO_EXTI_Callback>
  }
}
 8007160:	bf00      	nop
 8007162:	3708      	adds	r7, #8
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	40010400 	.word	0x40010400

0800716c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e08d      	b.n	800729a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d106      	bne.n	8007198 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f7fa fd5a 	bl	8001c4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2224      	movs	r2, #36	@ 0x24
 800719c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f022 0201 	bic.w	r2, r2, #1
 80071ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80071bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80071cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d107      	bne.n	80071e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	689a      	ldr	r2, [r3, #8]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80071e2:	609a      	str	r2, [r3, #8]
 80071e4:	e006      	b.n	80071f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80071f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d108      	bne.n	800720e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685a      	ldr	r2, [r3, #4]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800720a:	605a      	str	r2, [r3, #4]
 800720c:	e007      	b.n	800721e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	685a      	ldr	r2, [r3, #4]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800721c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	6812      	ldr	r2, [r2, #0]
 8007228:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800722c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007230:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007240:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	691a      	ldr	r2, [r3, #16]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	695b      	ldr	r3, [r3, #20]
 800724a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	699b      	ldr	r3, [r3, #24]
 8007252:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	430a      	orrs	r2, r1
 800725a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	69d9      	ldr	r1, [r3, #28]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6a1a      	ldr	r2, [r3, #32]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	430a      	orrs	r2, r1
 800726a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f042 0201 	orr.w	r2, r2, #1
 800727a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2220      	movs	r2, #32
 8007286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3708      	adds	r7, #8
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
	...

080072a4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b088      	sub	sp, #32
 80072a8:	af02      	add	r7, sp, #8
 80072aa:	60f8      	str	r0, [r7, #12]
 80072ac:	4608      	mov	r0, r1
 80072ae:	4611      	mov	r1, r2
 80072b0:	461a      	mov	r2, r3
 80072b2:	4603      	mov	r3, r0
 80072b4:	817b      	strh	r3, [r7, #10]
 80072b6:	460b      	mov	r3, r1
 80072b8:	813b      	strh	r3, [r7, #8]
 80072ba:	4613      	mov	r3, r2
 80072bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	2b20      	cmp	r3, #32
 80072c8:	f040 80f9 	bne.w	80074be <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80072cc:	6a3b      	ldr	r3, [r7, #32]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d002      	beq.n	80072d8 <HAL_I2C_Mem_Write+0x34>
 80072d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d105      	bne.n	80072e4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072de:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e0ed      	b.n	80074c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d101      	bne.n	80072f2 <HAL_I2C_Mem_Write+0x4e>
 80072ee:	2302      	movs	r3, #2
 80072f0:	e0e6      	b.n	80074c0 <HAL_I2C_Mem_Write+0x21c>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80072fa:	f7fe f979 	bl	80055f0 <HAL_GetTick>
 80072fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	9300      	str	r3, [sp, #0]
 8007304:	2319      	movs	r3, #25
 8007306:	2201      	movs	r2, #1
 8007308:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f000 f955 	bl	80075bc <I2C_WaitOnFlagUntilTimeout>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	e0d1      	b.n	80074c0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2221      	movs	r2, #33	@ 0x21
 8007320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2240      	movs	r2, #64	@ 0x40
 8007328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6a3a      	ldr	r2, [r7, #32]
 8007336:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800733c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007344:	88f8      	ldrh	r0, [r7, #6]
 8007346:	893a      	ldrh	r2, [r7, #8]
 8007348:	8979      	ldrh	r1, [r7, #10]
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	9301      	str	r3, [sp, #4]
 800734e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	4603      	mov	r3, r0
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 f8b9 	bl	80074cc <I2C_RequestMemoryWrite>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d005      	beq.n	800736c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e0a9      	b.n	80074c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007370:	b29b      	uxth	r3, r3
 8007372:	2bff      	cmp	r3, #255	@ 0xff
 8007374:	d90e      	bls.n	8007394 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	22ff      	movs	r2, #255	@ 0xff
 800737a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007380:	b2da      	uxtb	r2, r3
 8007382:	8979      	ldrh	r1, [r7, #10]
 8007384:	2300      	movs	r3, #0
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f000 fad9 	bl	8007944 <I2C_TransferConfig>
 8007392:	e00f      	b.n	80073b4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007398:	b29a      	uxth	r2, r3
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073a2:	b2da      	uxtb	r2, r3
 80073a4:	8979      	ldrh	r1, [r7, #10]
 80073a6:	2300      	movs	r3, #0
 80073a8:	9300      	str	r3, [sp, #0]
 80073aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f000 fac8 	bl	8007944 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073b4:	697a      	ldr	r2, [r7, #20]
 80073b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 f958 	bl	800766e <I2C_WaitOnTXISFlagUntilTimeout>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d001      	beq.n	80073c8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	e07b      	b.n	80074c0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073cc:	781a      	ldrb	r2, [r3, #0]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d8:	1c5a      	adds	r2, r3, #1
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	3b01      	subs	r3, #1
 80073e6:	b29a      	uxth	r2, r3
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073f0:	3b01      	subs	r3, #1
 80073f2:	b29a      	uxth	r2, r3
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d034      	beq.n	800746c <HAL_I2C_Mem_Write+0x1c8>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007406:	2b00      	cmp	r3, #0
 8007408:	d130      	bne.n	800746c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	9300      	str	r3, [sp, #0]
 800740e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007410:	2200      	movs	r2, #0
 8007412:	2180      	movs	r1, #128	@ 0x80
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f000 f8d1 	bl	80075bc <I2C_WaitOnFlagUntilTimeout>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d001      	beq.n	8007424 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e04d      	b.n	80074c0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007428:	b29b      	uxth	r3, r3
 800742a:	2bff      	cmp	r3, #255	@ 0xff
 800742c:	d90e      	bls.n	800744c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	22ff      	movs	r2, #255	@ 0xff
 8007432:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007438:	b2da      	uxtb	r2, r3
 800743a:	8979      	ldrh	r1, [r7, #10]
 800743c:	2300      	movs	r3, #0
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f000 fa7d 	bl	8007944 <I2C_TransferConfig>
 800744a:	e00f      	b.n	800746c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007450:	b29a      	uxth	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800745a:	b2da      	uxtb	r2, r3
 800745c:	8979      	ldrh	r1, [r7, #10]
 800745e:	2300      	movs	r3, #0
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f000 fa6c 	bl	8007944 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007470:	b29b      	uxth	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d19e      	bne.n	80073b4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007476:	697a      	ldr	r2, [r7, #20]
 8007478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f000 f93e 	bl	80076fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d001      	beq.n	800748a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	e01a      	b.n	80074c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2220      	movs	r2, #32
 8007490:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	6859      	ldr	r1, [r3, #4]
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	4b0a      	ldr	r3, [pc, #40]	@ (80074c8 <HAL_I2C_Mem_Write+0x224>)
 800749e:	400b      	ands	r3, r1
 80074a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2220      	movs	r2, #32
 80074a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80074ba:	2300      	movs	r3, #0
 80074bc:	e000      	b.n	80074c0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80074be:	2302      	movs	r3, #2
  }
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3718      	adds	r7, #24
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	fe00e800 	.word	0xfe00e800

080074cc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af02      	add	r7, sp, #8
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	4608      	mov	r0, r1
 80074d6:	4611      	mov	r1, r2
 80074d8:	461a      	mov	r2, r3
 80074da:	4603      	mov	r3, r0
 80074dc:	817b      	strh	r3, [r7, #10]
 80074de:	460b      	mov	r3, r1
 80074e0:	813b      	strh	r3, [r7, #8]
 80074e2:	4613      	mov	r3, r2
 80074e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80074e6:	88fb      	ldrh	r3, [r7, #6]
 80074e8:	b2da      	uxtb	r2, r3
 80074ea:	8979      	ldrh	r1, [r7, #10]
 80074ec:	4b20      	ldr	r3, [pc, #128]	@ (8007570 <I2C_RequestMemoryWrite+0xa4>)
 80074ee:	9300      	str	r3, [sp, #0]
 80074f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f000 fa25 	bl	8007944 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074fa:	69fa      	ldr	r2, [r7, #28]
 80074fc:	69b9      	ldr	r1, [r7, #24]
 80074fe:	68f8      	ldr	r0, [r7, #12]
 8007500:	f000 f8b5 	bl	800766e <I2C_WaitOnTXISFlagUntilTimeout>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d001      	beq.n	800750e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e02c      	b.n	8007568 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800750e:	88fb      	ldrh	r3, [r7, #6]
 8007510:	2b01      	cmp	r3, #1
 8007512:	d105      	bne.n	8007520 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007514:	893b      	ldrh	r3, [r7, #8]
 8007516:	b2da      	uxtb	r2, r3
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	629a      	str	r2, [r3, #40]	@ 0x28
 800751e:	e015      	b.n	800754c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007520:	893b      	ldrh	r3, [r7, #8]
 8007522:	0a1b      	lsrs	r3, r3, #8
 8007524:	b29b      	uxth	r3, r3
 8007526:	b2da      	uxtb	r2, r3
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800752e:	69fa      	ldr	r2, [r7, #28]
 8007530:	69b9      	ldr	r1, [r7, #24]
 8007532:	68f8      	ldr	r0, [r7, #12]
 8007534:	f000 f89b 	bl	800766e <I2C_WaitOnTXISFlagUntilTimeout>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d001      	beq.n	8007542 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e012      	b.n	8007568 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007542:	893b      	ldrh	r3, [r7, #8]
 8007544:	b2da      	uxtb	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	9300      	str	r3, [sp, #0]
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	2200      	movs	r2, #0
 8007554:	2180      	movs	r1, #128	@ 0x80
 8007556:	68f8      	ldr	r0, [r7, #12]
 8007558:	f000 f830 	bl	80075bc <I2C_WaitOnFlagUntilTimeout>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d001      	beq.n	8007566 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e000      	b.n	8007568 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3710      	adds	r7, #16
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	80002000 	.word	0x80002000

08007574 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	699b      	ldr	r3, [r3, #24]
 8007582:	f003 0302 	and.w	r3, r3, #2
 8007586:	2b02      	cmp	r3, #2
 8007588:	d103      	bne.n	8007592 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2200      	movs	r2, #0
 8007590:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	f003 0301 	and.w	r3, r3, #1
 800759c:	2b01      	cmp	r3, #1
 800759e:	d007      	beq.n	80075b0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	699a      	ldr	r2, [r3, #24]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f042 0201 	orr.w	r2, r2, #1
 80075ae:	619a      	str	r2, [r3, #24]
  }
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	603b      	str	r3, [r7, #0]
 80075c8:	4613      	mov	r3, r2
 80075ca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075cc:	e03b      	b.n	8007646 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80075ce:	69ba      	ldr	r2, [r7, #24]
 80075d0:	6839      	ldr	r1, [r7, #0]
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f000 f8d6 	bl	8007784 <I2C_IsErrorOccurred>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e041      	b.n	8007666 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e8:	d02d      	beq.n	8007646 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075ea:	f7fe f801 	bl	80055f0 <HAL_GetTick>
 80075ee:	4602      	mov	r2, r0
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	1ad3      	subs	r3, r2, r3
 80075f4:	683a      	ldr	r2, [r7, #0]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d302      	bcc.n	8007600 <I2C_WaitOnFlagUntilTimeout+0x44>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d122      	bne.n	8007646 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	699a      	ldr	r2, [r3, #24]
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	4013      	ands	r3, r2
 800760a:	68ba      	ldr	r2, [r7, #8]
 800760c:	429a      	cmp	r2, r3
 800760e:	bf0c      	ite	eq
 8007610:	2301      	moveq	r3, #1
 8007612:	2300      	movne	r3, #0
 8007614:	b2db      	uxtb	r3, r3
 8007616:	461a      	mov	r2, r3
 8007618:	79fb      	ldrb	r3, [r7, #7]
 800761a:	429a      	cmp	r2, r3
 800761c:	d113      	bne.n	8007646 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007622:	f043 0220 	orr.w	r2, r3, #32
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2220      	movs	r2, #32
 800762e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e00f      	b.n	8007666 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	699a      	ldr	r2, [r3, #24]
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	4013      	ands	r3, r2
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	429a      	cmp	r2, r3
 8007654:	bf0c      	ite	eq
 8007656:	2301      	moveq	r3, #1
 8007658:	2300      	movne	r3, #0
 800765a:	b2db      	uxtb	r3, r3
 800765c:	461a      	mov	r2, r3
 800765e:	79fb      	ldrb	r3, [r7, #7]
 8007660:	429a      	cmp	r2, r3
 8007662:	d0b4      	beq.n	80075ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007664:	2300      	movs	r3, #0
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	60f8      	str	r0, [r7, #12]
 8007676:	60b9      	str	r1, [r7, #8]
 8007678:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800767a:	e033      	b.n	80076e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	68b9      	ldr	r1, [r7, #8]
 8007680:	68f8      	ldr	r0, [r7, #12]
 8007682:	f000 f87f 	bl	8007784 <I2C_IsErrorOccurred>
 8007686:	4603      	mov	r3, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	d001      	beq.n	8007690 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e031      	b.n	80076f4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007696:	d025      	beq.n	80076e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007698:	f7fd ffaa 	bl	80055f0 <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	68ba      	ldr	r2, [r7, #8]
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d302      	bcc.n	80076ae <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d11a      	bne.n	80076e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	699b      	ldr	r3, [r3, #24]
 80076b4:	f003 0302 	and.w	r3, r3, #2
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d013      	beq.n	80076e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076c0:	f043 0220 	orr.w	r2, r3, #32
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2220      	movs	r2, #32
 80076cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	e007      	b.n	80076f4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	f003 0302 	and.w	r3, r3, #2
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d1c4      	bne.n	800767c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80076f2:	2300      	movs	r3, #0
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007708:	e02f      	b.n	800776a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	68b9      	ldr	r1, [r7, #8]
 800770e:	68f8      	ldr	r0, [r7, #12]
 8007710:	f000 f838 	bl	8007784 <I2C_IsErrorOccurred>
 8007714:	4603      	mov	r3, r0
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	e02d      	b.n	800777a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800771e:	f7fd ff67 	bl	80055f0 <HAL_GetTick>
 8007722:	4602      	mov	r2, r0
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	429a      	cmp	r2, r3
 800772c:	d302      	bcc.n	8007734 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d11a      	bne.n	800776a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	f003 0320 	and.w	r3, r3, #32
 800773e:	2b20      	cmp	r3, #32
 8007740:	d013      	beq.n	800776a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007746:	f043 0220 	orr.w	r2, r3, #32
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2220      	movs	r2, #32
 8007752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e007      	b.n	800777a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	f003 0320 	and.w	r3, r3, #32
 8007774:	2b20      	cmp	r3, #32
 8007776:	d1c8      	bne.n	800770a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
	...

08007784 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b08a      	sub	sp, #40	@ 0x28
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007790:	2300      	movs	r3, #0
 8007792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	699b      	ldr	r3, [r3, #24]
 800779c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800779e:	2300      	movs	r3, #0
 80077a0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	f003 0310 	and.w	r3, r3, #16
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d068      	beq.n	8007882 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2210      	movs	r2, #16
 80077b6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80077b8:	e049      	b.n	800784e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c0:	d045      	beq.n	800784e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80077c2:	f7fd ff15 	bl	80055f0 <HAL_GetTick>
 80077c6:	4602      	mov	r2, r0
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	1ad3      	subs	r3, r2, r3
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d302      	bcc.n	80077d8 <I2C_IsErrorOccurred+0x54>
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d13a      	bne.n	800784e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077e2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80077ea:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	699b      	ldr	r3, [r3, #24]
 80077f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077fa:	d121      	bne.n	8007840 <I2C_IsErrorOccurred+0xbc>
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007802:	d01d      	beq.n	8007840 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007804:	7cfb      	ldrb	r3, [r7, #19]
 8007806:	2b20      	cmp	r3, #32
 8007808:	d01a      	beq.n	8007840 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	685a      	ldr	r2, [r3, #4]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007818:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800781a:	f7fd fee9 	bl	80055f0 <HAL_GetTick>
 800781e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007820:	e00e      	b.n	8007840 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007822:	f7fd fee5 	bl	80055f0 <HAL_GetTick>
 8007826:	4602      	mov	r2, r0
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	1ad3      	subs	r3, r2, r3
 800782c:	2b19      	cmp	r3, #25
 800782e:	d907      	bls.n	8007840 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007830:	6a3b      	ldr	r3, [r7, #32]
 8007832:	f043 0320 	orr.w	r3, r3, #32
 8007836:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800783e:	e006      	b.n	800784e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	699b      	ldr	r3, [r3, #24]
 8007846:	f003 0320 	and.w	r3, r3, #32
 800784a:	2b20      	cmp	r3, #32
 800784c:	d1e9      	bne.n	8007822 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	699b      	ldr	r3, [r3, #24]
 8007854:	f003 0320 	and.w	r3, r3, #32
 8007858:	2b20      	cmp	r3, #32
 800785a:	d003      	beq.n	8007864 <I2C_IsErrorOccurred+0xe0>
 800785c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007860:	2b00      	cmp	r3, #0
 8007862:	d0aa      	beq.n	80077ba <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007864:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007868:	2b00      	cmp	r3, #0
 800786a:	d103      	bne.n	8007874 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2220      	movs	r2, #32
 8007872:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007874:	6a3b      	ldr	r3, [r7, #32]
 8007876:	f043 0304 	orr.w	r3, r3, #4
 800787a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	699b      	ldr	r3, [r3, #24]
 8007888:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00b      	beq.n	80078ac <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	f043 0301 	orr.w	r3, r3, #1
 800789a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00b      	beq.n	80078ce <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80078b6:	6a3b      	ldr	r3, [r7, #32]
 80078b8:	f043 0308 	orr.w	r3, r3, #8
 80078bc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80078c6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00b      	beq.n	80078f0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80078d8:	6a3b      	ldr	r3, [r7, #32]
 80078da:	f043 0302 	orr.w	r3, r3, #2
 80078de:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80078f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d01c      	beq.n	8007932 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	f7ff fe3b 	bl	8007574 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	6859      	ldr	r1, [r3, #4]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	4b0d      	ldr	r3, [pc, #52]	@ (8007940 <I2C_IsErrorOccurred+0x1bc>)
 800790a:	400b      	ands	r3, r1
 800790c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007912:	6a3b      	ldr	r3, [r7, #32]
 8007914:	431a      	orrs	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2220      	movs	r2, #32
 800791e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007932:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007936:	4618      	mov	r0, r3
 8007938:	3728      	adds	r7, #40	@ 0x28
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	fe00e800 	.word	0xfe00e800

08007944 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007944:	b480      	push	{r7}
 8007946:	b087      	sub	sp, #28
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	607b      	str	r3, [r7, #4]
 800794e:	460b      	mov	r3, r1
 8007950:	817b      	strh	r3, [r7, #10]
 8007952:	4613      	mov	r3, r2
 8007954:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007956:	897b      	ldrh	r3, [r7, #10]
 8007958:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800795c:	7a7b      	ldrb	r3, [r7, #9]
 800795e:	041b      	lsls	r3, r3, #16
 8007960:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007964:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800796a:	6a3b      	ldr	r3, [r7, #32]
 800796c:	4313      	orrs	r3, r2
 800796e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007972:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	685a      	ldr	r2, [r3, #4]
 800797a:	6a3b      	ldr	r3, [r7, #32]
 800797c:	0d5b      	lsrs	r3, r3, #21
 800797e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007982:	4b08      	ldr	r3, [pc, #32]	@ (80079a4 <I2C_TransferConfig+0x60>)
 8007984:	430b      	orrs	r3, r1
 8007986:	43db      	mvns	r3, r3
 8007988:	ea02 0103 	and.w	r1, r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	430a      	orrs	r2, r1
 8007994:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007996:	bf00      	nop
 8007998:	371c      	adds	r7, #28
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr
 80079a2:	bf00      	nop
 80079a4:	03ff63ff 	.word	0x03ff63ff

080079a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079b8:	b2db      	uxtb	r3, r3
 80079ba:	2b20      	cmp	r3, #32
 80079bc:	d138      	bne.n	8007a30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d101      	bne.n	80079cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80079c8:	2302      	movs	r3, #2
 80079ca:	e032      	b.n	8007a32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2201      	movs	r2, #1
 80079d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2224      	movs	r2, #36	@ 0x24
 80079d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f022 0201 	bic.w	r2, r2, #1
 80079ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80079fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	6819      	ldr	r1, [r3, #0]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	683a      	ldr	r2, [r7, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f042 0201 	orr.w	r2, r2, #1
 8007a1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	e000      	b.n	8007a32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007a30:	2302      	movs	r3, #2
  }
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	370c      	adds	r7, #12
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr

08007a3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007a3e:	b480      	push	{r7}
 8007a40:	b085      	sub	sp, #20
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
 8007a46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	2b20      	cmp	r3, #32
 8007a52:	d139      	bne.n	8007ac8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d101      	bne.n	8007a62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007a5e:	2302      	movs	r3, #2
 8007a60:	e033      	b.n	8007aca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2224      	movs	r2, #36	@ 0x24
 8007a6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f022 0201 	bic.w	r2, r2, #1
 8007a80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007a90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	021b      	lsls	r3, r3, #8
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f042 0201 	orr.w	r2, r2, #1
 8007ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2220      	movs	r2, #32
 8007ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	e000      	b.n	8007aca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007ac8:	2302      	movs	r3, #2
  }
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3714      	adds	r7, #20
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr
	...

08007ad8 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b085      	sub	sp, #20
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8007b10 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ae4:	4a0a      	ldr	r2, [pc, #40]	@ (8007b10 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007ae6:	f043 0301 	orr.w	r3, r3, #1
 8007aea:	6613      	str	r3, [r2, #96]	@ 0x60
 8007aec:	4b08      	ldr	r3, [pc, #32]	@ (8007b10 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007af0:	f003 0301 	and.w	r3, r3, #1
 8007af4:	60fb      	str	r3, [r7, #12]
 8007af6:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8007af8:	4b06      	ldr	r3, [pc, #24]	@ (8007b14 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	4905      	ldr	r1, [pc, #20]	@ (8007b14 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	604b      	str	r3, [r1, #4]
}
 8007b04:	bf00      	nop
 8007b06:	3714      	adds	r7, #20
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr
 8007b10:	40021000 	.word	0x40021000
 8007b14:	40010000 	.word	0x40010000

08007b18 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d101      	bne.n	8007b2a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e0ef      	b.n	8007d0a <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d106      	bne.n	8007b44 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f00c fb62 	bl	8014208 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2203      	movs	r2, #3
 8007b48:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4618      	mov	r0, r3
 8007b58:	f005 fbed 	bl	800d336 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6818      	ldr	r0, [r3, #0]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	3304      	adds	r3, #4
 8007b64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007b66:	f005 fbc1 	bl	800d2ec <USB_CoreInit>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d005      	beq.n	8007b7c <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2202      	movs	r2, #2
 8007b74:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e0c6      	b.n	8007d0a <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2100      	movs	r1, #0
 8007b82:	4618      	mov	r0, r3
 8007b84:	f005 fbf2 	bl	800d36c <USB_SetCurrentMode>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d005      	beq.n	8007b9a <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2202      	movs	r2, #2
 8007b92:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e0b7      	b.n	8007d0a <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	73fb      	strb	r3, [r7, #15]
 8007b9e:	e03e      	b.n	8007c1e <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007ba0:	7bfa      	ldrb	r2, [r7, #15]
 8007ba2:	6879      	ldr	r1, [r7, #4]
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	009b      	lsls	r3, r3, #2
 8007ba8:	4413      	add	r3, r2
 8007baa:	00db      	lsls	r3, r3, #3
 8007bac:	440b      	add	r3, r1
 8007bae:	3311      	adds	r3, #17
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007bb4:	7bfa      	ldrb	r2, [r7, #15]
 8007bb6:	6879      	ldr	r1, [r7, #4]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	4413      	add	r3, r2
 8007bbe:	00db      	lsls	r3, r3, #3
 8007bc0:	440b      	add	r3, r1
 8007bc2:	3310      	adds	r3, #16
 8007bc4:	7bfa      	ldrb	r2, [r7, #15]
 8007bc6:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007bc8:	7bfa      	ldrb	r2, [r7, #15]
 8007bca:	6879      	ldr	r1, [r7, #4]
 8007bcc:	4613      	mov	r3, r2
 8007bce:	009b      	lsls	r3, r3, #2
 8007bd0:	4413      	add	r3, r2
 8007bd2:	00db      	lsls	r3, r3, #3
 8007bd4:	440b      	add	r3, r1
 8007bd6:	3313      	adds	r3, #19
 8007bd8:	2200      	movs	r2, #0
 8007bda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007bdc:	7bfa      	ldrb	r2, [r7, #15]
 8007bde:	6879      	ldr	r1, [r7, #4]
 8007be0:	4613      	mov	r3, r2
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	4413      	add	r3, r2
 8007be6:	00db      	lsls	r3, r3, #3
 8007be8:	440b      	add	r3, r1
 8007bea:	3320      	adds	r3, #32
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007bf0:	7bfa      	ldrb	r2, [r7, #15]
 8007bf2:	6879      	ldr	r1, [r7, #4]
 8007bf4:	4613      	mov	r3, r2
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	4413      	add	r3, r2
 8007bfa:	00db      	lsls	r3, r3, #3
 8007bfc:	440b      	add	r3, r1
 8007bfe:	3324      	adds	r3, #36	@ 0x24
 8007c00:	2200      	movs	r2, #0
 8007c02:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007c04:	7bfb      	ldrb	r3, [r7, #15]
 8007c06:	6879      	ldr	r1, [r7, #4]
 8007c08:	1c5a      	adds	r2, r3, #1
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	4413      	add	r3, r2
 8007c10:	00db      	lsls	r3, r3, #3
 8007c12:	440b      	add	r3, r1
 8007c14:	2200      	movs	r2, #0
 8007c16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c18:	7bfb      	ldrb	r3, [r7, #15]
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	73fb      	strb	r3, [r7, #15]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	791b      	ldrb	r3, [r3, #4]
 8007c22:	7bfa      	ldrb	r2, [r7, #15]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d3bb      	bcc.n	8007ba0 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c28:	2300      	movs	r3, #0
 8007c2a:	73fb      	strb	r3, [r7, #15]
 8007c2c:	e044      	b.n	8007cb8 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007c2e:	7bfa      	ldrb	r2, [r7, #15]
 8007c30:	6879      	ldr	r1, [r7, #4]
 8007c32:	4613      	mov	r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4413      	add	r3, r2
 8007c38:	00db      	lsls	r3, r3, #3
 8007c3a:	440b      	add	r3, r1
 8007c3c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007c40:	2200      	movs	r2, #0
 8007c42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007c44:	7bfa      	ldrb	r2, [r7, #15]
 8007c46:	6879      	ldr	r1, [r7, #4]
 8007c48:	4613      	mov	r3, r2
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4413      	add	r3, r2
 8007c4e:	00db      	lsls	r3, r3, #3
 8007c50:	440b      	add	r3, r1
 8007c52:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c56:	7bfa      	ldrb	r2, [r7, #15]
 8007c58:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007c5a:	7bfa      	ldrb	r2, [r7, #15]
 8007c5c:	6879      	ldr	r1, [r7, #4]
 8007c5e:	4613      	mov	r3, r2
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	4413      	add	r3, r2
 8007c64:	00db      	lsls	r3, r3, #3
 8007c66:	440b      	add	r3, r1
 8007c68:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007c70:	7bfa      	ldrb	r2, [r7, #15]
 8007c72:	6879      	ldr	r1, [r7, #4]
 8007c74:	4613      	mov	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	4413      	add	r3, r2
 8007c7a:	00db      	lsls	r3, r3, #3
 8007c7c:	440b      	add	r3, r1
 8007c7e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007c82:	2200      	movs	r2, #0
 8007c84:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007c86:	7bfa      	ldrb	r2, [r7, #15]
 8007c88:	6879      	ldr	r1, [r7, #4]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	4413      	add	r3, r2
 8007c90:	00db      	lsls	r3, r3, #3
 8007c92:	440b      	add	r3, r1
 8007c94:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007c98:	2200      	movs	r2, #0
 8007c9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007c9c:	7bfa      	ldrb	r2, [r7, #15]
 8007c9e:	6879      	ldr	r1, [r7, #4]
 8007ca0:	4613      	mov	r3, r2
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	4413      	add	r3, r2
 8007ca6:	00db      	lsls	r3, r3, #3
 8007ca8:	440b      	add	r3, r1
 8007caa:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007cae:	2200      	movs	r2, #0
 8007cb0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	73fb      	strb	r3, [r7, #15]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	791b      	ldrb	r3, [r3, #4]
 8007cbc:	7bfa      	ldrb	r2, [r7, #15]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d3b5      	bcc.n	8007c2e <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6818      	ldr	r0, [r3, #0]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	3304      	adds	r3, #4
 8007cca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ccc:	f005 fb5b 	bl	800d386 <USB_DevInit>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d005      	beq.n	8007ce2 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2202      	movs	r2, #2
 8007cda:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e013      	b.n	8007d0a <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	7adb      	ldrb	r3, [r3, #11]
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d102      	bne.n	8007cfe <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f001 fc4e 	bl	800959a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4618      	mov	r0, r3
 8007d04:	f007 f91d 	bl	800ef42 <USB_DevDisconnect>

  return HAL_OK;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3710      	adds	r7, #16
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}

08007d12 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007d12:	b580      	push	{r7, lr}
 8007d14:	b082      	sub	sp, #8
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d101      	bne.n	8007d28 <HAL_PCD_Start+0x16>
 8007d24:	2302      	movs	r3, #2
 8007d26:	e012      	b.n	8007d4e <HAL_PCD_Start+0x3c>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4618      	mov	r0, r3
 8007d36:	f005 fae7 	bl	800d308 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f007 f8e8 	bl	800ef14 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b084      	sub	sp, #16
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4618      	mov	r0, r3
 8007d64:	f007 f902 	bl	800ef6c <USB_ReadInterrupts>
 8007d68:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d003      	beq.n	8007d7c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 fb41 	bl	80083fc <PCD_EP_ISR_Handler>

    return;
 8007d7a:	e110      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d013      	beq.n	8007dae <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d98:	b292      	uxth	r2, r2
 8007d9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f00c fac3 	bl	801432a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007da4:	2100      	movs	r1, #0
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 f8fc 	bl	8007fa4 <HAL_PCD_SetAddress>

    return;
 8007dac:	e0f7      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d00c      	beq.n	8007dd2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007dc0:	b29a      	uxth	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007dca:	b292      	uxth	r2, r2
 8007dcc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007dd0:	e0e5      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d00c      	beq.n	8007df6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007de4:	b29a      	uxth	r2, r3
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007dee:	b292      	uxth	r2, r2
 8007df0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007df4:	e0d3      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d034      	beq.n	8007e6a <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f022 0204 	bic.w	r2, r2, #4
 8007e12:	b292      	uxth	r2, r2
 8007e14:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f022 0208 	bic.w	r2, r2, #8
 8007e2a:	b292      	uxth	r2, r2
 8007e2c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d107      	bne.n	8007e4a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007e42:	2100      	movs	r1, #0
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f00c fd4b 	bl	80148e0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f00c faa6 	bl	801439c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e58:	b29a      	uxth	r2, r3
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e62:	b292      	uxth	r2, r2
 8007e64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007e68:	e099      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d027      	beq.n	8007ec4 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f042 0208 	orr.w	r2, r2, #8
 8007e86:	b292      	uxth	r2, r2
 8007e88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e9e:	b292      	uxth	r2, r2
 8007ea0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007eac:	b29a      	uxth	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f042 0204 	orr.w	r2, r2, #4
 8007eb6:	b292      	uxth	r2, r2
 8007eb8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f00c fa53 	bl	8014368 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007ec2:	e06c      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d040      	beq.n	8007f50 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007ed6:	b29a      	uxth	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007ee0:	b292      	uxth	r2, r2
 8007ee2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d12b      	bne.n	8007f48 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007ef8:	b29a      	uxth	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f042 0204 	orr.w	r2, r2, #4
 8007f02:	b292      	uxth	r2, r2
 8007f04:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f042 0208 	orr.w	r2, r2, #8
 8007f1a:	b292      	uxth	r2, r2
 8007f1c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	089b      	lsrs	r3, r3, #2
 8007f34:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007f3e:	2101      	movs	r1, #1
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f00c fccd 	bl	80148e0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007f46:	e02a      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f00c fa0d 	bl	8014368 <HAL_PCD_SuspendCallback>
    return;
 8007f4e:	e026      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00f      	beq.n	8007f7a <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007f6c:	b292      	uxth	r2, r2
 8007f6e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f00c f9cb 	bl	801430e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007f78:	e011      	b.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d00c      	beq.n	8007f9e <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007f8c:	b29a      	uxth	r2, r3
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f96:	b292      	uxth	r2, r2
 8007f98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007f9c:	bf00      	nop
  }
}
 8007f9e:	3710      	adds	r7, #16
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b082      	sub	sp, #8
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	460b      	mov	r3, r1
 8007fae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007fb6:	2b01      	cmp	r3, #1
 8007fb8:	d101      	bne.n	8007fbe <HAL_PCD_SetAddress+0x1a>
 8007fba:	2302      	movs	r3, #2
 8007fbc:	e012      	b.n	8007fe4 <HAL_PCD_SetAddress+0x40>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	78fa      	ldrb	r2, [r7, #3]
 8007fca:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	78fa      	ldrb	r2, [r7, #3]
 8007fd2:	4611      	mov	r1, r2
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f006 ff89 	bl	800eeec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007fe2:	2300      	movs	r3, #0
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3708      	adds	r7, #8
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}

08007fec <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	4608      	mov	r0, r1
 8007ff6:	4611      	mov	r1, r2
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	70fb      	strb	r3, [r7, #3]
 8007ffe:	460b      	mov	r3, r1
 8008000:	803b      	strh	r3, [r7, #0]
 8008002:	4613      	mov	r3, r2
 8008004:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008006:	2300      	movs	r3, #0
 8008008:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800800a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800800e:	2b00      	cmp	r3, #0
 8008010:	da0e      	bge.n	8008030 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008012:	78fb      	ldrb	r3, [r7, #3]
 8008014:	f003 0207 	and.w	r2, r3, #7
 8008018:	4613      	mov	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	4413      	add	r3, r2
 800801e:	00db      	lsls	r3, r3, #3
 8008020:	3310      	adds	r3, #16
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	4413      	add	r3, r2
 8008026:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2201      	movs	r2, #1
 800802c:	705a      	strb	r2, [r3, #1]
 800802e:	e00e      	b.n	800804e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008030:	78fb      	ldrb	r3, [r7, #3]
 8008032:	f003 0207 	and.w	r2, r3, #7
 8008036:	4613      	mov	r3, r2
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	4413      	add	r3, r2
 800803c:	00db      	lsls	r3, r3, #3
 800803e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	4413      	add	r3, r2
 8008046:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800804e:	78fb      	ldrb	r3, [r7, #3]
 8008050:	f003 0307 	and.w	r3, r3, #7
 8008054:	b2da      	uxtb	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800805a:	883b      	ldrh	r3, [r7, #0]
 800805c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	78ba      	ldrb	r2, [r7, #2]
 8008068:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800806a:	78bb      	ldrb	r3, [r7, #2]
 800806c:	2b02      	cmp	r3, #2
 800806e:	d102      	bne.n	8008076 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800807c:	2b01      	cmp	r3, #1
 800807e:	d101      	bne.n	8008084 <HAL_PCD_EP_Open+0x98>
 8008080:	2302      	movs	r3, #2
 8008082:	e00e      	b.n	80080a2 <HAL_PCD_EP_Open+0xb6>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68f9      	ldr	r1, [r7, #12]
 8008092:	4618      	mov	r0, r3
 8008094:	f005 f9ac 	bl	800d3f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2200      	movs	r2, #0
 800809c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80080a0:	7afb      	ldrb	r3, [r7, #11]
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3710      	adds	r7, #16
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}

080080aa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b084      	sub	sp, #16
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
 80080b2:	460b      	mov	r3, r1
 80080b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80080b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	da0e      	bge.n	80080dc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80080be:	78fb      	ldrb	r3, [r7, #3]
 80080c0:	f003 0207 	and.w	r2, r3, #7
 80080c4:	4613      	mov	r3, r2
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	4413      	add	r3, r2
 80080ca:	00db      	lsls	r3, r3, #3
 80080cc:	3310      	adds	r3, #16
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	4413      	add	r3, r2
 80080d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2201      	movs	r2, #1
 80080d8:	705a      	strb	r2, [r3, #1]
 80080da:	e00e      	b.n	80080fa <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80080dc:	78fb      	ldrb	r3, [r7, #3]
 80080de:	f003 0207 	and.w	r2, r3, #7
 80080e2:	4613      	mov	r3, r2
 80080e4:	009b      	lsls	r3, r3, #2
 80080e6:	4413      	add	r3, r2
 80080e8:	00db      	lsls	r3, r3, #3
 80080ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	4413      	add	r3, r2
 80080f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80080fa:	78fb      	ldrb	r3, [r7, #3]
 80080fc:	f003 0307 	and.w	r3, r3, #7
 8008100:	b2da      	uxtb	r2, r3
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800810c:	2b01      	cmp	r3, #1
 800810e:	d101      	bne.n	8008114 <HAL_PCD_EP_Close+0x6a>
 8008110:	2302      	movs	r3, #2
 8008112:	e00e      	b.n	8008132 <HAL_PCD_EP_Close+0x88>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2201      	movs	r2, #1
 8008118:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68f9      	ldr	r1, [r7, #12]
 8008122:	4618      	mov	r0, r3
 8008124:	f005 fe4c 	bl	800ddc0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8008130:	2300      	movs	r3, #0
}
 8008132:	4618      	mov	r0, r3
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b086      	sub	sp, #24
 800813e:	af00      	add	r7, sp, #0
 8008140:	60f8      	str	r0, [r7, #12]
 8008142:	607a      	str	r2, [r7, #4]
 8008144:	603b      	str	r3, [r7, #0]
 8008146:	460b      	mov	r3, r1
 8008148:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800814a:	7afb      	ldrb	r3, [r7, #11]
 800814c:	f003 0207 	and.w	r2, r3, #7
 8008150:	4613      	mov	r3, r2
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	4413      	add	r3, r2
 8008156:	00db      	lsls	r3, r3, #3
 8008158:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	4413      	add	r3, r2
 8008160:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	2200      	movs	r2, #0
 8008172:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	2200      	movs	r2, #0
 8008178:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800817a:	7afb      	ldrb	r3, [r7, #11]
 800817c:	f003 0307 	and.w	r3, r3, #7
 8008180:	b2da      	uxtb	r2, r3
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	6979      	ldr	r1, [r7, #20]
 800818c:	4618      	mov	r0, r3
 800818e:	f006 f804 	bl	800e19a <USB_EPStartXfer>

  return HAL_OK;
 8008192:	2300      	movs	r3, #0
}
 8008194:	4618      	mov	r0, r3
 8008196:	3718      	adds	r7, #24
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}

0800819c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	460b      	mov	r3, r1
 80081a6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80081a8:	78fb      	ldrb	r3, [r7, #3]
 80081aa:	f003 0207 	and.w	r2, r3, #7
 80081ae:	6879      	ldr	r1, [r7, #4]
 80081b0:	4613      	mov	r3, r2
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	4413      	add	r3, r2
 80081b6:	00db      	lsls	r3, r3, #3
 80081b8:	440b      	add	r3, r1
 80081ba:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80081be:	681b      	ldr	r3, [r3, #0]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	607a      	str	r2, [r7, #4]
 80081d6:	603b      	str	r3, [r7, #0]
 80081d8:	460b      	mov	r3, r1
 80081da:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80081dc:	7afb      	ldrb	r3, [r7, #11]
 80081de:	f003 0207 	and.w	r2, r3, #7
 80081e2:	4613      	mov	r3, r2
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	4413      	add	r3, r2
 80081e8:	00db      	lsls	r3, r3, #3
 80081ea:	3310      	adds	r3, #16
 80081ec:	68fa      	ldr	r2, [r7, #12]
 80081ee:	4413      	add	r3, r2
 80081f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	683a      	ldr	r2, [r7, #0]
 80081fc:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	2201      	movs	r2, #1
 8008202:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	683a      	ldr	r2, [r7, #0]
 800820a:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	2200      	movs	r2, #0
 8008210:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	2201      	movs	r2, #1
 8008216:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008218:	7afb      	ldrb	r3, [r7, #11]
 800821a:	f003 0307 	and.w	r3, r3, #7
 800821e:	b2da      	uxtb	r2, r3
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	6979      	ldr	r1, [r7, #20]
 800822a:	4618      	mov	r0, r3
 800822c:	f005 ffb5 	bl	800e19a <USB_EPStartXfer>

  return HAL_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3718      	adds	r7, #24
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}

0800823a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800823a:	b580      	push	{r7, lr}
 800823c:	b084      	sub	sp, #16
 800823e:	af00      	add	r7, sp, #0
 8008240:	6078      	str	r0, [r7, #4]
 8008242:	460b      	mov	r3, r1
 8008244:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008246:	78fb      	ldrb	r3, [r7, #3]
 8008248:	f003 0307 	and.w	r3, r3, #7
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	7912      	ldrb	r2, [r2, #4]
 8008250:	4293      	cmp	r3, r2
 8008252:	d901      	bls.n	8008258 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e04c      	b.n	80082f2 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008258:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800825c:	2b00      	cmp	r3, #0
 800825e:	da0e      	bge.n	800827e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008260:	78fb      	ldrb	r3, [r7, #3]
 8008262:	f003 0207 	and.w	r2, r3, #7
 8008266:	4613      	mov	r3, r2
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	4413      	add	r3, r2
 800826c:	00db      	lsls	r3, r3, #3
 800826e:	3310      	adds	r3, #16
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	4413      	add	r3, r2
 8008274:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2201      	movs	r2, #1
 800827a:	705a      	strb	r2, [r3, #1]
 800827c:	e00c      	b.n	8008298 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800827e:	78fa      	ldrb	r2, [r7, #3]
 8008280:	4613      	mov	r3, r2
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	4413      	add	r3, r2
 8008286:	00db      	lsls	r3, r3, #3
 8008288:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	4413      	add	r3, r2
 8008290:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2200      	movs	r2, #0
 8008296:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2201      	movs	r2, #1
 800829c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800829e:	78fb      	ldrb	r3, [r7, #3]
 80082a0:	f003 0307 	and.w	r3, r3, #7
 80082a4:	b2da      	uxtb	r2, r3
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d101      	bne.n	80082b8 <HAL_PCD_EP_SetStall+0x7e>
 80082b4:	2302      	movs	r3, #2
 80082b6:	e01c      	b.n	80082f2 <HAL_PCD_EP_SetStall+0xb8>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	68f9      	ldr	r1, [r7, #12]
 80082c6:	4618      	mov	r0, r3
 80082c8:	f006 fd16 	bl	800ecf8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80082cc:	78fb      	ldrb	r3, [r7, #3]
 80082ce:	f003 0307 	and.w	r3, r3, #7
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d108      	bne.n	80082e8 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80082e0:	4619      	mov	r1, r3
 80082e2:	4610      	mov	r0, r2
 80082e4:	f006 fe52 	bl	800ef8c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3710      	adds	r7, #16
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}

080082fa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b084      	sub	sp, #16
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
 8008302:	460b      	mov	r3, r1
 8008304:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008306:	78fb      	ldrb	r3, [r7, #3]
 8008308:	f003 030f 	and.w	r3, r3, #15
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	7912      	ldrb	r2, [r2, #4]
 8008310:	4293      	cmp	r3, r2
 8008312:	d901      	bls.n	8008318 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e040      	b.n	800839a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008318:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800831c:	2b00      	cmp	r3, #0
 800831e:	da0e      	bge.n	800833e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008320:	78fb      	ldrb	r3, [r7, #3]
 8008322:	f003 0207 	and.w	r2, r3, #7
 8008326:	4613      	mov	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4413      	add	r3, r2
 800832c:	00db      	lsls	r3, r3, #3
 800832e:	3310      	adds	r3, #16
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	4413      	add	r3, r2
 8008334:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2201      	movs	r2, #1
 800833a:	705a      	strb	r2, [r3, #1]
 800833c:	e00e      	b.n	800835c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800833e:	78fb      	ldrb	r3, [r7, #3]
 8008340:	f003 0207 	and.w	r2, r3, #7
 8008344:	4613      	mov	r3, r2
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	4413      	add	r3, r2
 800834a:	00db      	lsls	r3, r3, #3
 800834c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	4413      	add	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2200      	movs	r2, #0
 8008360:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008362:	78fb      	ldrb	r3, [r7, #3]
 8008364:	f003 0307 	and.w	r3, r3, #7
 8008368:	b2da      	uxtb	r2, r3
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008374:	2b01      	cmp	r3, #1
 8008376:	d101      	bne.n	800837c <HAL_PCD_EP_ClrStall+0x82>
 8008378:	2302      	movs	r3, #2
 800837a:	e00e      	b.n	800839a <HAL_PCD_EP_ClrStall+0xa0>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	68f9      	ldr	r1, [r7, #12]
 800838a:	4618      	mov	r0, r3
 800838c:	f006 fd05 	bl	800ed9a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	3710      	adds	r7, #16
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b082      	sub	sp, #8
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
 80083aa:	460b      	mov	r3, r1
 80083ac:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d101      	bne.n	80083bc <HAL_PCD_EP_Flush+0x1a>
 80083b8:	2302      	movs	r3, #2
 80083ba:	e01b      	b.n	80083f4 <HAL_PCD_EP_Flush+0x52>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 80083c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	da09      	bge.n	80083e0 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	78fb      	ldrb	r3, [r7, #3]
 80083d2:	f003 0307 	and.w	r3, r3, #7
 80083d6:	4619      	mov	r1, r3
 80083d8:	4610      	mov	r0, r2
 80083da:	f004 fff2 	bl	800d3c2 <USB_FlushTxFifo>
 80083de:	e004      	b.n	80083ea <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4618      	mov	r0, r3
 80083e6:	f004 fff8 	bl	800d3da <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3708      	adds	r7, #8
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}

080083fc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b092      	sub	sp, #72	@ 0x48
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008404:	e333      	b.n	8008a6e <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800840e:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008410:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008412:	b2db      	uxtb	r3, r3
 8008414:	f003 030f 	and.w	r3, r3, #15
 8008418:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800841c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008420:	2b00      	cmp	r3, #0
 8008422:	f040 8108 	bne.w	8008636 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008426:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008428:	f003 0310 	and.w	r3, r3, #16
 800842c:	2b00      	cmp	r3, #0
 800842e:	d14c      	bne.n	80084ca <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	881b      	ldrh	r3, [r3, #0]
 8008436:	b29b      	uxth	r3, r3
 8008438:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800843c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008440:	813b      	strh	r3, [r7, #8]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	893b      	ldrh	r3, [r7, #8]
 8008448:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800844c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008450:	b29b      	uxth	r3, r3
 8008452:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	3310      	adds	r3, #16
 8008458:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008462:	b29b      	uxth	r3, r3
 8008464:	461a      	mov	r2, r3
 8008466:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008468:	781b      	ldrb	r3, [r3, #0]
 800846a:	00db      	lsls	r3, r3, #3
 800846c:	4413      	add	r3, r2
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	6812      	ldr	r2, [r2, #0]
 8008472:	4413      	add	r3, r2
 8008474:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008478:	881b      	ldrh	r3, [r3, #0]
 800847a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800847e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008480:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008482:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008484:	695a      	ldr	r2, [r3, #20]
 8008486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008488:	69db      	ldr	r3, [r3, #28]
 800848a:	441a      	add	r2, r3
 800848c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800848e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008490:	2100      	movs	r1, #0
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f00b ff21 	bl	80142da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	7b5b      	ldrb	r3, [r3, #13]
 800849c:	b2db      	uxtb	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f000 82e5 	beq.w	8008a6e <PCD_EP_ISR_Handler+0x672>
 80084a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	f040 82e0 	bne.w	8008a6e <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	7b5b      	ldrb	r3, [r3, #13]
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80084b8:	b2da      	uxtb	r2, r3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	735a      	strb	r2, [r3, #13]
 80084c8:	e2d1      	b.n	8008a6e <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80084d0:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	881b      	ldrh	r3, [r3, #0]
 80084d8:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80084da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80084dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d032      	beq.n	800854a <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	461a      	mov	r2, r3
 80084f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	00db      	lsls	r3, r3, #3
 80084f6:	4413      	add	r3, r2
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	6812      	ldr	r2, [r2, #0]
 80084fc:	4413      	add	r3, r2
 80084fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008502:	881b      	ldrh	r3, [r3, #0]
 8008504:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008508:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800850a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6818      	ldr	r0, [r3, #0]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008518:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800851a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800851c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800851e:	b29b      	uxth	r3, r3
 8008520:	f006 fd83 	bl	800f02a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	881b      	ldrh	r3, [r3, #0]
 800852a:	b29a      	uxth	r2, r3
 800852c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008530:	4013      	ands	r3, r2
 8008532:	817b      	strh	r3, [r7, #10]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	897a      	ldrh	r2, [r7, #10]
 800853a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800853e:	b292      	uxth	r2, r2
 8008540:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f00b fe9c 	bl	8014280 <HAL_PCD_SetupStageCallback>
 8008548:	e291      	b.n	8008a6e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800854a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800854e:	2b00      	cmp	r3, #0
 8008550:	f280 828d 	bge.w	8008a6e <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	b29a      	uxth	r2, r3
 800855c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008560:	4013      	ands	r3, r2
 8008562:	81fb      	strh	r3, [r7, #14]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	89fa      	ldrh	r2, [r7, #14]
 800856a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800856e:	b292      	uxth	r2, r2
 8008570:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800857a:	b29b      	uxth	r3, r3
 800857c:	461a      	mov	r2, r3
 800857e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	00db      	lsls	r3, r3, #3
 8008584:	4413      	add	r3, r2
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	6812      	ldr	r2, [r2, #0]
 800858a:	4413      	add	r3, r2
 800858c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008590:	881b      	ldrh	r3, [r3, #0]
 8008592:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008598:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800859a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800859c:	69db      	ldr	r3, [r3, #28]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d019      	beq.n	80085d6 <PCD_EP_ISR_Handler+0x1da>
 80085a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085a4:	695b      	ldr	r3, [r3, #20]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d015      	beq.n	80085d6 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6818      	ldr	r0, [r3, #0]
 80085ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085b0:	6959      	ldr	r1, [r3, #20]
 80085b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085b4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80085b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085b8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	f006 fd35 	bl	800f02a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80085c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085c2:	695a      	ldr	r2, [r3, #20]
 80085c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085c6:	69db      	ldr	r3, [r3, #28]
 80085c8:	441a      	add	r2, r3
 80085ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085cc:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80085ce:	2100      	movs	r1, #0
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f00b fe67 	bl	80142a4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	881b      	ldrh	r3, [r3, #0]
 80085dc:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80085de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f040 8242 	bne.w	8008a6e <PCD_EP_ISR_Handler+0x672>
 80085ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085ec:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80085f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80085f4:	f000 823b 	beq.w	8008a6e <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	881b      	ldrh	r3, [r3, #0]
 80085fe:	b29b      	uxth	r3, r3
 8008600:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008604:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008608:	81bb      	strh	r3, [r7, #12]
 800860a:	89bb      	ldrh	r3, [r7, #12]
 800860c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008610:	81bb      	strh	r3, [r7, #12]
 8008612:	89bb      	ldrh	r3, [r7, #12]
 8008614:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008618:	81bb      	strh	r3, [r7, #12]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	89bb      	ldrh	r3, [r7, #12]
 8008620:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008624:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008628:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800862c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008630:	b29b      	uxth	r3, r3
 8008632:	8013      	strh	r3, [r2, #0]
 8008634:	e21b      	b.n	8008a6e <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	461a      	mov	r2, r3
 800863c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	4413      	add	r3, r2
 8008644:	881b      	ldrh	r3, [r3, #0]
 8008646:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008648:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800864c:	2b00      	cmp	r3, #0
 800864e:	f280 80f1 	bge.w	8008834 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	4413      	add	r3, r2
 8008660:	881b      	ldrh	r3, [r3, #0]
 8008662:	b29a      	uxth	r2, r3
 8008664:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008668:	4013      	ands	r3, r2
 800866a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	461a      	mov	r2, r3
 8008672:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	4413      	add	r3, r2
 800867a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800867c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008680:	b292      	uxth	r2, r2
 8008682:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008684:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008688:	4613      	mov	r3, r2
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	4413      	add	r3, r2
 800868e:	00db      	lsls	r3, r3, #3
 8008690:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	4413      	add	r3, r2
 8008698:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800869a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800869c:	7b1b      	ldrb	r3, [r3, #12]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d123      	bne.n	80086ea <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	461a      	mov	r2, r3
 80086ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	00db      	lsls	r3, r3, #3
 80086b4:	4413      	add	r3, r2
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	6812      	ldr	r2, [r2, #0]
 80086ba:	4413      	add	r3, r2
 80086bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086c0:	881b      	ldrh	r3, [r3, #0]
 80086c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086c6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80086ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 808b 	beq.w	80087ea <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6818      	ldr	r0, [r3, #0]
 80086d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086da:	6959      	ldr	r1, [r3, #20]
 80086dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086de:	88da      	ldrh	r2, [r3, #6]
 80086e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80086e4:	f006 fca1 	bl	800f02a <USB_ReadPMA>
 80086e8:	e07f      	b.n	80087ea <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80086ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086ec:	78db      	ldrb	r3, [r3, #3]
 80086ee:	2b02      	cmp	r3, #2
 80086f0:	d109      	bne.n	8008706 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80086f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80086f4:	461a      	mov	r2, r3
 80086f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 f9c6 	bl	8008a8a <HAL_PCD_EP_DB_Receive>
 80086fe:	4603      	mov	r3, r0
 8008700:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008704:	e071      	b.n	80087ea <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	461a      	mov	r2, r3
 800870c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	4413      	add	r3, r2
 8008714:	881b      	ldrh	r3, [r3, #0]
 8008716:	b29b      	uxth	r3, r3
 8008718:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800871c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008720:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	461a      	mov	r2, r3
 8008728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	441a      	add	r2, r3
 8008730:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008732:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008736:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800873a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800873e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008742:	b29b      	uxth	r3, r3
 8008744:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	461a      	mov	r2, r3
 800874c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	4413      	add	r3, r2
 8008754:	881b      	ldrh	r3, [r3, #0]
 8008756:	b29b      	uxth	r3, r3
 8008758:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800875c:	2b00      	cmp	r3, #0
 800875e:	d022      	beq.n	80087a6 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008768:	b29b      	uxth	r3, r3
 800876a:	461a      	mov	r2, r3
 800876c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	00db      	lsls	r3, r3, #3
 8008772:	4413      	add	r3, r2
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	6812      	ldr	r2, [r2, #0]
 8008778:	4413      	add	r3, r2
 800877a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800877e:	881b      	ldrh	r3, [r3, #0]
 8008780:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008784:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008788:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800878c:	2b00      	cmp	r3, #0
 800878e:	d02c      	beq.n	80087ea <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6818      	ldr	r0, [r3, #0]
 8008794:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008796:	6959      	ldr	r1, [r3, #20]
 8008798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800879a:	891a      	ldrh	r2, [r3, #8]
 800879c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80087a0:	f006 fc43 	bl	800f02a <USB_ReadPMA>
 80087a4:	e021      	b.n	80087ea <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	461a      	mov	r2, r3
 80087b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	00db      	lsls	r3, r3, #3
 80087b8:	4413      	add	r3, r2
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	6812      	ldr	r2, [r2, #0]
 80087be:	4413      	add	r3, r2
 80087c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087c4:	881b      	ldrh	r3, [r3, #0]
 80087c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80087ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d009      	beq.n	80087ea <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6818      	ldr	r0, [r3, #0]
 80087da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087dc:	6959      	ldr	r1, [r3, #20]
 80087de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087e0:	895a      	ldrh	r2, [r3, #10]
 80087e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80087e6:	f006 fc20 	bl	800f02a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80087ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087ec:	69da      	ldr	r2, [r3, #28]
 80087ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80087f2:	441a      	add	r2, r3
 80087f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087f6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80087f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087fa:	695a      	ldr	r2, [r3, #20]
 80087fc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008800:	441a      	add	r2, r3
 8008802:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008804:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008808:	699b      	ldr	r3, [r3, #24]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d005      	beq.n	800881a <PCD_EP_ISR_Handler+0x41e>
 800880e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	429a      	cmp	r2, r3
 8008818:	d206      	bcs.n	8008828 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800881a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	4619      	mov	r1, r3
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f00b fd3f 	bl	80142a4 <HAL_PCD_DataOutStageCallback>
 8008826:	e005      	b.n	8008834 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800882e:	4618      	mov	r0, r3
 8008830:	f005 fcb3 	bl	800e19a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008834:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800883a:	2b00      	cmp	r3, #0
 800883c:	f000 8117 	beq.w	8008a6e <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008840:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008844:	4613      	mov	r3, r2
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	4413      	add	r3, r2
 800884a:	00db      	lsls	r3, r3, #3
 800884c:	3310      	adds	r3, #16
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	4413      	add	r3, r2
 8008852:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	461a      	mov	r2, r3
 800885a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800885e:	009b      	lsls	r3, r3, #2
 8008860:	4413      	add	r3, r2
 8008862:	881b      	ldrh	r3, [r3, #0]
 8008864:	b29b      	uxth	r3, r3
 8008866:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800886a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800886e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	461a      	mov	r2, r3
 8008876:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	441a      	add	r2, r3
 800887e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008880:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008884:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008888:	b29b      	uxth	r3, r3
 800888a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800888c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800888e:	78db      	ldrb	r3, [r3, #3]
 8008890:	2b01      	cmp	r3, #1
 8008892:	f040 80a1 	bne.w	80089d8 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8008896:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008898:	2200      	movs	r2, #0
 800889a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800889c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800889e:	7b1b      	ldrb	r3, [r3, #12]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f000 8092 	beq.w	80089ca <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80088a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80088a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d046      	beq.n	800893e <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80088b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088b2:	785b      	ldrb	r3, [r3, #1]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d126      	bne.n	8008906 <PCD_EP_ISR_Handler+0x50a>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	617b      	str	r3, [r7, #20]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	461a      	mov	r2, r3
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	4413      	add	r3, r2
 80088ce:	617b      	str	r3, [r7, #20]
 80088d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	00da      	lsls	r2, r3, #3
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	4413      	add	r3, r2
 80088da:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088de:	613b      	str	r3, [r7, #16]
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	881b      	ldrh	r3, [r3, #0]
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088ea:	b29a      	uxth	r2, r3
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	801a      	strh	r2, [r3, #0]
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	881b      	ldrh	r3, [r3, #0]
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088fe:	b29a      	uxth	r2, r3
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	801a      	strh	r2, [r3, #0]
 8008904:	e061      	b.n	80089ca <PCD_EP_ISR_Handler+0x5ce>
 8008906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008908:	785b      	ldrb	r3, [r3, #1]
 800890a:	2b01      	cmp	r3, #1
 800890c:	d15d      	bne.n	80089ca <PCD_EP_ISR_Handler+0x5ce>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	61fb      	str	r3, [r7, #28]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800891c:	b29b      	uxth	r3, r3
 800891e:	461a      	mov	r2, r3
 8008920:	69fb      	ldr	r3, [r7, #28]
 8008922:	4413      	add	r3, r2
 8008924:	61fb      	str	r3, [r7, #28]
 8008926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	00da      	lsls	r2, r3, #3
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	4413      	add	r3, r2
 8008930:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008934:	61bb      	str	r3, [r7, #24]
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2200      	movs	r2, #0
 800893a:	801a      	strh	r2, [r3, #0]
 800893c:	e045      	b.n	80089ca <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008944:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008946:	785b      	ldrb	r3, [r3, #1]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d126      	bne.n	800899a <PCD_EP_ISR_Handler+0x59e>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	627b      	str	r3, [r7, #36]	@ 0x24
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800895a:	b29b      	uxth	r3, r3
 800895c:	461a      	mov	r2, r3
 800895e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008960:	4413      	add	r3, r2
 8008962:	627b      	str	r3, [r7, #36]	@ 0x24
 8008964:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008966:	781b      	ldrb	r3, [r3, #0]
 8008968:	00da      	lsls	r2, r3, #3
 800896a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896c:	4413      	add	r3, r2
 800896e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008972:	623b      	str	r3, [r7, #32]
 8008974:	6a3b      	ldr	r3, [r7, #32]
 8008976:	881b      	ldrh	r3, [r3, #0]
 8008978:	b29b      	uxth	r3, r3
 800897a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800897e:	b29a      	uxth	r2, r3
 8008980:	6a3b      	ldr	r3, [r7, #32]
 8008982:	801a      	strh	r2, [r3, #0]
 8008984:	6a3b      	ldr	r3, [r7, #32]
 8008986:	881b      	ldrh	r3, [r3, #0]
 8008988:	b29b      	uxth	r3, r3
 800898a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800898e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008992:	b29a      	uxth	r2, r3
 8008994:	6a3b      	ldr	r3, [r7, #32]
 8008996:	801a      	strh	r2, [r3, #0]
 8008998:	e017      	b.n	80089ca <PCD_EP_ISR_Handler+0x5ce>
 800899a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800899c:	785b      	ldrb	r3, [r3, #1]
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d113      	bne.n	80089ca <PCD_EP_ISR_Handler+0x5ce>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	461a      	mov	r2, r3
 80089ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b0:	4413      	add	r3, r2
 80089b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80089b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089b6:	781b      	ldrb	r3, [r3, #0]
 80089b8:	00da      	lsls	r2, r3, #3
 80089ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089bc:	4413      	add	r3, r2
 80089be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80089c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c6:	2200      	movs	r2, #0
 80089c8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80089ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	4619      	mov	r1, r3
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f00b fc82 	bl	80142da <HAL_PCD_DataInStageCallback>
 80089d6:	e04a      	b.n	8008a6e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80089d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80089da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d13f      	bne.n	8008a62 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	461a      	mov	r2, r3
 80089ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	00db      	lsls	r3, r3, #3
 80089f4:	4413      	add	r3, r2
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	6812      	ldr	r2, [r2, #0]
 80089fa:	4413      	add	r3, r2
 80089fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a00:	881b      	ldrh	r3, [r3, #0]
 8008a02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a06:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8008a08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a0a:	699a      	ldr	r2, [r3, #24]
 8008a0c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d906      	bls.n	8008a20 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8008a12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a14:	699a      	ldr	r2, [r3, #24]
 8008a16:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a18:	1ad2      	subs	r2, r2, r3
 8008a1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a1c:	619a      	str	r2, [r3, #24]
 8008a1e:	e002      	b.n	8008a26 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8008a20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a22:	2200      	movs	r2, #0
 8008a24:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a28:	699b      	ldr	r3, [r3, #24]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d106      	bne.n	8008a3c <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008a2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	4619      	mov	r1, r3
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f00b fc50 	bl	80142da <HAL_PCD_DataInStageCallback>
 8008a3a:	e018      	b.n	8008a6e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008a3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a3e:	695a      	ldr	r2, [r3, #20]
 8008a40:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a42:	441a      	add	r2, r3
 8008a44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a46:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008a48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a4a:	69da      	ldr	r2, [r3, #28]
 8008a4c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a4e:	441a      	add	r2, r3
 8008a50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a52:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f005 fb9d 	bl	800e19a <USB_EPStartXfer>
 8008a60:	e005      	b.n	8008a6e <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008a62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008a64:	461a      	mov	r2, r3
 8008a66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 f917 	bl	8008c9c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	b21b      	sxth	r3, r3
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	f6ff acc3 	blt.w	8008406 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3748      	adds	r7, #72	@ 0x48
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}

08008a8a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008a8a:	b580      	push	{r7, lr}
 8008a8c:	b088      	sub	sp, #32
 8008a8e:	af00      	add	r7, sp, #0
 8008a90:	60f8      	str	r0, [r7, #12]
 8008a92:	60b9      	str	r1, [r7, #8]
 8008a94:	4613      	mov	r3, r2
 8008a96:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008a98:	88fb      	ldrh	r3, [r7, #6]
 8008a9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d07c      	beq.n	8008b9c <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	461a      	mov	r2, r3
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	781b      	ldrb	r3, [r3, #0]
 8008ab2:	00db      	lsls	r3, r3, #3
 8008ab4:	4413      	add	r3, r2
 8008ab6:	68fa      	ldr	r2, [r7, #12]
 8008ab8:	6812      	ldr	r2, [r2, #0]
 8008aba:	4413      	add	r3, r2
 8008abc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008ac0:	881b      	ldrh	r3, [r3, #0]
 8008ac2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ac6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	699a      	ldr	r2, [r3, #24]
 8008acc:	8b7b      	ldrh	r3, [r7, #26]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d306      	bcc.n	8008ae0 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	699a      	ldr	r2, [r3, #24]
 8008ad6:	8b7b      	ldrh	r3, [r7, #26]
 8008ad8:	1ad2      	subs	r2, r2, r3
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	619a      	str	r2, [r3, #24]
 8008ade:	e002      	b.n	8008ae6 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d123      	bne.n	8008b36 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	461a      	mov	r2, r3
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	4413      	add	r3, r2
 8008afc:	881b      	ldrh	r3, [r3, #0]
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b08:	833b      	strh	r3, [r7, #24]
 8008b0a:	8b3b      	ldrh	r3, [r7, #24]
 8008b0c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008b10:	833b      	strh	r3, [r7, #24]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	461a      	mov	r2, r3
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	441a      	add	r2, r3
 8008b20:	8b3b      	ldrh	r3, [r7, #24]
 8008b22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008b36:	88fb      	ldrh	r3, [r7, #6]
 8008b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d01f      	beq.n	8008b80 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	461a      	mov	r2, r3
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	4413      	add	r3, r2
 8008b4e:	881b      	ldrh	r3, [r3, #0]
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b5a:	82fb      	strh	r3, [r7, #22]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	461a      	mov	r2, r3
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	009b      	lsls	r3, r3, #2
 8008b68:	441a      	add	r2, r3
 8008b6a:	8afb      	ldrh	r3, [r7, #22]
 8008b6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b78:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008b80:	8b7b      	ldrh	r3, [r7, #26]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	f000 8085 	beq.w	8008c92 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	6818      	ldr	r0, [r3, #0]
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	6959      	ldr	r1, [r3, #20]
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	891a      	ldrh	r2, [r3, #8]
 8008b94:	8b7b      	ldrh	r3, [r7, #26]
 8008b96:	f006 fa48 	bl	800f02a <USB_ReadPMA>
 8008b9a:	e07a      	b.n	8008c92 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	461a      	mov	r2, r3
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	781b      	ldrb	r3, [r3, #0]
 8008bac:	00db      	lsls	r3, r3, #3
 8008bae:	4413      	add	r3, r2
 8008bb0:	68fa      	ldr	r2, [r7, #12]
 8008bb2:	6812      	ldr	r2, [r2, #0]
 8008bb4:	4413      	add	r3, r2
 8008bb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008bba:	881b      	ldrh	r3, [r3, #0]
 8008bbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bc0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	699a      	ldr	r2, [r3, #24]
 8008bc6:	8b7b      	ldrh	r3, [r7, #26]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d306      	bcc.n	8008bda <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	699a      	ldr	r2, [r3, #24]
 8008bd0:	8b7b      	ldrh	r3, [r7, #26]
 8008bd2:	1ad2      	subs	r2, r2, r3
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	619a      	str	r2, [r3, #24]
 8008bd8:	e002      	b.n	8008be0 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	699b      	ldr	r3, [r3, #24]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d123      	bne.n	8008c30 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	461a      	mov	r2, r3
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	781b      	ldrb	r3, [r3, #0]
 8008bf2:	009b      	lsls	r3, r3, #2
 8008bf4:	4413      	add	r3, r2
 8008bf6:	881b      	ldrh	r3, [r3, #0]
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c02:	83fb      	strh	r3, [r7, #30]
 8008c04:	8bfb      	ldrh	r3, [r7, #30]
 8008c06:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008c0a:	83fb      	strh	r3, [r7, #30]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	461a      	mov	r2, r3
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	441a      	add	r2, r3
 8008c1a:	8bfb      	ldrh	r3, [r7, #30]
 8008c1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008c30:	88fb      	ldrh	r3, [r7, #6]
 8008c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d11f      	bne.n	8008c7a <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	461a      	mov	r2, r3
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	4413      	add	r3, r2
 8008c48:	881b      	ldrh	r3, [r3, #0]
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c54:	83bb      	strh	r3, [r7, #28]
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	441a      	add	r2, r3
 8008c64:	8bbb      	ldrh	r3, [r7, #28]
 8008c66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c72:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008c7a:	8b7b      	ldrh	r3, [r7, #26]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d008      	beq.n	8008c92 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6818      	ldr	r0, [r3, #0]
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	6959      	ldr	r1, [r3, #20]
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	895a      	ldrh	r2, [r3, #10]
 8008c8c:	8b7b      	ldrh	r3, [r7, #26]
 8008c8e:	f006 f9cc 	bl	800f02a <USB_ReadPMA>
    }
  }

  return count;
 8008c92:	8b7b      	ldrh	r3, [r7, #26]
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3720      	adds	r7, #32
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b0a6      	sub	sp, #152	@ 0x98
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008caa:	88fb      	ldrh	r3, [r7, #6]
 8008cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	f000 81f7 	beq.w	80090a4 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	00db      	lsls	r3, r3, #3
 8008cc8:	4413      	add	r3, r2
 8008cca:	68fa      	ldr	r2, [r7, #12]
 8008ccc:	6812      	ldr	r2, [r2, #0]
 8008cce:	4413      	add	r3, r2
 8008cd0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cd4:	881b      	ldrh	r3, [r3, #0]
 8008cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cda:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	699a      	ldr	r2, [r3, #24]
 8008ce2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d907      	bls.n	8008cfa <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	699a      	ldr	r2, [r3, #24]
 8008cee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008cf2:	1ad2      	subs	r2, r2, r3
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	619a      	str	r2, [r3, #24]
 8008cf8:	e002      	b.n	8008d00 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	699b      	ldr	r3, [r3, #24]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f040 80e1 	bne.w	8008ecc <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	785b      	ldrb	r3, [r3, #1]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d126      	bne.n	8008d60 <HAL_PCD_EP_DB_Transmit+0xc4>
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	461a      	mov	r2, r3
 8008d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d26:	4413      	add	r3, r2
 8008d28:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	00da      	lsls	r2, r3, #3
 8008d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d32:	4413      	add	r3, r2
 8008d34:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d3c:	881b      	ldrh	r3, [r3, #0]
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d44:	b29a      	uxth	r2, r3
 8008d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d48:	801a      	strh	r2, [r3, #0]
 8008d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d4c:	881b      	ldrh	r3, [r3, #0]
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d58:	b29a      	uxth	r2, r3
 8008d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d5c:	801a      	strh	r2, [r3, #0]
 8008d5e:	e01a      	b.n	8008d96 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	785b      	ldrb	r3, [r3, #1]
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d116      	bne.n	8008d96 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	461a      	mov	r2, r3
 8008d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7c:	4413      	add	r3, r2
 8008d7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	00da      	lsls	r2, r3, #3
 8008d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d88:	4413      	add	r3, r2
 8008d8a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d92:	2200      	movs	r2, #0
 8008d94:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	785b      	ldrb	r3, [r3, #1]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d126      	bne.n	8008df2 <HAL_PCD_EP_DB_Transmit+0x156>
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	623b      	str	r3, [r7, #32]
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	461a      	mov	r2, r3
 8008db6:	6a3b      	ldr	r3, [r7, #32]
 8008db8:	4413      	add	r3, r2
 8008dba:	623b      	str	r3, [r7, #32]
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	00da      	lsls	r2, r3, #3
 8008dc2:	6a3b      	ldr	r3, [r7, #32]
 8008dc4:	4413      	add	r3, r2
 8008dc6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008dca:	61fb      	str	r3, [r7, #28]
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	881b      	ldrh	r3, [r3, #0]
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dd6:	b29a      	uxth	r2, r3
 8008dd8:	69fb      	ldr	r3, [r7, #28]
 8008dda:	801a      	strh	r2, [r3, #0]
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	881b      	ldrh	r3, [r3, #0]
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008de6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008dea:	b29a      	uxth	r2, r3
 8008dec:	69fb      	ldr	r3, [r7, #28]
 8008dee:	801a      	strh	r2, [r3, #0]
 8008df0:	e017      	b.n	8008e22 <HAL_PCD_EP_DB_Transmit+0x186>
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	785b      	ldrb	r3, [r3, #1]
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d113      	bne.n	8008e22 <HAL_PCD_EP_DB_Transmit+0x186>
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	461a      	mov	r2, r3
 8008e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e08:	4413      	add	r3, r2
 8008e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	00da      	lsls	r2, r3, #3
 8008e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e14:	4413      	add	r3, r2
 8008e16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1e:	2200      	movs	r2, #0
 8008e20:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	78db      	ldrb	r3, [r3, #3]
 8008e26:	2b02      	cmp	r3, #2
 8008e28:	d123      	bne.n	8008e72 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	461a      	mov	r2, r3
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	009b      	lsls	r3, r3, #2
 8008e36:	4413      	add	r3, r2
 8008e38:	881b      	ldrh	r3, [r3, #0]
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e44:	837b      	strh	r3, [r7, #26]
 8008e46:	8b7b      	ldrh	r3, [r7, #26]
 8008e48:	f083 0320 	eor.w	r3, r3, #32
 8008e4c:	837b      	strh	r3, [r7, #26]
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	461a      	mov	r2, r3
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	009b      	lsls	r3, r3, #2
 8008e5a:	441a      	add	r2, r3
 8008e5c:	8b7b      	ldrh	r3, [r7, #26]
 8008e5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	781b      	ldrb	r3, [r3, #0]
 8008e76:	4619      	mov	r1, r3
 8008e78:	68f8      	ldr	r0, [r7, #12]
 8008e7a:	f00b fa2e 	bl	80142da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008e7e:	88fb      	ldrh	r3, [r7, #6]
 8008e80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d01f      	beq.n	8008ec8 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	4413      	add	r3, r2
 8008e96:	881b      	ldrh	r3, [r3, #0]
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ea2:	833b      	strh	r3, [r7, #24]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	009b      	lsls	r3, r3, #2
 8008eb0:	441a      	add	r2, r3
 8008eb2:	8b3b      	ldrh	r3, [r7, #24]
 8008eb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008eb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ebc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	e31f      	b.n	800950c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008ecc:	88fb      	ldrh	r3, [r7, #6]
 8008ece:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d021      	beq.n	8008f1a <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	461a      	mov	r2, r3
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	009b      	lsls	r3, r3, #2
 8008ee2:	4413      	add	r3, r2
 8008ee4:	881b      	ldrh	r3, [r3, #0]
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008eec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ef0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	461a      	mov	r2, r3
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	781b      	ldrb	r3, [r3, #0]
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	441a      	add	r2, r3
 8008f02:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008f06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008f12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	f040 82ca 	bne.w	80094ba <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	695a      	ldr	r2, [r3, #20]
 8008f2a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f2e:	441a      	add	r2, r3
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	69da      	ldr	r2, [r3, #28]
 8008f38:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f3c:	441a      	add	r2, r3
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	6a1a      	ldr	r2, [r3, #32]
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	691b      	ldr	r3, [r3, #16]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d309      	bcc.n	8008f62 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	6a1a      	ldr	r2, [r3, #32]
 8008f58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f5a:	1ad2      	subs	r2, r2, r3
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	621a      	str	r2, [r3, #32]
 8008f60:	e015      	b.n	8008f8e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	6a1b      	ldr	r3, [r3, #32]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d107      	bne.n	8008f7a <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008f6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f6e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008f78:	e009      	b.n	8008f8e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	6a1b      	ldr	r3, [r3, #32]
 8008f86:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	785b      	ldrb	r3, [r3, #1]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d15f      	bne.n	8009056 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fa4:	b29b      	uxth	r3, r3
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008faa:	4413      	add	r3, r2
 8008fac:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	00da      	lsls	r2, r3, #3
 8008fb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fb6:	4413      	add	r3, r2
 8008fb8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fc0:	881b      	ldrh	r3, [r3, #0]
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008fc8:	b29a      	uxth	r2, r3
 8008fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fcc:	801a      	strh	r2, [r3, #0]
 8008fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10a      	bne.n	8008fea <HAL_PCD_EP_DB_Transmit+0x34e>
 8008fd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fd6:	881b      	ldrh	r3, [r3, #0]
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fe2:	b29a      	uxth	r2, r3
 8008fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fe6:	801a      	strh	r2, [r3, #0]
 8008fe8:	e051      	b.n	800908e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008fea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fec:	2b3e      	cmp	r3, #62	@ 0x3e
 8008fee:	d816      	bhi.n	800901e <HAL_PCD_EP_DB_Transmit+0x382>
 8008ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ff2:	085b      	lsrs	r3, r3, #1
 8008ff4:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ff8:	f003 0301 	and.w	r3, r3, #1
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d002      	beq.n	8009006 <HAL_PCD_EP_DB_Transmit+0x36a>
 8009000:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009002:	3301      	adds	r3, #1
 8009004:	653b      	str	r3, [r7, #80]	@ 0x50
 8009006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	b29a      	uxth	r2, r3
 800900c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800900e:	b29b      	uxth	r3, r3
 8009010:	029b      	lsls	r3, r3, #10
 8009012:	b29b      	uxth	r3, r3
 8009014:	4313      	orrs	r3, r2
 8009016:	b29a      	uxth	r2, r3
 8009018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800901a:	801a      	strh	r2, [r3, #0]
 800901c:	e037      	b.n	800908e <HAL_PCD_EP_DB_Transmit+0x3f2>
 800901e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009020:	095b      	lsrs	r3, r3, #5
 8009022:	653b      	str	r3, [r7, #80]	@ 0x50
 8009024:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009026:	f003 031f 	and.w	r3, r3, #31
 800902a:	2b00      	cmp	r3, #0
 800902c:	d102      	bne.n	8009034 <HAL_PCD_EP_DB_Transmit+0x398>
 800902e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009030:	3b01      	subs	r3, #1
 8009032:	653b      	str	r3, [r7, #80]	@ 0x50
 8009034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009036:	881b      	ldrh	r3, [r3, #0]
 8009038:	b29a      	uxth	r2, r3
 800903a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800903c:	b29b      	uxth	r3, r3
 800903e:	029b      	lsls	r3, r3, #10
 8009040:	b29b      	uxth	r3, r3
 8009042:	4313      	orrs	r3, r2
 8009044:	b29b      	uxth	r3, r3
 8009046:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800904a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800904e:	b29a      	uxth	r2, r3
 8009050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009052:	801a      	strh	r2, [r3, #0]
 8009054:	e01b      	b.n	800908e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	785b      	ldrb	r3, [r3, #1]
 800905a:	2b01      	cmp	r3, #1
 800905c:	d117      	bne.n	800908e <HAL_PCD_EP_DB_Transmit+0x3f2>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800906c:	b29b      	uxth	r3, r3
 800906e:	461a      	mov	r2, r3
 8009070:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009072:	4413      	add	r3, r2
 8009074:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	00da      	lsls	r2, r3, #3
 800907c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800907e:	4413      	add	r3, r2
 8009080:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009084:	647b      	str	r3, [r7, #68]	@ 0x44
 8009086:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009088:	b29a      	uxth	r2, r3
 800908a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800908c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6818      	ldr	r0, [r3, #0]
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	6959      	ldr	r1, [r3, #20]
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	891a      	ldrh	r2, [r3, #8]
 800909a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800909c:	b29b      	uxth	r3, r3
 800909e:	f005 ff81 	bl	800efa4 <USB_WritePMA>
 80090a2:	e20a      	b.n	80094ba <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	461a      	mov	r2, r3
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	00db      	lsls	r3, r3, #3
 80090b6:	4413      	add	r3, r2
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	6812      	ldr	r2, [r2, #0]
 80090bc:	4413      	add	r3, r2
 80090be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090c2:	881b      	ldrh	r3, [r3, #0]
 80090c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090c8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	699a      	ldr	r2, [r3, #24]
 80090d0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80090d4:	429a      	cmp	r2, r3
 80090d6:	d307      	bcc.n	80090e8 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	699a      	ldr	r2, [r3, #24]
 80090dc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80090e0:	1ad2      	subs	r2, r2, r3
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	619a      	str	r2, [r3, #24]
 80090e6:	e002      	b.n	80090ee <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	2200      	movs	r2, #0
 80090ec:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	699b      	ldr	r3, [r3, #24]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f040 80f6 	bne.w	80092e4 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	785b      	ldrb	r3, [r3, #1]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d126      	bne.n	800914e <HAL_PCD_EP_DB_Transmit+0x4b2>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	677b      	str	r3, [r7, #116]	@ 0x74
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800910e:	b29b      	uxth	r3, r3
 8009110:	461a      	mov	r2, r3
 8009112:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009114:	4413      	add	r3, r2
 8009116:	677b      	str	r3, [r7, #116]	@ 0x74
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	00da      	lsls	r2, r3, #3
 800911e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009120:	4413      	add	r3, r2
 8009122:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009126:	673b      	str	r3, [r7, #112]	@ 0x70
 8009128:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800912a:	881b      	ldrh	r3, [r3, #0]
 800912c:	b29b      	uxth	r3, r3
 800912e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009132:	b29a      	uxth	r2, r3
 8009134:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009136:	801a      	strh	r2, [r3, #0]
 8009138:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800913a:	881b      	ldrh	r3, [r3, #0]
 800913c:	b29b      	uxth	r3, r3
 800913e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009142:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009146:	b29a      	uxth	r2, r3
 8009148:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800914a:	801a      	strh	r2, [r3, #0]
 800914c:	e01a      	b.n	8009184 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	785b      	ldrb	r3, [r3, #1]
 8009152:	2b01      	cmp	r3, #1
 8009154:	d116      	bne.n	8009184 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009164:	b29b      	uxth	r3, r3
 8009166:	461a      	mov	r2, r3
 8009168:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800916a:	4413      	add	r3, r2
 800916c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	00da      	lsls	r2, r3, #3
 8009174:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009176:	4413      	add	r3, r2
 8009178:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800917c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800917e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009180:	2200      	movs	r2, #0
 8009182:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	785b      	ldrb	r3, [r3, #1]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d12f      	bne.n	80091f4 <HAL_PCD_EP_DB_Transmit+0x558>
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	461a      	mov	r2, r3
 80091a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80091ac:	4413      	add	r3, r2
 80091ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	00da      	lsls	r2, r3, #3
 80091b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80091bc:	4413      	add	r3, r2
 80091be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80091c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80091c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091ca:	881b      	ldrh	r3, [r3, #0]
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091d8:	801a      	strh	r2, [r3, #0]
 80091da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091de:	881b      	ldrh	r3, [r3, #0]
 80091e0:	b29b      	uxth	r3, r3
 80091e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091ea:	b29a      	uxth	r2, r3
 80091ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091f0:	801a      	strh	r2, [r3, #0]
 80091f2:	e01c      	b.n	800922e <HAL_PCD_EP_DB_Transmit+0x592>
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	785b      	ldrb	r3, [r3, #1]
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d118      	bne.n	800922e <HAL_PCD_EP_DB_Transmit+0x592>
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009204:	b29b      	uxth	r3, r3
 8009206:	461a      	mov	r2, r3
 8009208:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800920c:	4413      	add	r3, r2
 800920e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	00da      	lsls	r2, r3, #3
 8009218:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800921c:	4413      	add	r3, r2
 800921e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009222:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009226:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800922a:	2200      	movs	r2, #0
 800922c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	78db      	ldrb	r3, [r3, #3]
 8009232:	2b02      	cmp	r3, #2
 8009234:	d127      	bne.n	8009286 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	461a      	mov	r2, r3
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	781b      	ldrb	r3, [r3, #0]
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	4413      	add	r3, r2
 8009244:	881b      	ldrh	r3, [r3, #0]
 8009246:	b29b      	uxth	r3, r3
 8009248:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800924c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009250:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009254:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009258:	f083 0320 	eor.w	r3, r3, #32
 800925c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	461a      	mov	r2, r3
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	009b      	lsls	r3, r3, #2
 800926c:	441a      	add	r2, r3
 800926e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009272:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009276:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800927a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800927e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009282:	b29b      	uxth	r3, r3
 8009284:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	4619      	mov	r1, r3
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	f00b f824 	bl	80142da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009292:	88fb      	ldrh	r3, [r7, #6]
 8009294:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009298:	2b00      	cmp	r3, #0
 800929a:	d121      	bne.n	80092e0 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	461a      	mov	r2, r3
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	4413      	add	r3, r2
 80092aa:	881b      	ldrh	r3, [r3, #0]
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092b6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	461a      	mov	r2, r3
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	009b      	lsls	r3, r3, #2
 80092c6:	441a      	add	r2, r3
 80092c8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80092cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80092d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092dc:	b29b      	uxth	r3, r3
 80092de:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80092e0:	2300      	movs	r3, #0
 80092e2:	e113      	b.n	800950c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80092e4:	88fb      	ldrh	r3, [r7, #6]
 80092e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d121      	bne.n	8009332 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	461a      	mov	r2, r3
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	009b      	lsls	r3, r3, #2
 80092fa:	4413      	add	r3, r2
 80092fc:	881b      	ldrh	r3, [r3, #0]
 80092fe:	b29b      	uxth	r3, r3
 8009300:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009304:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009308:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	461a      	mov	r2, r3
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	441a      	add	r2, r3
 800931a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800931e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009322:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009326:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800932a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800932e:	b29b      	uxth	r3, r3
 8009330:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009338:	2b01      	cmp	r3, #1
 800933a:	f040 80be 	bne.w	80094ba <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	695a      	ldr	r2, [r3, #20]
 8009342:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009346:	441a      	add	r2, r3
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	69da      	ldr	r2, [r3, #28]
 8009350:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009354:	441a      	add	r2, r3
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	6a1a      	ldr	r2, [r3, #32]
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	691b      	ldr	r3, [r3, #16]
 8009362:	429a      	cmp	r2, r3
 8009364:	d309      	bcc.n	800937a <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	691b      	ldr	r3, [r3, #16]
 800936a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	6a1a      	ldr	r2, [r3, #32]
 8009370:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009372:	1ad2      	subs	r2, r2, r3
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	621a      	str	r2, [r3, #32]
 8009378:	e015      	b.n	80093a6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	6a1b      	ldr	r3, [r3, #32]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d107      	bne.n	8009392 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8009382:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009386:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009390:	e009      	b.n	80093a6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	6a1b      	ldr	r3, [r3, #32]
 8009396:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	2200      	movs	r2, #0
 800939c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	2200      	movs	r2, #0
 80093a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	785b      	ldrb	r3, [r3, #1]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d15f      	bne.n	8009474 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093c2:	b29b      	uxth	r3, r3
 80093c4:	461a      	mov	r2, r3
 80093c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093c8:	4413      	add	r3, r2
 80093ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	00da      	lsls	r2, r3, #3
 80093d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093d4:	4413      	add	r3, r2
 80093d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80093da:	667b      	str	r3, [r7, #100]	@ 0x64
 80093dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093de:	881b      	ldrh	r3, [r3, #0]
 80093e0:	b29b      	uxth	r3, r3
 80093e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093e6:	b29a      	uxth	r2, r3
 80093e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093ea:	801a      	strh	r2, [r3, #0]
 80093ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d10a      	bne.n	8009408 <HAL_PCD_EP_DB_Transmit+0x76c>
 80093f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093f4:	881b      	ldrh	r3, [r3, #0]
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009400:	b29a      	uxth	r2, r3
 8009402:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009404:	801a      	strh	r2, [r3, #0]
 8009406:	e04e      	b.n	80094a6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009408:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800940a:	2b3e      	cmp	r3, #62	@ 0x3e
 800940c:	d816      	bhi.n	800943c <HAL_PCD_EP_DB_Transmit+0x7a0>
 800940e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009410:	085b      	lsrs	r3, r3, #1
 8009412:	663b      	str	r3, [r7, #96]	@ 0x60
 8009414:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009416:	f003 0301 	and.w	r3, r3, #1
 800941a:	2b00      	cmp	r3, #0
 800941c:	d002      	beq.n	8009424 <HAL_PCD_EP_DB_Transmit+0x788>
 800941e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009420:	3301      	adds	r3, #1
 8009422:	663b      	str	r3, [r7, #96]	@ 0x60
 8009424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009426:	881b      	ldrh	r3, [r3, #0]
 8009428:	b29a      	uxth	r2, r3
 800942a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800942c:	b29b      	uxth	r3, r3
 800942e:	029b      	lsls	r3, r3, #10
 8009430:	b29b      	uxth	r3, r3
 8009432:	4313      	orrs	r3, r2
 8009434:	b29a      	uxth	r2, r3
 8009436:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009438:	801a      	strh	r2, [r3, #0]
 800943a:	e034      	b.n	80094a6 <HAL_PCD_EP_DB_Transmit+0x80a>
 800943c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800943e:	095b      	lsrs	r3, r3, #5
 8009440:	663b      	str	r3, [r7, #96]	@ 0x60
 8009442:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009444:	f003 031f 	and.w	r3, r3, #31
 8009448:	2b00      	cmp	r3, #0
 800944a:	d102      	bne.n	8009452 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800944c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800944e:	3b01      	subs	r3, #1
 8009450:	663b      	str	r3, [r7, #96]	@ 0x60
 8009452:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009454:	881b      	ldrh	r3, [r3, #0]
 8009456:	b29a      	uxth	r2, r3
 8009458:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800945a:	b29b      	uxth	r3, r3
 800945c:	029b      	lsls	r3, r3, #10
 800945e:	b29b      	uxth	r3, r3
 8009460:	4313      	orrs	r3, r2
 8009462:	b29b      	uxth	r3, r3
 8009464:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009468:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800946c:	b29a      	uxth	r2, r3
 800946e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009470:	801a      	strh	r2, [r3, #0]
 8009472:	e018      	b.n	80094a6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	785b      	ldrb	r3, [r3, #1]
 8009478:	2b01      	cmp	r3, #1
 800947a:	d114      	bne.n	80094a6 <HAL_PCD_EP_DB_Transmit+0x80a>
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009484:	b29b      	uxth	r3, r3
 8009486:	461a      	mov	r2, r3
 8009488:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800948a:	4413      	add	r3, r2
 800948c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	00da      	lsls	r2, r3, #3
 8009494:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009496:	4413      	add	r3, r2
 8009498:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800949c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800949e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80094a0:	b29a      	uxth	r2, r3
 80094a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094a4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	6818      	ldr	r0, [r3, #0]
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	6959      	ldr	r1, [r3, #20]
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	895a      	ldrh	r2, [r3, #10]
 80094b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	f005 fd75 	bl	800efa4 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	461a      	mov	r2, r3
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	4413      	add	r3, r2
 80094c8:	881b      	ldrh	r3, [r3, #0]
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094d4:	82fb      	strh	r3, [r7, #22]
 80094d6:	8afb      	ldrh	r3, [r7, #22]
 80094d8:	f083 0310 	eor.w	r3, r3, #16
 80094dc:	82fb      	strh	r3, [r7, #22]
 80094de:	8afb      	ldrh	r3, [r7, #22]
 80094e0:	f083 0320 	eor.w	r3, r3, #32
 80094e4:	82fb      	strh	r3, [r7, #22]
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	461a      	mov	r2, r3
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	441a      	add	r2, r3
 80094f4:	8afb      	ldrh	r3, [r7, #22]
 80094f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009506:	b29b      	uxth	r3, r3
 8009508:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800950a:	2300      	movs	r3, #0
}
 800950c:	4618      	mov	r0, r3
 800950e:	3798      	adds	r7, #152	@ 0x98
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009514:	b480      	push	{r7}
 8009516:	b087      	sub	sp, #28
 8009518:	af00      	add	r7, sp, #0
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	607b      	str	r3, [r7, #4]
 800951e:	460b      	mov	r3, r1
 8009520:	817b      	strh	r3, [r7, #10]
 8009522:	4613      	mov	r3, r2
 8009524:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009526:	897b      	ldrh	r3, [r7, #10]
 8009528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800952c:	b29b      	uxth	r3, r3
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00b      	beq.n	800954a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009532:	897b      	ldrh	r3, [r7, #10]
 8009534:	f003 0207 	and.w	r2, r3, #7
 8009538:	4613      	mov	r3, r2
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	4413      	add	r3, r2
 800953e:	00db      	lsls	r3, r3, #3
 8009540:	3310      	adds	r3, #16
 8009542:	68fa      	ldr	r2, [r7, #12]
 8009544:	4413      	add	r3, r2
 8009546:	617b      	str	r3, [r7, #20]
 8009548:	e009      	b.n	800955e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800954a:	897a      	ldrh	r2, [r7, #10]
 800954c:	4613      	mov	r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	4413      	add	r3, r2
 8009552:	00db      	lsls	r3, r3, #3
 8009554:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009558:	68fa      	ldr	r2, [r7, #12]
 800955a:	4413      	add	r3, r2
 800955c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800955e:	893b      	ldrh	r3, [r7, #8]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d107      	bne.n	8009574 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	2200      	movs	r2, #0
 8009568:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	b29a      	uxth	r2, r3
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	80da      	strh	r2, [r3, #6]
 8009572:	e00b      	b.n	800958c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	2201      	movs	r2, #1
 8009578:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	b29a      	uxth	r2, r3
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	0c1b      	lsrs	r3, r3, #16
 8009586:	b29a      	uxth	r2, r3
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	371c      	adds	r7, #28
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800959a:	b480      	push	{r7}
 800959c:	b085      	sub	sp, #20
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2201      	movs	r2, #1
 80095ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80095be:	b29b      	uxth	r3, r3
 80095c0:	f043 0301 	orr.w	r3, r3, #1
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	f043 0302 	orr.w	r3, r3, #2
 80095d8:	b29a      	uxth	r2, r3
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80095e0:	2300      	movs	r3, #0
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3714      	adds	r7, #20
 80095e6:	46bd      	mov	sp, r7
 80095e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ec:	4770      	bx	lr
	...

080095f0 <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 80095f8:	4b0c      	ldr	r3, [pc, #48]	@ (800962c <HAL_PWR_EnableWakeUpPin+0x3c>)
 80095fa:	68da      	ldr	r2, [r3, #12]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f003 031f 	and.w	r3, r3, #31
 8009602:	43db      	mvns	r3, r3
 8009604:	401a      	ands	r2, r3
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	095b      	lsrs	r3, r3, #5
 800960a:	4908      	ldr	r1, [pc, #32]	@ (800962c <HAL_PWR_EnableWakeUpPin+0x3c>)
 800960c:	4313      	orrs	r3, r2
 800960e:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8009610:	4b06      	ldr	r3, [pc, #24]	@ (800962c <HAL_PWR_EnableWakeUpPin+0x3c>)
 8009612:	689a      	ldr	r2, [r3, #8]
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f003 031f 	and.w	r3, r3, #31
 800961a:	4904      	ldr	r1, [pc, #16]	@ (800962c <HAL_PWR_EnableWakeUpPin+0x3c>)
 800961c:	4313      	orrs	r3, r2
 800961e:	608b      	str	r3, [r1, #8]


}
 8009620:	bf00      	nop
 8009622:	370c      	adds	r7, #12
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr
 800962c:	40007000 	.word	0x40007000

08009630 <HAL_PWR_DisableWakeUpPin>:
  *         This parameter can be one of the following values:
  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 8009638:	4b07      	ldr	r3, [pc, #28]	@ (8009658 <HAL_PWR_DisableWakeUpPin+0x28>)
 800963a:	689a      	ldr	r2, [r3, #8]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f003 031f 	and.w	r3, r3, #31
 8009642:	43db      	mvns	r3, r3
 8009644:	4904      	ldr	r1, [pc, #16]	@ (8009658 <HAL_PWR_DisableWakeUpPin+0x28>)
 8009646:	4013      	ands	r3, r2
 8009648:	608b      	str	r3, [r1, #8]
}
 800964a:	bf00      	nop
 800964c:	370c      	adds	r7, #12
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr
 8009656:	bf00      	nop
 8009658:	40007000 	.word	0x40007000

0800965c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800965c:	b480      	push	{r7}
 800965e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009660:	4b04      	ldr	r3, [pc, #16]	@ (8009674 <HAL_PWREx_GetVoltageRange+0x18>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8009668:	4618      	mov	r0, r3
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	40007000 	.word	0x40007000

08009678 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009678:	b480      	push	{r7}
 800967a:	b085      	sub	sp, #20
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009686:	d130      	bne.n	80096ea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009688:	4b23      	ldr	r3, [pc, #140]	@ (8009718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009694:	d038      	beq.n	8009708 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009696:	4b20      	ldr	r3, [pc, #128]	@ (8009718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800969e:	4a1e      	ldr	r2, [pc, #120]	@ (8009718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80096a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80096a4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80096a6:	4b1d      	ldr	r3, [pc, #116]	@ (800971c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2232      	movs	r2, #50	@ 0x32
 80096ac:	fb02 f303 	mul.w	r3, r2, r3
 80096b0:	4a1b      	ldr	r2, [pc, #108]	@ (8009720 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80096b2:	fba2 2303 	umull	r2, r3, r2, r3
 80096b6:	0c9b      	lsrs	r3, r3, #18
 80096b8:	3301      	adds	r3, #1
 80096ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096bc:	e002      	b.n	80096c4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	3b01      	subs	r3, #1
 80096c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096c4:	4b14      	ldr	r3, [pc, #80]	@ (8009718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80096c6:	695b      	ldr	r3, [r3, #20]
 80096c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096d0:	d102      	bne.n	80096d8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d1f2      	bne.n	80096be <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80096d8:	4b0f      	ldr	r3, [pc, #60]	@ (8009718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80096da:	695b      	ldr	r3, [r3, #20]
 80096dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096e4:	d110      	bne.n	8009708 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80096e6:	2303      	movs	r3, #3
 80096e8:	e00f      	b.n	800970a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80096ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80096f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096f6:	d007      	beq.n	8009708 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80096f8:	4b07      	ldr	r3, [pc, #28]	@ (8009718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009700:	4a05      	ldr	r2, [pc, #20]	@ (8009718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009702:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009706:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	3714      	adds	r7, #20
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr
 8009716:	bf00      	nop
 8009718:	40007000 	.word	0x40007000
 800971c:	20000018 	.word	0x20000018
 8009720:	431bde83 	.word	0x431bde83

08009724 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8009724:	b480      	push	{r7}
 8009726:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8009728:	4b05      	ldr	r3, [pc, #20]	@ (8009740 <HAL_PWREx_EnableVddUSB+0x1c>)
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	4a04      	ldr	r2, [pc, #16]	@ (8009740 <HAL_PWREx_EnableVddUSB+0x1c>)
 800972e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009732:	6053      	str	r3, [r2, #4]
}
 8009734:	bf00      	nop
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
 800973e:	bf00      	nop
 8009740:	40007000 	.word	0x40007000

08009744 <HAL_PWREx_EnableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to set
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800974e:	2300      	movs	r3, #0
 8009750:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2b07      	cmp	r3, #7
 8009756:	d855      	bhi.n	8009804 <HAL_PWREx_EnableGPIOPullDown+0xc0>
 8009758:	a201      	add	r2, pc, #4	@ (adr r2, 8009760 <HAL_PWREx_EnableGPIOPullDown+0x1c>)
 800975a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800975e:	bf00      	nop
 8009760:	08009781 	.word	0x08009781
 8009764:	080097a5 	.word	0x080097a5
 8009768:	080097c5 	.word	0x080097c5
 800976c:	08009805 	.word	0x08009805
 8009770:	08009805 	.word	0x08009805
 8009774:	08009805 	.word	0x08009805
 8009778:	08009805 	.word	0x08009805
 800977c:	080097e1 	.word	0x080097e1
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8009780:	4b25      	ldr	r3, [pc, #148]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 8009782:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800978a:	4923      	ldr	r1, [pc, #140]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 800978c:	4313      	orrs	r3, r2
 800978e:	624b      	str	r3, [r1, #36]	@ 0x24
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 8009790:	4b21      	ldr	r3, [pc, #132]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 8009792:	6a1a      	ldr	r2, [r3, #32]
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800979a:	43db      	mvns	r3, r3
 800979c:	491e      	ldr	r1, [pc, #120]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 800979e:	4013      	ands	r3, r2
 80097a0:	620b      	str	r3, [r1, #32]
       break;
 80097a2:	e032      	b.n	800980a <HAL_PWREx_EnableGPIOPullDown+0xc6>
    case PWR_GPIO_B:
       SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 80097a4:	4b1c      	ldr	r3, [pc, #112]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	f023 0310 	bic.w	r3, r3, #16
 80097ae:	491a      	ldr	r1, [pc, #104]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097b0:	4313      	orrs	r3, r2
 80097b2:	62cb      	str	r3, [r1, #44]	@ 0x2c
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 80097b4:	4b18      	ldr	r3, [pc, #96]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	43db      	mvns	r3, r3
 80097bc:	4916      	ldr	r1, [pc, #88]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097be:	4013      	ands	r3, r2
 80097c0:	628b      	str	r3, [r1, #40]	@ 0x28
       break;
 80097c2:	e022      	b.n	800980a <HAL_PWREx_EnableGPIOPullDown+0xc6>
    case PWR_GPIO_C:
       SET_BIT(PWR->PDCRC, GPIONumber);
 80097c4:	4b14      	ldr	r3, [pc, #80]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097c8:	4913      	ldr	r1, [pc, #76]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	4313      	orrs	r3, r2
 80097ce:	634b      	str	r3, [r1, #52]	@ 0x34
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 80097d0:	4b11      	ldr	r3, [pc, #68]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	43db      	mvns	r3, r3
 80097d8:	490f      	ldr	r1, [pc, #60]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097da:	4013      	ands	r3, r2
 80097dc:	630b      	str	r3, [r1, #48]	@ 0x30
       break;
 80097de:	e014      	b.n	800980a <HAL_PWREx_EnableGPIOPullDown+0xc6>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80097e0:	4b0d      	ldr	r3, [pc, #52]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	f003 030b 	and.w	r3, r3, #11
 80097ea:	490b      	ldr	r1, [pc, #44]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097ec:	4313      	orrs	r3, r2
 80097ee:	65cb      	str	r3, [r1, #92]	@ 0x5c
#endif
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80097f0:	4b09      	ldr	r3, [pc, #36]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097f2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	f003 030b 	and.w	r3, r3, #11
 80097fa:	43db      	mvns	r3, r3
 80097fc:	4906      	ldr	r1, [pc, #24]	@ (8009818 <HAL_PWREx_EnableGPIOPullDown+0xd4>)
 80097fe:	4013      	ands	r3, r2
 8009800:	658b      	str	r3, [r1, #88]	@ 0x58
       break;
 8009802:	e002      	b.n	800980a <HAL_PWREx_EnableGPIOPullDown+0xc6>
       SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8009804:	2301      	movs	r3, #1
 8009806:	73fb      	strb	r3, [r7, #15]
      break;
 8009808:	bf00      	nop
  }

  return status;
 800980a:	7bfb      	ldrb	r3, [r7, #15]
}
 800980c:	4618      	mov	r0, r3
 800980e:	3714      	adds	r7, #20
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr
 8009818:	40007000 	.word	0x40007000

0800981c <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
 800981c:	b480      	push	{r7}
 800981e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 8009820:	4b05      	ldr	r3, [pc, #20]	@ (8009838 <HAL_PWREx_EnablePullUpPullDownConfig+0x1c>)
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	4a04      	ldr	r2, [pc, #16]	@ (8009838 <HAL_PWREx_EnablePullUpPullDownConfig+0x1c>)
 8009826:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800982a:	6093      	str	r3, [r2, #8]
}
 800982c:	bf00      	nop
 800982e:	46bd      	mov	sp, r7
 8009830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009834:	4770      	bx	lr
 8009836:	bf00      	nop
 8009838:	40007000 	.word	0x40007000

0800983c <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 800983c:	b480      	push	{r7}
 800983e:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 8009840:	4b09      	ldr	r3, [pc, #36]	@ (8009868 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f023 0307 	bic.w	r3, r3, #7
 8009848:	4a07      	ldr	r2, [pc, #28]	@ (8009868 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800984a:	f043 0304 	orr.w	r3, r3, #4
 800984e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009850:	4b06      	ldr	r3, [pc, #24]	@ (800986c <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8009852:	691b      	ldr	r3, [r3, #16]
 8009854:	4a05      	ldr	r2, [pc, #20]	@ (800986c <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8009856:	f043 0304 	orr.w	r3, r3, #4
 800985a:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800985c:	bf30      	wfi
}
 800985e:	bf00      	nop
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr
 8009868:	40007000 	.word	0x40007000
 800986c:	e000ed00 	.word	0xe000ed00

08009870 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b088      	sub	sp, #32
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d102      	bne.n	8009884 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800987e:	2301      	movs	r3, #1
 8009880:	f000 bc02 	b.w	800a088 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009884:	4b96      	ldr	r3, [pc, #600]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	f003 030c 	and.w	r3, r3, #12
 800988c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800988e:	4b94      	ldr	r3, [pc, #592]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009890:	68db      	ldr	r3, [r3, #12]
 8009892:	f003 0303 	and.w	r3, r3, #3
 8009896:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f003 0310 	and.w	r3, r3, #16
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	f000 80e4 	beq.w	8009a6e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d007      	beq.n	80098bc <HAL_RCC_OscConfig+0x4c>
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	2b0c      	cmp	r3, #12
 80098b0:	f040 808b 	bne.w	80099ca <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80098b4:	697b      	ldr	r3, [r7, #20]
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	f040 8087 	bne.w	80099ca <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80098bc:	4b88      	ldr	r3, [pc, #544]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f003 0302 	and.w	r3, r3, #2
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d005      	beq.n	80098d4 <HAL_RCC_OscConfig+0x64>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	699b      	ldr	r3, [r3, #24]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d101      	bne.n	80098d4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80098d0:	2301      	movs	r3, #1
 80098d2:	e3d9      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6a1a      	ldr	r2, [r3, #32]
 80098d8:	4b81      	ldr	r3, [pc, #516]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f003 0308 	and.w	r3, r3, #8
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d004      	beq.n	80098ee <HAL_RCC_OscConfig+0x7e>
 80098e4:	4b7e      	ldr	r3, [pc, #504]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80098ec:	e005      	b.n	80098fa <HAL_RCC_OscConfig+0x8a>
 80098ee:	4b7c      	ldr	r3, [pc, #496]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 80098f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80098f4:	091b      	lsrs	r3, r3, #4
 80098f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d223      	bcs.n	8009946 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6a1b      	ldr	r3, [r3, #32]
 8009902:	4618      	mov	r0, r3
 8009904:	f000 fdbe 	bl	800a484 <RCC_SetFlashLatencyFromMSIRange>
 8009908:	4603      	mov	r3, r0
 800990a:	2b00      	cmp	r3, #0
 800990c:	d001      	beq.n	8009912 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800990e:	2301      	movs	r3, #1
 8009910:	e3ba      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009912:	4b73      	ldr	r3, [pc, #460]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a72      	ldr	r2, [pc, #456]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009918:	f043 0308 	orr.w	r3, r3, #8
 800991c:	6013      	str	r3, [r2, #0]
 800991e:	4b70      	ldr	r3, [pc, #448]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6a1b      	ldr	r3, [r3, #32]
 800992a:	496d      	ldr	r1, [pc, #436]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 800992c:	4313      	orrs	r3, r2
 800992e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009930:	4b6b      	ldr	r3, [pc, #428]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	69db      	ldr	r3, [r3, #28]
 800993c:	021b      	lsls	r3, r3, #8
 800993e:	4968      	ldr	r1, [pc, #416]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009940:	4313      	orrs	r3, r2
 8009942:	604b      	str	r3, [r1, #4]
 8009944:	e025      	b.n	8009992 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009946:	4b66      	ldr	r3, [pc, #408]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a65      	ldr	r2, [pc, #404]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 800994c:	f043 0308 	orr.w	r3, r3, #8
 8009950:	6013      	str	r3, [r2, #0]
 8009952:	4b63      	ldr	r3, [pc, #396]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6a1b      	ldr	r3, [r3, #32]
 800995e:	4960      	ldr	r1, [pc, #384]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009960:	4313      	orrs	r3, r2
 8009962:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009964:	4b5e      	ldr	r3, [pc, #376]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	69db      	ldr	r3, [r3, #28]
 8009970:	021b      	lsls	r3, r3, #8
 8009972:	495b      	ldr	r1, [pc, #364]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009974:	4313      	orrs	r3, r2
 8009976:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009978:	69bb      	ldr	r3, [r7, #24]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d109      	bne.n	8009992 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a1b      	ldr	r3, [r3, #32]
 8009982:	4618      	mov	r0, r3
 8009984:	f000 fd7e 	bl	800a484 <RCC_SetFlashLatencyFromMSIRange>
 8009988:	4603      	mov	r3, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	d001      	beq.n	8009992 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800998e:	2301      	movs	r3, #1
 8009990:	e37a      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009992:	f000 fc81 	bl	800a298 <HAL_RCC_GetSysClockFreq>
 8009996:	4602      	mov	r2, r0
 8009998:	4b51      	ldr	r3, [pc, #324]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	091b      	lsrs	r3, r3, #4
 800999e:	f003 030f 	and.w	r3, r3, #15
 80099a2:	4950      	ldr	r1, [pc, #320]	@ (8009ae4 <HAL_RCC_OscConfig+0x274>)
 80099a4:	5ccb      	ldrb	r3, [r1, r3]
 80099a6:	f003 031f 	and.w	r3, r3, #31
 80099aa:	fa22 f303 	lsr.w	r3, r2, r3
 80099ae:	4a4e      	ldr	r2, [pc, #312]	@ (8009ae8 <HAL_RCC_OscConfig+0x278>)
 80099b0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80099b2:	4b4e      	ldr	r3, [pc, #312]	@ (8009aec <HAL_RCC_OscConfig+0x27c>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4618      	mov	r0, r3
 80099b8:	f7fa fd92 	bl	80044e0 <HAL_InitTick>
 80099bc:	4603      	mov	r3, r0
 80099be:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80099c0:	7bfb      	ldrb	r3, [r7, #15]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d052      	beq.n	8009a6c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80099c6:	7bfb      	ldrb	r3, [r7, #15]
 80099c8:	e35e      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	699b      	ldr	r3, [r3, #24]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d032      	beq.n	8009a38 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80099d2:	4b43      	ldr	r3, [pc, #268]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a42      	ldr	r2, [pc, #264]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 80099d8:	f043 0301 	orr.w	r3, r3, #1
 80099dc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80099de:	f7fb fe07 	bl	80055f0 <HAL_GetTick>
 80099e2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80099e4:	e008      	b.n	80099f8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80099e6:	f7fb fe03 	bl	80055f0 <HAL_GetTick>
 80099ea:	4602      	mov	r2, r0
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	1ad3      	subs	r3, r2, r3
 80099f0:	2b02      	cmp	r3, #2
 80099f2:	d901      	bls.n	80099f8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80099f4:	2303      	movs	r3, #3
 80099f6:	e347      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80099f8:	4b39      	ldr	r3, [pc, #228]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f003 0302 	and.w	r3, r3, #2
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d0f0      	beq.n	80099e6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009a04:	4b36      	ldr	r3, [pc, #216]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a35      	ldr	r2, [pc, #212]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a0a:	f043 0308 	orr.w	r3, r3, #8
 8009a0e:	6013      	str	r3, [r2, #0]
 8009a10:	4b33      	ldr	r3, [pc, #204]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a1b      	ldr	r3, [r3, #32]
 8009a1c:	4930      	ldr	r1, [pc, #192]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009a22:	4b2f      	ldr	r3, [pc, #188]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	69db      	ldr	r3, [r3, #28]
 8009a2e:	021b      	lsls	r3, r3, #8
 8009a30:	492b      	ldr	r1, [pc, #172]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a32:	4313      	orrs	r3, r2
 8009a34:	604b      	str	r3, [r1, #4]
 8009a36:	e01a      	b.n	8009a6e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009a38:	4b29      	ldr	r3, [pc, #164]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a28      	ldr	r2, [pc, #160]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a3e:	f023 0301 	bic.w	r3, r3, #1
 8009a42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009a44:	f7fb fdd4 	bl	80055f0 <HAL_GetTick>
 8009a48:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009a4a:	e008      	b.n	8009a5e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009a4c:	f7fb fdd0 	bl	80055f0 <HAL_GetTick>
 8009a50:	4602      	mov	r2, r0
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	1ad3      	subs	r3, r2, r3
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d901      	bls.n	8009a5e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	e314      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009a5e:	4b20      	ldr	r3, [pc, #128]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f003 0302 	and.w	r3, r3, #2
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d1f0      	bne.n	8009a4c <HAL_RCC_OscConfig+0x1dc>
 8009a6a:	e000      	b.n	8009a6e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009a6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f003 0301 	and.w	r3, r3, #1
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d073      	beq.n	8009b62 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	2b08      	cmp	r3, #8
 8009a7e:	d005      	beq.n	8009a8c <HAL_RCC_OscConfig+0x21c>
 8009a80:	69bb      	ldr	r3, [r7, #24]
 8009a82:	2b0c      	cmp	r3, #12
 8009a84:	d10e      	bne.n	8009aa4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	2b03      	cmp	r3, #3
 8009a8a:	d10b      	bne.n	8009aa4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a8c:	4b14      	ldr	r3, [pc, #80]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d063      	beq.n	8009b60 <HAL_RCC_OscConfig+0x2f0>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d15f      	bne.n	8009b60 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	e2f1      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	685b      	ldr	r3, [r3, #4]
 8009aa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009aac:	d106      	bne.n	8009abc <HAL_RCC_OscConfig+0x24c>
 8009aae:	4b0c      	ldr	r3, [pc, #48]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	4a0b      	ldr	r2, [pc, #44]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ab8:	6013      	str	r3, [r2, #0]
 8009aba:	e025      	b.n	8009b08 <HAL_RCC_OscConfig+0x298>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009ac4:	d114      	bne.n	8009af0 <HAL_RCC_OscConfig+0x280>
 8009ac6:	4b06      	ldr	r3, [pc, #24]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a05      	ldr	r2, [pc, #20]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009acc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009ad0:	6013      	str	r3, [r2, #0]
 8009ad2:	4b03      	ldr	r3, [pc, #12]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a02      	ldr	r2, [pc, #8]	@ (8009ae0 <HAL_RCC_OscConfig+0x270>)
 8009ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009adc:	6013      	str	r3, [r2, #0]
 8009ade:	e013      	b.n	8009b08 <HAL_RCC_OscConfig+0x298>
 8009ae0:	40021000 	.word	0x40021000
 8009ae4:	0801b4e8 	.word	0x0801b4e8
 8009ae8:	20000018 	.word	0x20000018
 8009aec:	2000001c 	.word	0x2000001c
 8009af0:	4ba0      	ldr	r3, [pc, #640]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a9f      	ldr	r2, [pc, #636]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009af6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009afa:	6013      	str	r3, [r2, #0]
 8009afc:	4b9d      	ldr	r3, [pc, #628]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a9c      	ldr	r2, [pc, #624]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009b02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d013      	beq.n	8009b38 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b10:	f7fb fd6e 	bl	80055f0 <HAL_GetTick>
 8009b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b16:	e008      	b.n	8009b2a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b18:	f7fb fd6a 	bl	80055f0 <HAL_GetTick>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	1ad3      	subs	r3, r2, r3
 8009b22:	2b64      	cmp	r3, #100	@ 0x64
 8009b24:	d901      	bls.n	8009b2a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009b26:	2303      	movs	r3, #3
 8009b28:	e2ae      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b2a:	4b92      	ldr	r3, [pc, #584]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d0f0      	beq.n	8009b18 <HAL_RCC_OscConfig+0x2a8>
 8009b36:	e014      	b.n	8009b62 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b38:	f7fb fd5a 	bl	80055f0 <HAL_GetTick>
 8009b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b3e:	e008      	b.n	8009b52 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b40:	f7fb fd56 	bl	80055f0 <HAL_GetTick>
 8009b44:	4602      	mov	r2, r0
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	1ad3      	subs	r3, r2, r3
 8009b4a:	2b64      	cmp	r3, #100	@ 0x64
 8009b4c:	d901      	bls.n	8009b52 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009b4e:	2303      	movs	r3, #3
 8009b50:	e29a      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b52:	4b88      	ldr	r3, [pc, #544]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d1f0      	bne.n	8009b40 <HAL_RCC_OscConfig+0x2d0>
 8009b5e:	e000      	b.n	8009b62 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f003 0302 	and.w	r3, r3, #2
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d060      	beq.n	8009c30 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009b6e:	69bb      	ldr	r3, [r7, #24]
 8009b70:	2b04      	cmp	r3, #4
 8009b72:	d005      	beq.n	8009b80 <HAL_RCC_OscConfig+0x310>
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	2b0c      	cmp	r3, #12
 8009b78:	d119      	bne.n	8009bae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	2b02      	cmp	r3, #2
 8009b7e:	d116      	bne.n	8009bae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b80:	4b7c      	ldr	r3, [pc, #496]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d005      	beq.n	8009b98 <HAL_RCC_OscConfig+0x328>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	68db      	ldr	r3, [r3, #12]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d101      	bne.n	8009b98 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009b94:	2301      	movs	r3, #1
 8009b96:	e277      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b98:	4b76      	ldr	r3, [pc, #472]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	691b      	ldr	r3, [r3, #16]
 8009ba4:	061b      	lsls	r3, r3, #24
 8009ba6:	4973      	ldr	r1, [pc, #460]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bac:	e040      	b.n	8009c30 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	68db      	ldr	r3, [r3, #12]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d023      	beq.n	8009bfe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009bb6:	4b6f      	ldr	r3, [pc, #444]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a6e      	ldr	r2, [pc, #440]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009bbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bc2:	f7fb fd15 	bl	80055f0 <HAL_GetTick>
 8009bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009bc8:	e008      	b.n	8009bdc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bca:	f7fb fd11 	bl	80055f0 <HAL_GetTick>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	1ad3      	subs	r3, r2, r3
 8009bd4:	2b02      	cmp	r3, #2
 8009bd6:	d901      	bls.n	8009bdc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e255      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009bdc:	4b65      	ldr	r3, [pc, #404]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d0f0      	beq.n	8009bca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009be8:	4b62      	ldr	r3, [pc, #392]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	691b      	ldr	r3, [r3, #16]
 8009bf4:	061b      	lsls	r3, r3, #24
 8009bf6:	495f      	ldr	r1, [pc, #380]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	604b      	str	r3, [r1, #4]
 8009bfc:	e018      	b.n	8009c30 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009bfe:	4b5d      	ldr	r3, [pc, #372]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4a5c      	ldr	r2, [pc, #368]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009c04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c0a:	f7fb fcf1 	bl	80055f0 <HAL_GetTick>
 8009c0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c10:	e008      	b.n	8009c24 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c12:	f7fb fced 	bl	80055f0 <HAL_GetTick>
 8009c16:	4602      	mov	r2, r0
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	1ad3      	subs	r3, r2, r3
 8009c1c:	2b02      	cmp	r3, #2
 8009c1e:	d901      	bls.n	8009c24 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009c20:	2303      	movs	r3, #3
 8009c22:	e231      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c24:	4b53      	ldr	r3, [pc, #332]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d1f0      	bne.n	8009c12 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 0308 	and.w	r3, r3, #8
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d03c      	beq.n	8009cb6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	695b      	ldr	r3, [r3, #20]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d01c      	beq.n	8009c7e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009c44:	4b4b      	ldr	r3, [pc, #300]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009c46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c4a:	4a4a      	ldr	r2, [pc, #296]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009c4c:	f043 0301 	orr.w	r3, r3, #1
 8009c50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c54:	f7fb fccc 	bl	80055f0 <HAL_GetTick>
 8009c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c5a:	e008      	b.n	8009c6e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c5c:	f7fb fcc8 	bl	80055f0 <HAL_GetTick>
 8009c60:	4602      	mov	r2, r0
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	1ad3      	subs	r3, r2, r3
 8009c66:	2b02      	cmp	r3, #2
 8009c68:	d901      	bls.n	8009c6e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8009c6a:	2303      	movs	r3, #3
 8009c6c:	e20c      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c6e:	4b41      	ldr	r3, [pc, #260]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009c70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c74:	f003 0302 	and.w	r3, r3, #2
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d0ef      	beq.n	8009c5c <HAL_RCC_OscConfig+0x3ec>
 8009c7c:	e01b      	b.n	8009cb6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009c7e:	4b3d      	ldr	r3, [pc, #244]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c84:	4a3b      	ldr	r2, [pc, #236]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009c86:	f023 0301 	bic.w	r3, r3, #1
 8009c8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c8e:	f7fb fcaf 	bl	80055f0 <HAL_GetTick>
 8009c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c94:	e008      	b.n	8009ca8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c96:	f7fb fcab 	bl	80055f0 <HAL_GetTick>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	1ad3      	subs	r3, r2, r3
 8009ca0:	2b02      	cmp	r3, #2
 8009ca2:	d901      	bls.n	8009ca8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009ca4:	2303      	movs	r3, #3
 8009ca6:	e1ef      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009ca8:	4b32      	ldr	r3, [pc, #200]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009caa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009cae:	f003 0302 	and.w	r3, r3, #2
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d1ef      	bne.n	8009c96 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f003 0304 	and.w	r3, r3, #4
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	f000 80a6 	beq.w	8009e10 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ccc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d10d      	bne.n	8009cf0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009cd4:	4b27      	ldr	r3, [pc, #156]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cd8:	4a26      	ldr	r2, [pc, #152]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009cda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009cde:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ce0:	4b24      	ldr	r3, [pc, #144]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ce8:	60bb      	str	r3, [r7, #8]
 8009cea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009cec:	2301      	movs	r3, #1
 8009cee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009cf0:	4b21      	ldr	r3, [pc, #132]	@ (8009d78 <HAL_RCC_OscConfig+0x508>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d118      	bne.n	8009d2e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009cfc:	4b1e      	ldr	r3, [pc, #120]	@ (8009d78 <HAL_RCC_OscConfig+0x508>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a1d      	ldr	r2, [pc, #116]	@ (8009d78 <HAL_RCC_OscConfig+0x508>)
 8009d02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d06:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d08:	f7fb fc72 	bl	80055f0 <HAL_GetTick>
 8009d0c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d0e:	e008      	b.n	8009d22 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d10:	f7fb fc6e 	bl	80055f0 <HAL_GetTick>
 8009d14:	4602      	mov	r2, r0
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	1ad3      	subs	r3, r2, r3
 8009d1a:	2b02      	cmp	r3, #2
 8009d1c:	d901      	bls.n	8009d22 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8009d1e:	2303      	movs	r3, #3
 8009d20:	e1b2      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d22:	4b15      	ldr	r3, [pc, #84]	@ (8009d78 <HAL_RCC_OscConfig+0x508>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d0f0      	beq.n	8009d10 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	689b      	ldr	r3, [r3, #8]
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d108      	bne.n	8009d48 <HAL_RCC_OscConfig+0x4d8>
 8009d36:	4b0f      	ldr	r3, [pc, #60]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009d3e:	f043 0301 	orr.w	r3, r3, #1
 8009d42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009d46:	e029      	b.n	8009d9c <HAL_RCC_OscConfig+0x52c>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	2b05      	cmp	r3, #5
 8009d4e:	d115      	bne.n	8009d7c <HAL_RCC_OscConfig+0x50c>
 8009d50:	4b08      	ldr	r3, [pc, #32]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d56:	4a07      	ldr	r2, [pc, #28]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009d58:	f043 0304 	orr.w	r3, r3, #4
 8009d5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009d60:	4b04      	ldr	r3, [pc, #16]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d66:	4a03      	ldr	r2, [pc, #12]	@ (8009d74 <HAL_RCC_OscConfig+0x504>)
 8009d68:	f043 0301 	orr.w	r3, r3, #1
 8009d6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009d70:	e014      	b.n	8009d9c <HAL_RCC_OscConfig+0x52c>
 8009d72:	bf00      	nop
 8009d74:	40021000 	.word	0x40021000
 8009d78:	40007000 	.word	0x40007000
 8009d7c:	4b9a      	ldr	r3, [pc, #616]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d82:	4a99      	ldr	r2, [pc, #612]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009d84:	f023 0301 	bic.w	r3, r3, #1
 8009d88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009d8c:	4b96      	ldr	r3, [pc, #600]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d92:	4a95      	ldr	r2, [pc, #596]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009d94:	f023 0304 	bic.w	r3, r3, #4
 8009d98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d016      	beq.n	8009dd2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009da4:	f7fb fc24 	bl	80055f0 <HAL_GetTick>
 8009da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009daa:	e00a      	b.n	8009dc2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dac:	f7fb fc20 	bl	80055f0 <HAL_GetTick>
 8009db0:	4602      	mov	r2, r0
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	1ad3      	subs	r3, r2, r3
 8009db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d901      	bls.n	8009dc2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8009dbe:	2303      	movs	r3, #3
 8009dc0:	e162      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009dc2:	4b89      	ldr	r3, [pc, #548]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dc8:	f003 0302 	and.w	r3, r3, #2
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d0ed      	beq.n	8009dac <HAL_RCC_OscConfig+0x53c>
 8009dd0:	e015      	b.n	8009dfe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dd2:	f7fb fc0d 	bl	80055f0 <HAL_GetTick>
 8009dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009dd8:	e00a      	b.n	8009df0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dda:	f7fb fc09 	bl	80055f0 <HAL_GetTick>
 8009dde:	4602      	mov	r2, r0
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	1ad3      	subs	r3, r2, r3
 8009de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d901      	bls.n	8009df0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009dec:	2303      	movs	r3, #3
 8009dee:	e14b      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009df0:	4b7d      	ldr	r3, [pc, #500]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009df6:	f003 0302 	and.w	r3, r3, #2
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d1ed      	bne.n	8009dda <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009dfe:	7ffb      	ldrb	r3, [r7, #31]
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d105      	bne.n	8009e10 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e04:	4b78      	ldr	r3, [pc, #480]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e08:	4a77      	ldr	r2, [pc, #476]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009e0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e0e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f003 0320 	and.w	r3, r3, #32
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d03c      	beq.n	8009e96 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d01c      	beq.n	8009e5e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009e24:	4b70      	ldr	r3, [pc, #448]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009e26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e2a:	4a6f      	ldr	r2, [pc, #444]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009e2c:	f043 0301 	orr.w	r3, r3, #1
 8009e30:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e34:	f7fb fbdc 	bl	80055f0 <HAL_GetTick>
 8009e38:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009e3a:	e008      	b.n	8009e4e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e3c:	f7fb fbd8 	bl	80055f0 <HAL_GetTick>
 8009e40:	4602      	mov	r2, r0
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	2b02      	cmp	r3, #2
 8009e48:	d901      	bls.n	8009e4e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	e11c      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009e4e:	4b66      	ldr	r3, [pc, #408]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009e50:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e54:	f003 0302 	and.w	r3, r3, #2
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d0ef      	beq.n	8009e3c <HAL_RCC_OscConfig+0x5cc>
 8009e5c:	e01b      	b.n	8009e96 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009e5e:	4b62      	ldr	r3, [pc, #392]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009e60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e64:	4a60      	ldr	r2, [pc, #384]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009e66:	f023 0301 	bic.w	r3, r3, #1
 8009e6a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e6e:	f7fb fbbf 	bl	80055f0 <HAL_GetTick>
 8009e72:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009e74:	e008      	b.n	8009e88 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e76:	f7fb fbbb 	bl	80055f0 <HAL_GetTick>
 8009e7a:	4602      	mov	r2, r0
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	1ad3      	subs	r3, r2, r3
 8009e80:	2b02      	cmp	r3, #2
 8009e82:	d901      	bls.n	8009e88 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8009e84:	2303      	movs	r3, #3
 8009e86:	e0ff      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009e88:	4b57      	ldr	r3, [pc, #348]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009e8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e8e:	f003 0302 	and.w	r3, r3, #2
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d1ef      	bne.n	8009e76 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f000 80f3 	beq.w	800a086 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ea4:	2b02      	cmp	r3, #2
 8009ea6:	f040 80c9 	bne.w	800a03c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009eaa:	4b4f      	ldr	r3, [pc, #316]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	f003 0203 	and.w	r2, r3, #3
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d12c      	bne.n	8009f18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d123      	bne.n	8009f18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eda:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d11b      	bne.n	8009f18 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eea:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009eec:	429a      	cmp	r2, r3
 8009eee:	d113      	bne.n	8009f18 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009efa:	085b      	lsrs	r3, r3, #1
 8009efc:	3b01      	subs	r3, #1
 8009efe:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009f00:	429a      	cmp	r2, r3
 8009f02:	d109      	bne.n	8009f18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009f04:	697b      	ldr	r3, [r7, #20]
 8009f06:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f0e:	085b      	lsrs	r3, r3, #1
 8009f10:	3b01      	subs	r3, #1
 8009f12:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d06b      	beq.n	8009ff0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009f18:	69bb      	ldr	r3, [r7, #24]
 8009f1a:	2b0c      	cmp	r3, #12
 8009f1c:	d062      	beq.n	8009fe4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009f1e:	4b32      	ldr	r3, [pc, #200]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d001      	beq.n	8009f2e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	e0ac      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009f2e:	4b2e      	ldr	r3, [pc, #184]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a2d      	ldr	r2, [pc, #180]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009f34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009f38:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009f3a:	f7fb fb59 	bl	80055f0 <HAL_GetTick>
 8009f3e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f40:	e008      	b.n	8009f54 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f42:	f7fb fb55 	bl	80055f0 <HAL_GetTick>
 8009f46:	4602      	mov	r2, r0
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	1ad3      	subs	r3, r2, r3
 8009f4c:	2b02      	cmp	r3, #2
 8009f4e:	d901      	bls.n	8009f54 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8009f50:	2303      	movs	r3, #3
 8009f52:	e099      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009f54:	4b24      	ldr	r3, [pc, #144]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d1f0      	bne.n	8009f42 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f60:	4b21      	ldr	r3, [pc, #132]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009f62:	68da      	ldr	r2, [r3, #12]
 8009f64:	4b21      	ldr	r3, [pc, #132]	@ (8009fec <HAL_RCC_OscConfig+0x77c>)
 8009f66:	4013      	ands	r3, r2
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009f6c:	687a      	ldr	r2, [r7, #4]
 8009f6e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009f70:	3a01      	subs	r2, #1
 8009f72:	0112      	lsls	r2, r2, #4
 8009f74:	4311      	orrs	r1, r2
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009f7a:	0212      	lsls	r2, r2, #8
 8009f7c:	4311      	orrs	r1, r2
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009f82:	0852      	lsrs	r2, r2, #1
 8009f84:	3a01      	subs	r2, #1
 8009f86:	0552      	lsls	r2, r2, #21
 8009f88:	4311      	orrs	r1, r2
 8009f8a:	687a      	ldr	r2, [r7, #4]
 8009f8c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009f8e:	0852      	lsrs	r2, r2, #1
 8009f90:	3a01      	subs	r2, #1
 8009f92:	0652      	lsls	r2, r2, #25
 8009f94:	4311      	orrs	r1, r2
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009f9a:	06d2      	lsls	r2, r2, #27
 8009f9c:	430a      	orrs	r2, r1
 8009f9e:	4912      	ldr	r1, [pc, #72]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009fa4:	4b10      	ldr	r3, [pc, #64]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a0f      	ldr	r2, [pc, #60]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009faa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009fae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009fb2:	68db      	ldr	r3, [r3, #12]
 8009fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009fb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009fba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009fbc:	f7fb fb18 	bl	80055f0 <HAL_GetTick>
 8009fc0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009fc2:	e008      	b.n	8009fd6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fc4:	f7fb fb14 	bl	80055f0 <HAL_GetTick>
 8009fc8:	4602      	mov	r2, r0
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	1ad3      	subs	r3, r2, r3
 8009fce:	2b02      	cmp	r3, #2
 8009fd0:	d901      	bls.n	8009fd6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8009fd2:	2303      	movs	r3, #3
 8009fd4:	e058      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009fd6:	4b04      	ldr	r3, [pc, #16]	@ (8009fe8 <HAL_RCC_OscConfig+0x778>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d0f0      	beq.n	8009fc4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009fe2:	e050      	b.n	800a086 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e04f      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
 8009fe8:	40021000 	.word	0x40021000
 8009fec:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ff0:	4b27      	ldr	r3, [pc, #156]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d144      	bne.n	800a086 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009ffc:	4b24      	ldr	r3, [pc, #144]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4a23      	ldr	r2, [pc, #140]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a002:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a006:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a008:	4b21      	ldr	r3, [pc, #132]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	4a20      	ldr	r2, [pc, #128]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a00e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a012:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a014:	f7fb faec 	bl	80055f0 <HAL_GetTick>
 800a018:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a01a:	e008      	b.n	800a02e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a01c:	f7fb fae8 	bl	80055f0 <HAL_GetTick>
 800a020:	4602      	mov	r2, r0
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	1ad3      	subs	r3, r2, r3
 800a026:	2b02      	cmp	r3, #2
 800a028:	d901      	bls.n	800a02e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800a02a:	2303      	movs	r3, #3
 800a02c:	e02c      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a02e:	4b18      	ldr	r3, [pc, #96]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a036:	2b00      	cmp	r3, #0
 800a038:	d0f0      	beq.n	800a01c <HAL_RCC_OscConfig+0x7ac>
 800a03a:	e024      	b.n	800a086 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a03c:	69bb      	ldr	r3, [r7, #24]
 800a03e:	2b0c      	cmp	r3, #12
 800a040:	d01f      	beq.n	800a082 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a042:	4b13      	ldr	r3, [pc, #76]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a12      	ldr	r2, [pc, #72]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a048:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a04c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a04e:	f7fb facf 	bl	80055f0 <HAL_GetTick>
 800a052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a054:	e008      	b.n	800a068 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a056:	f7fb facb 	bl	80055f0 <HAL_GetTick>
 800a05a:	4602      	mov	r2, r0
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	1ad3      	subs	r3, r2, r3
 800a060:	2b02      	cmp	r3, #2
 800a062:	d901      	bls.n	800a068 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800a064:	2303      	movs	r3, #3
 800a066:	e00f      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a068:	4b09      	ldr	r3, [pc, #36]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a070:	2b00      	cmp	r3, #0
 800a072:	d1f0      	bne.n	800a056 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800a074:	4b06      	ldr	r3, [pc, #24]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a076:	68da      	ldr	r2, [r3, #12]
 800a078:	4905      	ldr	r1, [pc, #20]	@ (800a090 <HAL_RCC_OscConfig+0x820>)
 800a07a:	4b06      	ldr	r3, [pc, #24]	@ (800a094 <HAL_RCC_OscConfig+0x824>)
 800a07c:	4013      	ands	r3, r2
 800a07e:	60cb      	str	r3, [r1, #12]
 800a080:	e001      	b.n	800a086 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	e000      	b.n	800a088 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800a086:	2300      	movs	r3, #0
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3720      	adds	r7, #32
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	40021000 	.word	0x40021000
 800a094:	feeefffc 	.word	0xfeeefffc

0800a098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d101      	bne.n	800a0ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	e0e7      	b.n	800a27c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a0ac:	4b75      	ldr	r3, [pc, #468]	@ (800a284 <HAL_RCC_ClockConfig+0x1ec>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f003 0307 	and.w	r3, r3, #7
 800a0b4:	683a      	ldr	r2, [r7, #0]
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d910      	bls.n	800a0dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0ba:	4b72      	ldr	r3, [pc, #456]	@ (800a284 <HAL_RCC_ClockConfig+0x1ec>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f023 0207 	bic.w	r2, r3, #7
 800a0c2:	4970      	ldr	r1, [pc, #448]	@ (800a284 <HAL_RCC_ClockConfig+0x1ec>)
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0ca:	4b6e      	ldr	r3, [pc, #440]	@ (800a284 <HAL_RCC_ClockConfig+0x1ec>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f003 0307 	and.w	r3, r3, #7
 800a0d2:	683a      	ldr	r2, [r7, #0]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d001      	beq.n	800a0dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	e0cf      	b.n	800a27c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f003 0302 	and.w	r3, r3, #2
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d010      	beq.n	800a10a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	689a      	ldr	r2, [r3, #8]
 800a0ec:	4b66      	ldr	r3, [pc, #408]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d908      	bls.n	800a10a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a0f8:	4b63      	ldr	r3, [pc, #396]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	4960      	ldr	r1, [pc, #384]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a106:	4313      	orrs	r3, r2
 800a108:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f003 0301 	and.w	r3, r3, #1
 800a112:	2b00      	cmp	r3, #0
 800a114:	d04c      	beq.n	800a1b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	2b03      	cmp	r3, #3
 800a11c:	d107      	bne.n	800a12e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a11e:	4b5a      	ldr	r3, [pc, #360]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a126:	2b00      	cmp	r3, #0
 800a128:	d121      	bne.n	800a16e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800a12a:	2301      	movs	r3, #1
 800a12c:	e0a6      	b.n	800a27c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	2b02      	cmp	r3, #2
 800a134:	d107      	bne.n	800a146 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a136:	4b54      	ldr	r3, [pc, #336]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d115      	bne.n	800a16e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	e09a      	b.n	800a27c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d107      	bne.n	800a15e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a14e:	4b4e      	ldr	r3, [pc, #312]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f003 0302 	and.w	r3, r3, #2
 800a156:	2b00      	cmp	r3, #0
 800a158:	d109      	bne.n	800a16e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a15a:	2301      	movs	r3, #1
 800a15c:	e08e      	b.n	800a27c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a15e:	4b4a      	ldr	r3, [pc, #296]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a166:	2b00      	cmp	r3, #0
 800a168:	d101      	bne.n	800a16e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	e086      	b.n	800a27c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a16e:	4b46      	ldr	r3, [pc, #280]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	f023 0203 	bic.w	r2, r3, #3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	4943      	ldr	r1, [pc, #268]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a17c:	4313      	orrs	r3, r2
 800a17e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a180:	f7fb fa36 	bl	80055f0 <HAL_GetTick>
 800a184:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a186:	e00a      	b.n	800a19e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a188:	f7fb fa32 	bl	80055f0 <HAL_GetTick>
 800a18c:	4602      	mov	r2, r0
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	1ad3      	subs	r3, r2, r3
 800a192:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a196:	4293      	cmp	r3, r2
 800a198:	d901      	bls.n	800a19e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800a19a:	2303      	movs	r3, #3
 800a19c:	e06e      	b.n	800a27c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a19e:	4b3a      	ldr	r3, [pc, #232]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	f003 020c 	and.w	r2, r3, #12
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	009b      	lsls	r3, r3, #2
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d1eb      	bne.n	800a188 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f003 0302 	and.w	r3, r3, #2
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d010      	beq.n	800a1de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	689a      	ldr	r2, [r3, #8]
 800a1c0:	4b31      	ldr	r3, [pc, #196]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d208      	bcs.n	800a1de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1cc:	4b2e      	ldr	r3, [pc, #184]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	492b      	ldr	r1, [pc, #172]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a1de:	4b29      	ldr	r3, [pc, #164]	@ (800a284 <HAL_RCC_ClockConfig+0x1ec>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f003 0307 	and.w	r3, r3, #7
 800a1e6:	683a      	ldr	r2, [r7, #0]
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d210      	bcs.n	800a20e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1ec:	4b25      	ldr	r3, [pc, #148]	@ (800a284 <HAL_RCC_ClockConfig+0x1ec>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f023 0207 	bic.w	r2, r3, #7
 800a1f4:	4923      	ldr	r1, [pc, #140]	@ (800a284 <HAL_RCC_ClockConfig+0x1ec>)
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1fc:	4b21      	ldr	r3, [pc, #132]	@ (800a284 <HAL_RCC_ClockConfig+0x1ec>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f003 0307 	and.w	r3, r3, #7
 800a204:	683a      	ldr	r2, [r7, #0]
 800a206:	429a      	cmp	r2, r3
 800a208:	d001      	beq.n	800a20e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800a20a:	2301      	movs	r3, #1
 800a20c:	e036      	b.n	800a27c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f003 0304 	and.w	r3, r3, #4
 800a216:	2b00      	cmp	r3, #0
 800a218:	d008      	beq.n	800a22c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a21a:	4b1b      	ldr	r3, [pc, #108]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a21c:	689b      	ldr	r3, [r3, #8]
 800a21e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	68db      	ldr	r3, [r3, #12]
 800a226:	4918      	ldr	r1, [pc, #96]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a228:	4313      	orrs	r3, r2
 800a22a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f003 0308 	and.w	r3, r3, #8
 800a234:	2b00      	cmp	r3, #0
 800a236:	d009      	beq.n	800a24c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a238:	4b13      	ldr	r3, [pc, #76]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a23a:	689b      	ldr	r3, [r3, #8]
 800a23c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	691b      	ldr	r3, [r3, #16]
 800a244:	00db      	lsls	r3, r3, #3
 800a246:	4910      	ldr	r1, [pc, #64]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a248:	4313      	orrs	r3, r2
 800a24a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a24c:	f000 f824 	bl	800a298 <HAL_RCC_GetSysClockFreq>
 800a250:	4602      	mov	r2, r0
 800a252:	4b0d      	ldr	r3, [pc, #52]	@ (800a288 <HAL_RCC_ClockConfig+0x1f0>)
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	091b      	lsrs	r3, r3, #4
 800a258:	f003 030f 	and.w	r3, r3, #15
 800a25c:	490b      	ldr	r1, [pc, #44]	@ (800a28c <HAL_RCC_ClockConfig+0x1f4>)
 800a25e:	5ccb      	ldrb	r3, [r1, r3]
 800a260:	f003 031f 	and.w	r3, r3, #31
 800a264:	fa22 f303 	lsr.w	r3, r2, r3
 800a268:	4a09      	ldr	r2, [pc, #36]	@ (800a290 <HAL_RCC_ClockConfig+0x1f8>)
 800a26a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a26c:	4b09      	ldr	r3, [pc, #36]	@ (800a294 <HAL_RCC_ClockConfig+0x1fc>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4618      	mov	r0, r3
 800a272:	f7fa f935 	bl	80044e0 <HAL_InitTick>
 800a276:	4603      	mov	r3, r0
 800a278:	72fb      	strb	r3, [r7, #11]

  return status;
 800a27a:	7afb      	ldrb	r3, [r7, #11]
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3710      	adds	r7, #16
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}
 800a284:	40022000 	.word	0x40022000
 800a288:	40021000 	.word	0x40021000
 800a28c:	0801b4e8 	.word	0x0801b4e8
 800a290:	20000018 	.word	0x20000018
 800a294:	2000001c 	.word	0x2000001c

0800a298 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a298:	b480      	push	{r7}
 800a29a:	b089      	sub	sp, #36	@ 0x24
 800a29c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	61fb      	str	r3, [r7, #28]
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a2a6:	4b3e      	ldr	r3, [pc, #248]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a2a8:	689b      	ldr	r3, [r3, #8]
 800a2aa:	f003 030c 	and.w	r3, r3, #12
 800a2ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a2b0:	4b3b      	ldr	r3, [pc, #236]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a2b2:	68db      	ldr	r3, [r3, #12]
 800a2b4:	f003 0303 	and.w	r3, r3, #3
 800a2b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d005      	beq.n	800a2cc <HAL_RCC_GetSysClockFreq+0x34>
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	2b0c      	cmp	r3, #12
 800a2c4:	d121      	bne.n	800a30a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	d11e      	bne.n	800a30a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a2cc:	4b34      	ldr	r3, [pc, #208]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f003 0308 	and.w	r3, r3, #8
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d107      	bne.n	800a2e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a2d8:	4b31      	ldr	r3, [pc, #196]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a2da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2de:	0a1b      	lsrs	r3, r3, #8
 800a2e0:	f003 030f 	and.w	r3, r3, #15
 800a2e4:	61fb      	str	r3, [r7, #28]
 800a2e6:	e005      	b.n	800a2f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a2e8:	4b2d      	ldr	r3, [pc, #180]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	091b      	lsrs	r3, r3, #4
 800a2ee:	f003 030f 	and.w	r3, r3, #15
 800a2f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a2f4:	4a2b      	ldr	r2, [pc, #172]	@ (800a3a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a2f6:	69fb      	ldr	r3, [r7, #28]
 800a2f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d10d      	bne.n	800a320 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a304:	69fb      	ldr	r3, [r7, #28]
 800a306:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a308:	e00a      	b.n	800a320 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	2b04      	cmp	r3, #4
 800a30e:	d102      	bne.n	800a316 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a310:	4b25      	ldr	r3, [pc, #148]	@ (800a3a8 <HAL_RCC_GetSysClockFreq+0x110>)
 800a312:	61bb      	str	r3, [r7, #24]
 800a314:	e004      	b.n	800a320 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	2b08      	cmp	r3, #8
 800a31a:	d101      	bne.n	800a320 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a31c:	4b23      	ldr	r3, [pc, #140]	@ (800a3ac <HAL_RCC_GetSysClockFreq+0x114>)
 800a31e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	2b0c      	cmp	r3, #12
 800a324:	d134      	bne.n	800a390 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a326:	4b1e      	ldr	r3, [pc, #120]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a328:	68db      	ldr	r3, [r3, #12]
 800a32a:	f003 0303 	and.w	r3, r3, #3
 800a32e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	2b02      	cmp	r3, #2
 800a334:	d003      	beq.n	800a33e <HAL_RCC_GetSysClockFreq+0xa6>
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	2b03      	cmp	r3, #3
 800a33a:	d003      	beq.n	800a344 <HAL_RCC_GetSysClockFreq+0xac>
 800a33c:	e005      	b.n	800a34a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a33e:	4b1a      	ldr	r3, [pc, #104]	@ (800a3a8 <HAL_RCC_GetSysClockFreq+0x110>)
 800a340:	617b      	str	r3, [r7, #20]
      break;
 800a342:	e005      	b.n	800a350 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a344:	4b19      	ldr	r3, [pc, #100]	@ (800a3ac <HAL_RCC_GetSysClockFreq+0x114>)
 800a346:	617b      	str	r3, [r7, #20]
      break;
 800a348:	e002      	b.n	800a350 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a34a:	69fb      	ldr	r3, [r7, #28]
 800a34c:	617b      	str	r3, [r7, #20]
      break;
 800a34e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a350:	4b13      	ldr	r3, [pc, #76]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a352:	68db      	ldr	r3, [r3, #12]
 800a354:	091b      	lsrs	r3, r3, #4
 800a356:	f003 0307 	and.w	r3, r3, #7
 800a35a:	3301      	adds	r3, #1
 800a35c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a35e:	4b10      	ldr	r3, [pc, #64]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	0a1b      	lsrs	r3, r3, #8
 800a364:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a368:	697a      	ldr	r2, [r7, #20]
 800a36a:	fb03 f202 	mul.w	r2, r3, r2
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	fbb2 f3f3 	udiv	r3, r2, r3
 800a374:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a376:	4b0a      	ldr	r3, [pc, #40]	@ (800a3a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	0e5b      	lsrs	r3, r3, #25
 800a37c:	f003 0303 	and.w	r3, r3, #3
 800a380:	3301      	adds	r3, #1
 800a382:	005b      	lsls	r3, r3, #1
 800a384:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a386:	697a      	ldr	r2, [r7, #20]
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a38e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a390:	69bb      	ldr	r3, [r7, #24]
}
 800a392:	4618      	mov	r0, r3
 800a394:	3724      	adds	r7, #36	@ 0x24
 800a396:	46bd      	mov	sp, r7
 800a398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39c:	4770      	bx	lr
 800a39e:	bf00      	nop
 800a3a0:	40021000 	.word	0x40021000
 800a3a4:	0801b500 	.word	0x0801b500
 800a3a8:	00f42400 	.word	0x00f42400
 800a3ac:	007a1200 	.word	0x007a1200

0800a3b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a3b4:	4b03      	ldr	r3, [pc, #12]	@ (800a3c4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c0:	4770      	bx	lr
 800a3c2:	bf00      	nop
 800a3c4:	20000018 	.word	0x20000018

0800a3c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a3cc:	f7ff fff0 	bl	800a3b0 <HAL_RCC_GetHCLKFreq>
 800a3d0:	4602      	mov	r2, r0
 800a3d2:	4b06      	ldr	r3, [pc, #24]	@ (800a3ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800a3d4:	689b      	ldr	r3, [r3, #8]
 800a3d6:	0a1b      	lsrs	r3, r3, #8
 800a3d8:	f003 0307 	and.w	r3, r3, #7
 800a3dc:	4904      	ldr	r1, [pc, #16]	@ (800a3f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a3de:	5ccb      	ldrb	r3, [r1, r3]
 800a3e0:	f003 031f 	and.w	r3, r3, #31
 800a3e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	bd80      	pop	{r7, pc}
 800a3ec:	40021000 	.word	0x40021000
 800a3f0:	0801b4f8 	.word	0x0801b4f8

0800a3f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a3f8:	f7ff ffda 	bl	800a3b0 <HAL_RCC_GetHCLKFreq>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	4b06      	ldr	r3, [pc, #24]	@ (800a418 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	0adb      	lsrs	r3, r3, #11
 800a404:	f003 0307 	and.w	r3, r3, #7
 800a408:	4904      	ldr	r1, [pc, #16]	@ (800a41c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a40a:	5ccb      	ldrb	r3, [r1, r3]
 800a40c:	f003 031f 	and.w	r3, r3, #31
 800a410:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a414:	4618      	mov	r0, r3
 800a416:	bd80      	pop	{r7, pc}
 800a418:	40021000 	.word	0x40021000
 800a41c:	0801b4f8 	.word	0x0801b4f8

0800a420 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
 800a428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	220f      	movs	r2, #15
 800a42e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a430:	4b12      	ldr	r3, [pc, #72]	@ (800a47c <HAL_RCC_GetClockConfig+0x5c>)
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	f003 0203 	and.w	r2, r3, #3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a43c:	4b0f      	ldr	r3, [pc, #60]	@ (800a47c <HAL_RCC_GetClockConfig+0x5c>)
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a448:	4b0c      	ldr	r3, [pc, #48]	@ (800a47c <HAL_RCC_GetClockConfig+0x5c>)
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a454:	4b09      	ldr	r3, [pc, #36]	@ (800a47c <HAL_RCC_GetClockConfig+0x5c>)
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	08db      	lsrs	r3, r3, #3
 800a45a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a462:	4b07      	ldr	r3, [pc, #28]	@ (800a480 <HAL_RCC_GetClockConfig+0x60>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f003 0207 	and.w	r2, r3, #7
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	601a      	str	r2, [r3, #0]
}
 800a46e:	bf00      	nop
 800a470:	370c      	adds	r7, #12
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	40021000 	.word	0x40021000
 800a480:	40022000 	.word	0x40022000

0800a484 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b086      	sub	sp, #24
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a48c:	2300      	movs	r3, #0
 800a48e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a490:	4b2a      	ldr	r3, [pc, #168]	@ (800a53c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a494:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d003      	beq.n	800a4a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a49c:	f7ff f8de 	bl	800965c <HAL_PWREx_GetVoltageRange>
 800a4a0:	6178      	str	r0, [r7, #20]
 800a4a2:	e014      	b.n	800a4ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a4a4:	4b25      	ldr	r3, [pc, #148]	@ (800a53c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a4a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4a8:	4a24      	ldr	r2, [pc, #144]	@ (800a53c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a4aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a4ae:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4b0:	4b22      	ldr	r3, [pc, #136]	@ (800a53c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a4b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a4b8:	60fb      	str	r3, [r7, #12]
 800a4ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a4bc:	f7ff f8ce 	bl	800965c <HAL_PWREx_GetVoltageRange>
 800a4c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a4c2:	4b1e      	ldr	r3, [pc, #120]	@ (800a53c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a4c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4c6:	4a1d      	ldr	r2, [pc, #116]	@ (800a53c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a4c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a4cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4d4:	d10b      	bne.n	800a4ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2b80      	cmp	r3, #128	@ 0x80
 800a4da:	d919      	bls.n	800a510 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2ba0      	cmp	r3, #160	@ 0xa0
 800a4e0:	d902      	bls.n	800a4e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a4e2:	2302      	movs	r3, #2
 800a4e4:	613b      	str	r3, [r7, #16]
 800a4e6:	e013      	b.n	800a510 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	613b      	str	r3, [r7, #16]
 800a4ec:	e010      	b.n	800a510 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2b80      	cmp	r3, #128	@ 0x80
 800a4f2:	d902      	bls.n	800a4fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a4f4:	2303      	movs	r3, #3
 800a4f6:	613b      	str	r3, [r7, #16]
 800a4f8:	e00a      	b.n	800a510 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2b80      	cmp	r3, #128	@ 0x80
 800a4fe:	d102      	bne.n	800a506 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a500:	2302      	movs	r3, #2
 800a502:	613b      	str	r3, [r7, #16]
 800a504:	e004      	b.n	800a510 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2b70      	cmp	r3, #112	@ 0x70
 800a50a:	d101      	bne.n	800a510 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a50c:	2301      	movs	r3, #1
 800a50e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a510:	4b0b      	ldr	r3, [pc, #44]	@ (800a540 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	f023 0207 	bic.w	r2, r3, #7
 800a518:	4909      	ldr	r1, [pc, #36]	@ (800a540 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	4313      	orrs	r3, r2
 800a51e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a520:	4b07      	ldr	r3, [pc, #28]	@ (800a540 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f003 0307 	and.w	r3, r3, #7
 800a528:	693a      	ldr	r2, [r7, #16]
 800a52a:	429a      	cmp	r2, r3
 800a52c:	d001      	beq.n	800a532 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a52e:	2301      	movs	r3, #1
 800a530:	e000      	b.n	800a534 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a532:	2300      	movs	r3, #0
}
 800a534:	4618      	mov	r0, r3
 800a536:	3718      	adds	r7, #24
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	40021000 	.word	0x40021000
 800a540:	40022000 	.word	0x40022000

0800a544 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b086      	sub	sp, #24
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a54c:	2300      	movs	r3, #0
 800a54e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a550:	2300      	movs	r3, #0
 800a552:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d031      	beq.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a564:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a568:	d01a      	beq.n	800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800a56a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a56e:	d814      	bhi.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a570:	2b00      	cmp	r3, #0
 800a572:	d009      	beq.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800a574:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a578:	d10f      	bne.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800a57a:	4b5d      	ldr	r3, [pc, #372]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a57c:	68db      	ldr	r3, [r3, #12]
 800a57e:	4a5c      	ldr	r2, [pc, #368]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a584:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a586:	e00c      	b.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	3304      	adds	r3, #4
 800a58c:	2100      	movs	r1, #0
 800a58e:	4618      	mov	r0, r3
 800a590:	f000 f9ce 	bl	800a930 <RCCEx_PLLSAI1_Config>
 800a594:	4603      	mov	r3, r0
 800a596:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a598:	e003      	b.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a59a:	2301      	movs	r3, #1
 800a59c:	74fb      	strb	r3, [r7, #19]
      break;
 800a59e:	e000      	b.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800a5a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a5a2:	7cfb      	ldrb	r3, [r7, #19]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10b      	bne.n	800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a5a8:	4b51      	ldr	r3, [pc, #324]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5b6:	494e      	ldr	r1, [pc, #312]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a5be:	e001      	b.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5c0:	7cfb      	ldrb	r3, [r7, #19]
 800a5c2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f000 809e 	beq.w	800a70e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a5d6:	4b46      	ldr	r3, [pc, #280]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d101      	bne.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	e000      	b.n	800a5e8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d00d      	beq.n	800a608 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a5ec:	4b40      	ldr	r3, [pc, #256]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5f0:	4a3f      	ldr	r2, [pc, #252]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5f6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a5f8:	4b3d      	ldr	r3, [pc, #244]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a600:	60bb      	str	r3, [r7, #8]
 800a602:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a604:	2301      	movs	r3, #1
 800a606:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a608:	4b3a      	ldr	r3, [pc, #232]	@ (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4a39      	ldr	r2, [pc, #228]	@ (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a60e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a612:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a614:	f7fa ffec 	bl	80055f0 <HAL_GetTick>
 800a618:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a61a:	e009      	b.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a61c:	f7fa ffe8 	bl	80055f0 <HAL_GetTick>
 800a620:	4602      	mov	r2, r0
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	1ad3      	subs	r3, r2, r3
 800a626:	2b02      	cmp	r3, #2
 800a628:	d902      	bls.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800a62a:	2303      	movs	r3, #3
 800a62c:	74fb      	strb	r3, [r7, #19]
        break;
 800a62e:	e005      	b.n	800a63c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a630:	4b30      	ldr	r3, [pc, #192]	@ (800a6f4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d0ef      	beq.n	800a61c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800a63c:	7cfb      	ldrb	r3, [r7, #19]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d15a      	bne.n	800a6f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a642:	4b2b      	ldr	r3, [pc, #172]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a648:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a64c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d01e      	beq.n	800a692 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a658:	697a      	ldr	r2, [r7, #20]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d019      	beq.n	800a692 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a65e:	4b24      	ldr	r3, [pc, #144]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a664:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a668:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a66a:	4b21      	ldr	r3, [pc, #132]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a66c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a670:	4a1f      	ldr	r2, [pc, #124]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a676:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a67a:	4b1d      	ldr	r3, [pc, #116]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a67c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a680:	4a1b      	ldr	r2, [pc, #108]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a682:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a686:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a68a:	4a19      	ldr	r2, [pc, #100]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	f003 0301 	and.w	r3, r3, #1
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d016      	beq.n	800a6ca <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a69c:	f7fa ffa8 	bl	80055f0 <HAL_GetTick>
 800a6a0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a6a2:	e00b      	b.n	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6a4:	f7fa ffa4 	bl	80055f0 <HAL_GetTick>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	1ad3      	subs	r3, r2, r3
 800a6ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d902      	bls.n	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800a6b6:	2303      	movs	r3, #3
 800a6b8:	74fb      	strb	r3, [r7, #19]
            break;
 800a6ba:	e006      	b.n	800a6ca <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a6bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a6be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6c2:	f003 0302 	and.w	r3, r3, #2
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d0ec      	beq.n	800a6a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800a6ca:	7cfb      	ldrb	r3, [r7, #19]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d10b      	bne.n	800a6e8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a6d0:	4b07      	ldr	r3, [pc, #28]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a6d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6d6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6de:	4904      	ldr	r1, [pc, #16]	@ (800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a6e0:	4313      	orrs	r3, r2
 800a6e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a6e6:	e009      	b.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a6e8:	7cfb      	ldrb	r3, [r7, #19]
 800a6ea:	74bb      	strb	r3, [r7, #18]
 800a6ec:	e006      	b.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800a6ee:	bf00      	nop
 800a6f0:	40021000 	.word	0x40021000
 800a6f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6f8:	7cfb      	ldrb	r3, [r7, #19]
 800a6fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a6fc:	7c7b      	ldrb	r3, [r7, #17]
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	d105      	bne.n	800a70e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a702:	4b8a      	ldr	r3, [pc, #552]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a706:	4a89      	ldr	r2, [pc, #548]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a708:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a70c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f003 0301 	and.w	r3, r3, #1
 800a716:	2b00      	cmp	r3, #0
 800a718:	d00a      	beq.n	800a730 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a71a:	4b84      	ldr	r3, [pc, #528]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a71c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a720:	f023 0203 	bic.w	r2, r3, #3
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6a1b      	ldr	r3, [r3, #32]
 800a728:	4980      	ldr	r1, [pc, #512]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a72a:	4313      	orrs	r3, r2
 800a72c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	f003 0302 	and.w	r3, r3, #2
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d00a      	beq.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a73c:	4b7b      	ldr	r3, [pc, #492]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a73e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a742:	f023 020c 	bic.w	r2, r3, #12
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a74a:	4978      	ldr	r1, [pc, #480]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a74c:	4313      	orrs	r3, r2
 800a74e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f003 0320 	and.w	r3, r3, #32
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00a      	beq.n	800a774 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a75e:	4b73      	ldr	r3, [pc, #460]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a764:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a76c:	496f      	ldr	r1, [pc, #444]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a76e:	4313      	orrs	r3, r2
 800a770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d00a      	beq.n	800a796 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a780:	4b6a      	ldr	r3, [pc, #424]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a786:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a78e:	4967      	ldr	r1, [pc, #412]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a790:	4313      	orrs	r3, r2
 800a792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d00a      	beq.n	800a7b8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a7a2:	4b62      	ldr	r3, [pc, #392]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a7a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7a8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7b0:	495e      	ldr	r1, [pc, #376]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d00a      	beq.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a7c4:	4b59      	ldr	r3, [pc, #356]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a7c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7ca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d2:	4956      	ldr	r1, [pc, #344]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d00a      	beq.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a7e6:	4b51      	ldr	r3, [pc, #324]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a7e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7f4:	494d      	ldr	r1, [pc, #308]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a804:	2b00      	cmp	r3, #0
 800a806:	d028      	beq.n	800a85a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a808:	4b48      	ldr	r3, [pc, #288]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a80a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a80e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a816:	4945      	ldr	r1, [pc, #276]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a818:	4313      	orrs	r3, r2
 800a81a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a822:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a826:	d106      	bne.n	800a836 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a828:	4b40      	ldr	r3, [pc, #256]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a82a:	68db      	ldr	r3, [r3, #12]
 800a82c:	4a3f      	ldr	r2, [pc, #252]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a82e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a832:	60d3      	str	r3, [r2, #12]
 800a834:	e011      	b.n	800a85a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a83a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a83e:	d10c      	bne.n	800a85a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	3304      	adds	r3, #4
 800a844:	2101      	movs	r1, #1
 800a846:	4618      	mov	r0, r3
 800a848:	f000 f872 	bl	800a930 <RCCEx_PLLSAI1_Config>
 800a84c:	4603      	mov	r3, r0
 800a84e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a850:	7cfb      	ldrb	r3, [r7, #19]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d001      	beq.n	800a85a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800a856:	7cfb      	ldrb	r3, [r7, #19]
 800a858:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a862:	2b00      	cmp	r3, #0
 800a864:	d028      	beq.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a866:	4b31      	ldr	r3, [pc, #196]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a86c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a874:	492d      	ldr	r1, [pc, #180]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a876:	4313      	orrs	r3, r2
 800a878:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a880:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a884:	d106      	bne.n	800a894 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a886:	4b29      	ldr	r3, [pc, #164]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a888:	68db      	ldr	r3, [r3, #12]
 800a88a:	4a28      	ldr	r2, [pc, #160]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a88c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a890:	60d3      	str	r3, [r2, #12]
 800a892:	e011      	b.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a898:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a89c:	d10c      	bne.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	2101      	movs	r1, #1
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f000 f843 	bl	800a930 <RCCEx_PLLSAI1_Config>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a8ae:	7cfb      	ldrb	r3, [r7, #19]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d001      	beq.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800a8b4:	7cfb      	ldrb	r3, [r7, #19]
 800a8b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d01c      	beq.n	800a8fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a8c4:	4b19      	ldr	r3, [pc, #100]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a8c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8ca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8d2:	4916      	ldr	r1, [pc, #88]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a8d4:	4313      	orrs	r3, r2
 800a8d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8e2:	d10c      	bne.n	800a8fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	3304      	adds	r3, #4
 800a8e8:	2102      	movs	r1, #2
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f000 f820 	bl	800a930 <RCCEx_PLLSAI1_Config>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a8f4:	7cfb      	ldrb	r3, [r7, #19]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d001      	beq.n	800a8fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800a8fa:	7cfb      	ldrb	r3, [r7, #19]
 800a8fc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a906:	2b00      	cmp	r3, #0
 800a908:	d00a      	beq.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a90a:	4b08      	ldr	r3, [pc, #32]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a90c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a910:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a918:	4904      	ldr	r1, [pc, #16]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a91a:	4313      	orrs	r3, r2
 800a91c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a920:	7cbb      	ldrb	r3, [r7, #18]
}
 800a922:	4618      	mov	r0, r3
 800a924:	3718      	adds	r7, #24
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}
 800a92a:	bf00      	nop
 800a92c:	40021000 	.word	0x40021000

0800a930 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b084      	sub	sp, #16
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a93a:	2300      	movs	r3, #0
 800a93c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a93e:	4b74      	ldr	r3, [pc, #464]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a940:	68db      	ldr	r3, [r3, #12]
 800a942:	f003 0303 	and.w	r3, r3, #3
 800a946:	2b00      	cmp	r3, #0
 800a948:	d018      	beq.n	800a97c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a94a:	4b71      	ldr	r3, [pc, #452]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a94c:	68db      	ldr	r3, [r3, #12]
 800a94e:	f003 0203 	and.w	r2, r3, #3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	429a      	cmp	r2, r3
 800a958:	d10d      	bne.n	800a976 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
       ||
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d009      	beq.n	800a976 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a962:	4b6b      	ldr	r3, [pc, #428]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a964:	68db      	ldr	r3, [r3, #12]
 800a966:	091b      	lsrs	r3, r3, #4
 800a968:	f003 0307 	and.w	r3, r3, #7
 800a96c:	1c5a      	adds	r2, r3, #1
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	685b      	ldr	r3, [r3, #4]
       ||
 800a972:	429a      	cmp	r2, r3
 800a974:	d047      	beq.n	800aa06 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a976:	2301      	movs	r3, #1
 800a978:	73fb      	strb	r3, [r7, #15]
 800a97a:	e044      	b.n	800aa06 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	2b03      	cmp	r3, #3
 800a982:	d018      	beq.n	800a9b6 <RCCEx_PLLSAI1_Config+0x86>
 800a984:	2b03      	cmp	r3, #3
 800a986:	d825      	bhi.n	800a9d4 <RCCEx_PLLSAI1_Config+0xa4>
 800a988:	2b01      	cmp	r3, #1
 800a98a:	d002      	beq.n	800a992 <RCCEx_PLLSAI1_Config+0x62>
 800a98c:	2b02      	cmp	r3, #2
 800a98e:	d009      	beq.n	800a9a4 <RCCEx_PLLSAI1_Config+0x74>
 800a990:	e020      	b.n	800a9d4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a992:	4b5f      	ldr	r3, [pc, #380]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f003 0302 	and.w	r3, r3, #2
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d11d      	bne.n	800a9da <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a9a2:	e01a      	b.n	800a9da <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a9a4:	4b5a      	ldr	r3, [pc, #360]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d116      	bne.n	800a9de <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a9b4:	e013      	b.n	800a9de <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a9b6:	4b56      	ldr	r3, [pc, #344]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d10f      	bne.n	800a9e2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a9c2:	4b53      	ldr	r3, [pc, #332]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d109      	bne.n	800a9e2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a9d2:	e006      	b.n	800a9e2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	73fb      	strb	r3, [r7, #15]
      break;
 800a9d8:	e004      	b.n	800a9e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a9da:	bf00      	nop
 800a9dc:	e002      	b.n	800a9e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a9de:	bf00      	nop
 800a9e0:	e000      	b.n	800a9e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a9e2:	bf00      	nop
    }

    if(status == HAL_OK)
 800a9e4:	7bfb      	ldrb	r3, [r7, #15]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d10d      	bne.n	800aa06 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a9ea:	4b49      	ldr	r3, [pc, #292]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9ec:	68db      	ldr	r3, [r3, #12]
 800a9ee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6819      	ldr	r1, [r3, #0]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	685b      	ldr	r3, [r3, #4]
 800a9fa:	3b01      	subs	r3, #1
 800a9fc:	011b      	lsls	r3, r3, #4
 800a9fe:	430b      	orrs	r3, r1
 800aa00:	4943      	ldr	r1, [pc, #268]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa02:	4313      	orrs	r3, r2
 800aa04:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800aa06:	7bfb      	ldrb	r3, [r7, #15]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d17c      	bne.n	800ab06 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800aa0c:	4b40      	ldr	r3, [pc, #256]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4a3f      	ldr	r2, [pc, #252]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa12:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aa16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa18:	f7fa fdea 	bl	80055f0 <HAL_GetTick>
 800aa1c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aa1e:	e009      	b.n	800aa34 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aa20:	f7fa fde6 	bl	80055f0 <HAL_GetTick>
 800aa24:	4602      	mov	r2, r0
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	1ad3      	subs	r3, r2, r3
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d902      	bls.n	800aa34 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	73fb      	strb	r3, [r7, #15]
        break;
 800aa32:	e005      	b.n	800aa40 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aa34:	4b36      	ldr	r3, [pc, #216]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d1ef      	bne.n	800aa20 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800aa40:	7bfb      	ldrb	r3, [r7, #15]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d15f      	bne.n	800ab06 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d110      	bne.n	800aa6e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aa4c:	4b30      	ldr	r3, [pc, #192]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa4e:	691b      	ldr	r3, [r3, #16]
 800aa50:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800aa54:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	6892      	ldr	r2, [r2, #8]
 800aa5c:	0211      	lsls	r1, r2, #8
 800aa5e:	687a      	ldr	r2, [r7, #4]
 800aa60:	68d2      	ldr	r2, [r2, #12]
 800aa62:	06d2      	lsls	r2, r2, #27
 800aa64:	430a      	orrs	r2, r1
 800aa66:	492a      	ldr	r1, [pc, #168]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	610b      	str	r3, [r1, #16]
 800aa6c:	e027      	b.n	800aabe <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	2b01      	cmp	r3, #1
 800aa72:	d112      	bne.n	800aa9a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aa74:	4b26      	ldr	r3, [pc, #152]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa76:	691b      	ldr	r3, [r3, #16]
 800aa78:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800aa7c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	6892      	ldr	r2, [r2, #8]
 800aa84:	0211      	lsls	r1, r2, #8
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	6912      	ldr	r2, [r2, #16]
 800aa8a:	0852      	lsrs	r2, r2, #1
 800aa8c:	3a01      	subs	r2, #1
 800aa8e:	0552      	lsls	r2, r2, #21
 800aa90:	430a      	orrs	r2, r1
 800aa92:	491f      	ldr	r1, [pc, #124]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa94:	4313      	orrs	r3, r2
 800aa96:	610b      	str	r3, [r1, #16]
 800aa98:	e011      	b.n	800aabe <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aa9a:	4b1d      	ldr	r3, [pc, #116]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa9c:	691b      	ldr	r3, [r3, #16]
 800aa9e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800aaa2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	6892      	ldr	r2, [r2, #8]
 800aaaa:	0211      	lsls	r1, r2, #8
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	6952      	ldr	r2, [r2, #20]
 800aab0:	0852      	lsrs	r2, r2, #1
 800aab2:	3a01      	subs	r2, #1
 800aab4:	0652      	lsls	r2, r2, #25
 800aab6:	430a      	orrs	r2, r1
 800aab8:	4915      	ldr	r1, [pc, #84]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aaba:	4313      	orrs	r3, r2
 800aabc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800aabe:	4b14      	ldr	r3, [pc, #80]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4a13      	ldr	r2, [pc, #76]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aac4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aac8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaca:	f7fa fd91 	bl	80055f0 <HAL_GetTick>
 800aace:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800aad0:	e009      	b.n	800aae6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aad2:	f7fa fd8d 	bl	80055f0 <HAL_GetTick>
 800aad6:	4602      	mov	r2, r0
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	1ad3      	subs	r3, r2, r3
 800aadc:	2b02      	cmp	r3, #2
 800aade:	d902      	bls.n	800aae6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800aae0:	2303      	movs	r3, #3
 800aae2:	73fb      	strb	r3, [r7, #15]
          break;
 800aae4:	e005      	b.n	800aaf2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800aae6:	4b0a      	ldr	r3, [pc, #40]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d0ef      	beq.n	800aad2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800aaf2:	7bfb      	ldrb	r3, [r7, #15]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d106      	bne.n	800ab06 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800aaf8:	4b05      	ldr	r3, [pc, #20]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aafa:	691a      	ldr	r2, [r3, #16]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	699b      	ldr	r3, [r3, #24]
 800ab00:	4903      	ldr	r1, [pc, #12]	@ (800ab10 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ab02:	4313      	orrs	r3, r2
 800ab04:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800ab06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	3710      	adds	r7, #16
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}
 800ab10:	40021000 	.word	0x40021000

0800ab14 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d079      	beq.n	800ac1a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800ab2c:	b2db      	uxtb	r3, r3
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d106      	bne.n	800ab40 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2200      	movs	r2, #0
 800ab36:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f7f7 fcb0 	bl	80024a0 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2202      	movs	r2, #2
 800ab44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	68db      	ldr	r3, [r3, #12]
 800ab4e:	f003 0310 	and.w	r3, r3, #16
 800ab52:	2b10      	cmp	r3, #16
 800ab54:	d058      	beq.n	800ac08 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	22ca      	movs	r2, #202	@ 0xca
 800ab5c:	625a      	str	r2, [r3, #36]	@ 0x24
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	2253      	movs	r2, #83	@ 0x53
 800ab64:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f000 f9c6 	bl	800aef8 <RTC_EnterInitMode>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800ab70:	7bfb      	ldrb	r3, [r7, #15]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d127      	bne.n	800abc6 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	689b      	ldr	r3, [r3, #8]
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	6812      	ldr	r2, [r2, #0]
 800ab80:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ab84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab88:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	6899      	ldr	r1, [r3, #8]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	685a      	ldr	r2, [r3, #4]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	691b      	ldr	r3, [r3, #16]
 800ab98:	431a      	orrs	r2, r3
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	699b      	ldr	r3, [r3, #24]
 800ab9e:	431a      	orrs	r2, r3
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	430a      	orrs	r2, r1
 800aba6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	68d2      	ldr	r2, [r2, #12]
 800abb0:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	6919      	ldr	r1, [r3, #16]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	041a      	lsls	r2, r3, #16
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	430a      	orrs	r2, r1
 800abc4:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 f9ca 	bl	800af60 <RTC_ExitInitMode>
 800abcc:	4603      	mov	r3, r0
 800abce:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800abd0:	7bfb      	ldrb	r3, [r7, #15]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d113      	bne.n	800abfe <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	f022 0203 	bic.w	r2, r2, #3
 800abe4:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	69da      	ldr	r2, [r3, #28]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	695b      	ldr	r3, [r3, #20]
 800abf4:	431a      	orrs	r2, r3
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	430a      	orrs	r2, r1
 800abfc:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	22ff      	movs	r2, #255	@ 0xff
 800ac04:	625a      	str	r2, [r3, #36]	@ 0x24
 800ac06:	e001      	b.n	800ac0c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800ac0c:	7bfb      	ldrb	r3, [r7, #15]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d103      	bne.n	800ac1a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2201      	movs	r2, #1
 800ac16:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800ac1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3710      	adds	r7, #16
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ac24:	b590      	push	{r4, r7, lr}
 800ac26:	b087      	sub	sp, #28
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	60f8      	str	r0, [r7, #12]
 800ac2c:	60b9      	str	r1, [r7, #8]
 800ac2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d101      	bne.n	800ac3e <HAL_RTC_SetTime+0x1a>
 800ac3a:	2302      	movs	r3, #2
 800ac3c:	e08b      	b.n	800ad56 <HAL_RTC_SetTime+0x132>
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2201      	movs	r2, #1
 800ac42:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2202      	movs	r2, #2
 800ac4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	22ca      	movs	r2, #202	@ 0xca
 800ac54:	625a      	str	r2, [r3, #36]	@ 0x24
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	2253      	movs	r2, #83	@ 0x53
 800ac5c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ac5e:	68f8      	ldr	r0, [r7, #12]
 800ac60:	f000 f94a 	bl	800aef8 <RTC_EnterInitMode>
 800ac64:	4603      	mov	r3, r0
 800ac66:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800ac68:	7cfb      	ldrb	r3, [r7, #19]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d163      	bne.n	800ad36 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d126      	bne.n	800acc2 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	689b      	ldr	r3, [r3, #8]
 800ac7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d102      	bne.n	800ac88 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	2200      	movs	r2, #0
 800ac86:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f000 f9a5 	bl	800afdc <RTC_ByteToBcd2>
 800ac92:	4603      	mov	r3, r0
 800ac94:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	785b      	ldrb	r3, [r3, #1]
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f000 f99e 	bl	800afdc <RTC_ByteToBcd2>
 800aca0:	4603      	mov	r3, r0
 800aca2:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800aca4:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	789b      	ldrb	r3, [r3, #2]
 800acaa:	4618      	mov	r0, r3
 800acac:	f000 f996 	bl	800afdc <RTC_ByteToBcd2>
 800acb0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800acb2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	78db      	ldrb	r3, [r3, #3]
 800acba:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800acbc:	4313      	orrs	r3, r2
 800acbe:	617b      	str	r3, [r7, #20]
 800acc0:	e018      	b.n	800acf4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	689b      	ldr	r3, [r3, #8]
 800acc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800accc:	2b00      	cmp	r3, #0
 800acce:	d102      	bne.n	800acd6 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	2200      	movs	r2, #0
 800acd4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	781b      	ldrb	r3, [r3, #0]
 800acda:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800acdc:	68bb      	ldr	r3, [r7, #8]
 800acde:	785b      	ldrb	r3, [r3, #1]
 800ace0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ace2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800ace4:	68ba      	ldr	r2, [r7, #8]
 800ace6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ace8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	78db      	ldrb	r3, [r3, #3]
 800acee:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800acf0:	4313      	orrs	r3, r2
 800acf2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681a      	ldr	r2, [r3, #0]
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800acfe:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800ad02:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	689a      	ldr	r2, [r3, #8]
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800ad12:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	6899      	ldr	r1, [r3, #8]
 800ad1a:	68bb      	ldr	r3, [r7, #8]
 800ad1c:	68da      	ldr	r2, [r3, #12]
 800ad1e:	68bb      	ldr	r3, [r7, #8]
 800ad20:	691b      	ldr	r3, [r3, #16]
 800ad22:	431a      	orrs	r2, r3
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	430a      	orrs	r2, r1
 800ad2a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ad2c:	68f8      	ldr	r0, [r7, #12]
 800ad2e:	f000 f917 	bl	800af60 <RTC_ExitInitMode>
 800ad32:	4603      	mov	r3, r0
 800ad34:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	22ff      	movs	r2, #255	@ 0xff
 800ad3c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800ad3e:	7cfb      	ldrb	r3, [r7, #19]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d103      	bne.n	800ad4c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2201      	movs	r2, #1
 800ad48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800ad54:	7cfb      	ldrb	r3, [r7, #19]
}
 800ad56:	4618      	mov	r0, r3
 800ad58:	371c      	adds	r7, #28
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd90      	pop	{r4, r7, pc}

0800ad5e <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ad5e:	b580      	push	{r7, lr}
 800ad60:	b086      	sub	sp, #24
 800ad62:	af00      	add	r7, sp, #0
 800ad64:	60f8      	str	r0, [r7, #12]
 800ad66:	60b9      	str	r1, [r7, #8]
 800ad68:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	691b      	ldr	r3, [r3, #16]
 800ad7a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800ad8c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800ad90:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	0c1b      	lsrs	r3, r3, #16
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad9c:	b2da      	uxtb	r2, r3
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	0a1b      	lsrs	r3, r3, #8
 800ada6:	b2db      	uxtb	r3, r3
 800ada8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adac:	b2da      	uxtb	r2, r3
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	b2db      	uxtb	r3, r3
 800adb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adba:	b2da      	uxtb	r2, r3
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	0d9b      	lsrs	r3, r3, #22
 800adc4:	b2db      	uxtb	r3, r3
 800adc6:	f003 0301 	and.w	r3, r3, #1
 800adca:	b2da      	uxtb	r2, r3
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d11a      	bne.n	800ae0c <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	781b      	ldrb	r3, [r3, #0]
 800adda:	4618      	mov	r0, r3
 800addc:	f000 f91e 	bl	800b01c <RTC_Bcd2ToByte>
 800ade0:	4603      	mov	r3, r0
 800ade2:	461a      	mov	r2, r3
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	785b      	ldrb	r3, [r3, #1]
 800adec:	4618      	mov	r0, r3
 800adee:	f000 f915 	bl	800b01c <RTC_Bcd2ToByte>
 800adf2:	4603      	mov	r3, r0
 800adf4:	461a      	mov	r2, r3
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	789b      	ldrb	r3, [r3, #2]
 800adfe:	4618      	mov	r0, r3
 800ae00:	f000 f90c 	bl	800b01c <RTC_Bcd2ToByte>
 800ae04:	4603      	mov	r3, r0
 800ae06:	461a      	mov	r2, r3
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800ae0c:	2300      	movs	r3, #0
}
 800ae0e:	4618      	mov	r0, r3
 800ae10:	3718      	adds	r7, #24
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}

0800ae16 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ae16:	b580      	push	{r7, lr}
 800ae18:	b086      	sub	sp, #24
 800ae1a:	af00      	add	r7, sp, #0
 800ae1c:	60f8      	str	r0, [r7, #12]
 800ae1e:	60b9      	str	r1, [r7, #8]
 800ae20:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800ae2c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ae30:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800ae32:	697b      	ldr	r3, [r7, #20]
 800ae34:	0c1b      	lsrs	r3, r3, #16
 800ae36:	b2da      	uxtb	r2, r3
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	0a1b      	lsrs	r3, r3, #8
 800ae40:	b2db      	uxtb	r3, r3
 800ae42:	f003 031f 	and.w	r3, r3, #31
 800ae46:	b2da      	uxtb	r2, r3
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	b2db      	uxtb	r3, r3
 800ae50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ae54:	b2da      	uxtb	r2, r3
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	0b5b      	lsrs	r3, r3, #13
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	f003 0307 	and.w	r3, r3, #7
 800ae64:	b2da      	uxtb	r2, r3
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d11a      	bne.n	800aea6 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	78db      	ldrb	r3, [r3, #3]
 800ae74:	4618      	mov	r0, r3
 800ae76:	f000 f8d1 	bl	800b01c <RTC_Bcd2ToByte>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	785b      	ldrb	r3, [r3, #1]
 800ae86:	4618      	mov	r0, r3
 800ae88:	f000 f8c8 	bl	800b01c <RTC_Bcd2ToByte>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	461a      	mov	r2, r3
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	789b      	ldrb	r3, [r3, #2]
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f000 f8bf 	bl	800b01c <RTC_Bcd2ToByte>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	461a      	mov	r2, r3
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800aea6:	2300      	movs	r3, #0
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3718      	adds	r7, #24
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}

0800aeb0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b084      	sub	sp, #16
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	4a0d      	ldr	r2, [pc, #52]	@ (800aef4 <HAL_RTC_WaitForSynchro+0x44>)
 800aebe:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800aec0:	f7fa fb96 	bl	80055f0 <HAL_GetTick>
 800aec4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800aec6:	e009      	b.n	800aedc <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800aec8:	f7fa fb92 	bl	80055f0 <HAL_GetTick>
 800aecc:	4602      	mov	r2, r0
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	1ad3      	subs	r3, r2, r3
 800aed2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aed6:	d901      	bls.n	800aedc <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800aed8:	2303      	movs	r3, #3
 800aeda:	e007      	b.n	800aeec <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	68db      	ldr	r3, [r3, #12]
 800aee2:	f003 0320 	and.w	r3, r3, #32
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d0ee      	beq.n	800aec8 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800aeea:	2300      	movs	r3, #0
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3710      	adds	r7, #16
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}
 800aef4:	0003ff5f 	.word	0x0003ff5f

0800aef8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af00:	2300      	movs	r3, #0
 800af02:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	68db      	ldr	r3, [r3, #12]
 800af0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d120      	bne.n	800af54 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f04f 32ff 	mov.w	r2, #4294967295
 800af1a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800af1c:	f7fa fb68 	bl	80055f0 <HAL_GetTick>
 800af20:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800af22:	e00d      	b.n	800af40 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800af24:	f7fa fb64 	bl	80055f0 <HAL_GetTick>
 800af28:	4602      	mov	r2, r0
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	1ad3      	subs	r3, r2, r3
 800af2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af32:	d905      	bls.n	800af40 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800af34:	2303      	movs	r3, #3
 800af36:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2203      	movs	r2, #3
 800af3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	68db      	ldr	r3, [r3, #12]
 800af46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d102      	bne.n	800af54 <RTC_EnterInitMode+0x5c>
 800af4e:	7bfb      	ldrb	r3, [r7, #15]
 800af50:	2b03      	cmp	r3, #3
 800af52:	d1e7      	bne.n	800af24 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800af54:	7bfb      	ldrb	r3, [r7, #15]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
	...

0800af60 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b084      	sub	sp, #16
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af68:	2300      	movs	r3, #0
 800af6a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800af6c:	4b1a      	ldr	r3, [pc, #104]	@ (800afd8 <RTC_ExitInitMode+0x78>)
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	4a19      	ldr	r2, [pc, #100]	@ (800afd8 <RTC_ExitInitMode+0x78>)
 800af72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af76:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800af78:	4b17      	ldr	r3, [pc, #92]	@ (800afd8 <RTC_ExitInitMode+0x78>)
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	f003 0320 	and.w	r3, r3, #32
 800af80:	2b00      	cmp	r3, #0
 800af82:	d10c      	bne.n	800af9e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f7ff ff93 	bl	800aeb0 <HAL_RTC_WaitForSynchro>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d01e      	beq.n	800afce <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2203      	movs	r2, #3
 800af94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800af98:	2303      	movs	r3, #3
 800af9a:	73fb      	strb	r3, [r7, #15]
 800af9c:	e017      	b.n	800afce <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af9e:	4b0e      	ldr	r3, [pc, #56]	@ (800afd8 <RTC_ExitInitMode+0x78>)
 800afa0:	689b      	ldr	r3, [r3, #8]
 800afa2:	4a0d      	ldr	r2, [pc, #52]	@ (800afd8 <RTC_ExitInitMode+0x78>)
 800afa4:	f023 0320 	bic.w	r3, r3, #32
 800afa8:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f7ff ff80 	bl	800aeb0 <HAL_RTC_WaitForSynchro>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d005      	beq.n	800afc2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2203      	movs	r2, #3
 800afba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800afbe:	2303      	movs	r3, #3
 800afc0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800afc2:	4b05      	ldr	r3, [pc, #20]	@ (800afd8 <RTC_ExitInitMode+0x78>)
 800afc4:	689b      	ldr	r3, [r3, #8]
 800afc6:	4a04      	ldr	r2, [pc, #16]	@ (800afd8 <RTC_ExitInitMode+0x78>)
 800afc8:	f043 0320 	orr.w	r3, r3, #32
 800afcc:	6093      	str	r3, [r2, #8]
  }

  return status;
 800afce:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3710      	adds	r7, #16
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}
 800afd8:	40002800 	.word	0x40002800

0800afdc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800afdc:	b480      	push	{r7}
 800afde:	b085      	sub	sp, #20
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	4603      	mov	r3, r0
 800afe4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800afe6:	2300      	movs	r3, #0
 800afe8:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800afea:	79fb      	ldrb	r3, [r7, #7]
 800afec:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800afee:	e005      	b.n	800affc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	3301      	adds	r3, #1
 800aff4:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800aff6:	7afb      	ldrb	r3, [r7, #11]
 800aff8:	3b0a      	subs	r3, #10
 800affa:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800affc:	7afb      	ldrb	r3, [r7, #11]
 800affe:	2b09      	cmp	r3, #9
 800b000:	d8f6      	bhi.n	800aff0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	b2db      	uxtb	r3, r3
 800b006:	011b      	lsls	r3, r3, #4
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	7afb      	ldrb	r3, [r7, #11]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	b2db      	uxtb	r3, r3
}
 800b010:	4618      	mov	r0, r3
 800b012:	3714      	adds	r7, #20
 800b014:	46bd      	mov	sp, r7
 800b016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01a:	4770      	bx	lr

0800b01c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b085      	sub	sp, #20
 800b020:	af00      	add	r7, sp, #0
 800b022:	4603      	mov	r3, r0
 800b024:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800b026:	79fb      	ldrb	r3, [r7, #7]
 800b028:	091b      	lsrs	r3, r3, #4
 800b02a:	b2db      	uxtb	r3, r3
 800b02c:	461a      	mov	r2, r3
 800b02e:	0092      	lsls	r2, r2, #2
 800b030:	4413      	add	r3, r2
 800b032:	005b      	lsls	r3, r3, #1
 800b034:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800b036:	79fb      	ldrb	r3, [r7, #7]
 800b038:	f003 030f 	and.w	r3, r3, #15
 800b03c:	b2da      	uxtb	r2, r3
 800b03e:	7bfb      	ldrb	r3, [r7, #15]
 800b040:	4413      	add	r3, r2
 800b042:	b2db      	uxtb	r3, r3
}
 800b044:	4618      	mov	r0, r3
 800b046:	3714      	adds	r7, #20
 800b048:	46bd      	mov	sp, r7
 800b04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04e:	4770      	bx	lr

0800b050 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b084      	sub	sp, #16
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d101      	bne.n	800b062 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b05e:	2301      	movs	r3, #1
 800b060:	e095      	b.n	800b18e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b066:	2b00      	cmp	r3, #0
 800b068:	d108      	bne.n	800b07c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b072:	d009      	beq.n	800b088 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2200      	movs	r2, #0
 800b078:	61da      	str	r2, [r3, #28]
 800b07a:	e005      	b.n	800b088 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2200      	movs	r2, #0
 800b086:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2200      	movs	r2, #0
 800b08c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b094:	b2db      	uxtb	r3, r3
 800b096:	2b00      	cmp	r3, #0
 800b098:	d106      	bne.n	800b0a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2200      	movs	r2, #0
 800b09e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f7f7 fa6a 	bl	800257c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2202      	movs	r2, #2
 800b0ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	681a      	ldr	r2, [r3, #0]
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b0be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b0c8:	d902      	bls.n	800b0d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	60fb      	str	r3, [r7, #12]
 800b0ce:	e002      	b.n	800b0d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b0d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b0d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	68db      	ldr	r3, [r3, #12]
 800b0da:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b0de:	d007      	beq.n	800b0f0 <HAL_SPI_Init+0xa0>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	68db      	ldr	r3, [r3, #12]
 800b0e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b0e8:	d002      	beq.n	800b0f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	689b      	ldr	r3, [r3, #8]
 800b0fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b100:	431a      	orrs	r2, r3
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	691b      	ldr	r3, [r3, #16]
 800b106:	f003 0302 	and.w	r3, r3, #2
 800b10a:	431a      	orrs	r2, r3
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	695b      	ldr	r3, [r3, #20]
 800b110:	f003 0301 	and.w	r3, r3, #1
 800b114:	431a      	orrs	r2, r3
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	699b      	ldr	r3, [r3, #24]
 800b11a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b11e:	431a      	orrs	r2, r3
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	69db      	ldr	r3, [r3, #28]
 800b124:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b128:	431a      	orrs	r2, r3
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6a1b      	ldr	r3, [r3, #32]
 800b12e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b132:	ea42 0103 	orr.w	r1, r2, r3
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b13a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	430a      	orrs	r2, r1
 800b144:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	699b      	ldr	r3, [r3, #24]
 800b14a:	0c1b      	lsrs	r3, r3, #16
 800b14c:	f003 0204 	and.w	r2, r3, #4
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b154:	f003 0310 	and.w	r3, r3, #16
 800b158:	431a      	orrs	r2, r3
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b15e:	f003 0308 	and.w	r3, r3, #8
 800b162:	431a      	orrs	r2, r3
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	68db      	ldr	r3, [r3, #12]
 800b168:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b16c:	ea42 0103 	orr.w	r1, r2, r3
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	430a      	orrs	r2, r1
 800b17c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2200      	movs	r2, #0
 800b182:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2201      	movs	r2, #1
 800b188:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b18c:	2300      	movs	r3, #0
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3710      	adds	r7, #16
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}

0800b196 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b196:	b580      	push	{r7, lr}
 800b198:	b088      	sub	sp, #32
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	60f8      	str	r0, [r7, #12]
 800b19e:	60b9      	str	r1, [r7, #8]
 800b1a0:	603b      	str	r3, [r7, #0]
 800b1a2:	4613      	mov	r3, r2
 800b1a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b1a6:	f7fa fa23 	bl	80055f0 <HAL_GetTick>
 800b1aa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800b1ac:	88fb      	ldrh	r3, [r7, #6]
 800b1ae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b1b6:	b2db      	uxtb	r3, r3
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	d001      	beq.n	800b1c0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800b1bc:	2302      	movs	r3, #2
 800b1be:	e15c      	b.n	800b47a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d002      	beq.n	800b1cc <HAL_SPI_Transmit+0x36>
 800b1c6:	88fb      	ldrh	r3, [r7, #6]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d101      	bne.n	800b1d0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	e154      	b.n	800b47a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	d101      	bne.n	800b1de <HAL_SPI_Transmit+0x48>
 800b1da:	2302      	movs	r3, #2
 800b1dc:	e14d      	b.n	800b47a <HAL_SPI_Transmit+0x2e4>
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2201      	movs	r2, #1
 800b1e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2203      	movs	r2, #3
 800b1ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	68ba      	ldr	r2, [r7, #8]
 800b1f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	88fa      	ldrh	r2, [r7, #6]
 800b1fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	88fa      	ldrh	r2, [r7, #6]
 800b204:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2200      	movs	r2, #0
 800b20a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	2200      	movs	r2, #0
 800b210:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2200      	movs	r2, #0
 800b218:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2200      	movs	r2, #0
 800b220:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2200      	movs	r2, #0
 800b226:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b230:	d10f      	bne.n	800b252 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	681a      	ldr	r2, [r3, #0]
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b240:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	681a      	ldr	r2, [r3, #0]
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b250:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b25c:	2b40      	cmp	r3, #64	@ 0x40
 800b25e:	d007      	beq.n	800b270 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b26e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	68db      	ldr	r3, [r3, #12]
 800b274:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b278:	d952      	bls.n	800b320 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d002      	beq.n	800b288 <HAL_SPI_Transmit+0xf2>
 800b282:	8b7b      	ldrh	r3, [r7, #26]
 800b284:	2b01      	cmp	r3, #1
 800b286:	d145      	bne.n	800b314 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b28c:	881a      	ldrh	r2, [r3, #0]
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b298:	1c9a      	adds	r2, r3, #2
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2a2:	b29b      	uxth	r3, r3
 800b2a4:	3b01      	subs	r3, #1
 800b2a6:	b29a      	uxth	r2, r3
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b2ac:	e032      	b.n	800b314 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	689b      	ldr	r3, [r3, #8]
 800b2b4:	f003 0302 	and.w	r3, r3, #2
 800b2b8:	2b02      	cmp	r3, #2
 800b2ba:	d112      	bne.n	800b2e2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2c0:	881a      	ldrh	r2, [r3, #0]
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2cc:	1c9a      	adds	r2, r3, #2
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2d6:	b29b      	uxth	r3, r3
 800b2d8:	3b01      	subs	r3, #1
 800b2da:	b29a      	uxth	r2, r3
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b2e0:	e018      	b.n	800b314 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b2e2:	f7fa f985 	bl	80055f0 <HAL_GetTick>
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	69fb      	ldr	r3, [r7, #28]
 800b2ea:	1ad3      	subs	r3, r2, r3
 800b2ec:	683a      	ldr	r2, [r7, #0]
 800b2ee:	429a      	cmp	r2, r3
 800b2f0:	d803      	bhi.n	800b2fa <HAL_SPI_Transmit+0x164>
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2f8:	d102      	bne.n	800b300 <HAL_SPI_Transmit+0x16a>
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d109      	bne.n	800b314 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2201      	movs	r2, #1
 800b304:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2200      	movs	r2, #0
 800b30c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b310:	2303      	movs	r3, #3
 800b312:	e0b2      	b.n	800b47a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b318:	b29b      	uxth	r3, r3
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d1c7      	bne.n	800b2ae <HAL_SPI_Transmit+0x118>
 800b31e:	e083      	b.n	800b428 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d002      	beq.n	800b32e <HAL_SPI_Transmit+0x198>
 800b328:	8b7b      	ldrh	r3, [r7, #26]
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d177      	bne.n	800b41e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b332:	b29b      	uxth	r3, r3
 800b334:	2b01      	cmp	r3, #1
 800b336:	d912      	bls.n	800b35e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b33c:	881a      	ldrh	r2, [r3, #0]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b348:	1c9a      	adds	r2, r3, #2
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b352:	b29b      	uxth	r3, r3
 800b354:	3b02      	subs	r3, #2
 800b356:	b29a      	uxth	r2, r3
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b35c:	e05f      	b.n	800b41e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	330c      	adds	r3, #12
 800b368:	7812      	ldrb	r2, [r2, #0]
 800b36a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b370:	1c5a      	adds	r2, r3, #1
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b37a:	b29b      	uxth	r3, r3
 800b37c:	3b01      	subs	r3, #1
 800b37e:	b29a      	uxth	r2, r3
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800b384:	e04b      	b.n	800b41e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	689b      	ldr	r3, [r3, #8]
 800b38c:	f003 0302 	and.w	r3, r3, #2
 800b390:	2b02      	cmp	r3, #2
 800b392:	d12b      	bne.n	800b3ec <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b398:	b29b      	uxth	r3, r3
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d912      	bls.n	800b3c4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3a2:	881a      	ldrh	r2, [r3, #0]
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3ae:	1c9a      	adds	r2, r3, #2
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3b8:	b29b      	uxth	r3, r3
 800b3ba:	3b02      	subs	r3, #2
 800b3bc:	b29a      	uxth	r2, r3
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b3c2:	e02c      	b.n	800b41e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	330c      	adds	r3, #12
 800b3ce:	7812      	ldrb	r2, [r2, #0]
 800b3d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3d6:	1c5a      	adds	r2, r3, #1
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	3b01      	subs	r3, #1
 800b3e4:	b29a      	uxth	r2, r3
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b3ea:	e018      	b.n	800b41e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b3ec:	f7fa f900 	bl	80055f0 <HAL_GetTick>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	69fb      	ldr	r3, [r7, #28]
 800b3f4:	1ad3      	subs	r3, r2, r3
 800b3f6:	683a      	ldr	r2, [r7, #0]
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	d803      	bhi.n	800b404 <HAL_SPI_Transmit+0x26e>
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b402:	d102      	bne.n	800b40a <HAL_SPI_Transmit+0x274>
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d109      	bne.n	800b41e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2201      	movs	r2, #1
 800b40e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	2200      	movs	r2, #0
 800b416:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b41a:	2303      	movs	r3, #3
 800b41c:	e02d      	b.n	800b47a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b422:	b29b      	uxth	r3, r3
 800b424:	2b00      	cmp	r3, #0
 800b426:	d1ae      	bne.n	800b386 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b428:	69fa      	ldr	r2, [r7, #28]
 800b42a:	6839      	ldr	r1, [r7, #0]
 800b42c:	68f8      	ldr	r0, [r7, #12]
 800b42e:	f000 fcf5 	bl	800be1c <SPI_EndRxTxTransaction>
 800b432:	4603      	mov	r3, r0
 800b434:	2b00      	cmp	r3, #0
 800b436:	d002      	beq.n	800b43e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2220      	movs	r2, #32
 800b43c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	689b      	ldr	r3, [r3, #8]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d10a      	bne.n	800b45c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b446:	2300      	movs	r3, #0
 800b448:	617b      	str	r3, [r7, #20]
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	68db      	ldr	r3, [r3, #12]
 800b450:	617b      	str	r3, [r7, #20]
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	689b      	ldr	r3, [r3, #8]
 800b458:	617b      	str	r3, [r7, #20]
 800b45a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	2200      	movs	r2, #0
 800b468:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b470:	2b00      	cmp	r3, #0
 800b472:	d001      	beq.n	800b478 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800b474:	2301      	movs	r3, #1
 800b476:	e000      	b.n	800b47a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800b478:	2300      	movs	r3, #0
  }
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3720      	adds	r7, #32
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}

0800b482 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b482:	b580      	push	{r7, lr}
 800b484:	b088      	sub	sp, #32
 800b486:	af02      	add	r7, sp, #8
 800b488:	60f8      	str	r0, [r7, #12]
 800b48a:	60b9      	str	r1, [r7, #8]
 800b48c:	603b      	str	r3, [r7, #0]
 800b48e:	4613      	mov	r3, r2
 800b490:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	d001      	beq.n	800b4a2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800b49e:	2302      	movs	r3, #2
 800b4a0:	e123      	b.n	800b6ea <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4aa:	d112      	bne.n	800b4d2 <HAL_SPI_Receive+0x50>
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	689b      	ldr	r3, [r3, #8]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d10e      	bne.n	800b4d2 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	2204      	movs	r2, #4
 800b4b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b4bc:	88fa      	ldrh	r2, [r7, #6]
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	9300      	str	r3, [sp, #0]
 800b4c2:	4613      	mov	r3, r2
 800b4c4:	68ba      	ldr	r2, [r7, #8]
 800b4c6:	68b9      	ldr	r1, [r7, #8]
 800b4c8:	68f8      	ldr	r0, [r7, #12]
 800b4ca:	f000 f912 	bl	800b6f2 <HAL_SPI_TransmitReceive>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	e10b      	b.n	800b6ea <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b4d2:	f7fa f88d 	bl	80055f0 <HAL_GetTick>
 800b4d6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d002      	beq.n	800b4e4 <HAL_SPI_Receive+0x62>
 800b4de:	88fb      	ldrh	r3, [r7, #6]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d101      	bne.n	800b4e8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	e100      	b.n	800b6ea <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b4ee:	2b01      	cmp	r3, #1
 800b4f0:	d101      	bne.n	800b4f6 <HAL_SPI_Receive+0x74>
 800b4f2:	2302      	movs	r3, #2
 800b4f4:	e0f9      	b.n	800b6ea <HAL_SPI_Receive+0x268>
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2204      	movs	r2, #4
 800b502:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	2200      	movs	r2, #0
 800b50a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	68ba      	ldr	r2, [r7, #8]
 800b510:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	88fa      	ldrh	r2, [r7, #6]
 800b516:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	88fa      	ldrh	r2, [r7, #6]
 800b51e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2200      	movs	r2, #0
 800b526:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	2200      	movs	r2, #0
 800b52c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	2200      	movs	r2, #0
 800b532:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2200      	movs	r2, #0
 800b538:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2200      	movs	r2, #0
 800b53e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	68db      	ldr	r3, [r3, #12]
 800b544:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b548:	d908      	bls.n	800b55c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	685a      	ldr	r2, [r3, #4]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b558:	605a      	str	r2, [r3, #4]
 800b55a:	e007      	b.n	800b56c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	685a      	ldr	r2, [r3, #4]
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b56a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	689b      	ldr	r3, [r3, #8]
 800b570:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b574:	d10f      	bne.n	800b596 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	681a      	ldr	r2, [r3, #0]
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b584:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	681a      	ldr	r2, [r3, #0]
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b594:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5a0:	2b40      	cmp	r3, #64	@ 0x40
 800b5a2:	d007      	beq.n	800b5b4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	681a      	ldr	r2, [r3, #0]
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b5b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	68db      	ldr	r3, [r3, #12]
 800b5b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b5bc:	d875      	bhi.n	800b6aa <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b5be:	e037      	b.n	800b630 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	689b      	ldr	r3, [r3, #8]
 800b5c6:	f003 0301 	and.w	r3, r3, #1
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d117      	bne.n	800b5fe <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f103 020c 	add.w	r2, r3, #12
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5da:	7812      	ldrb	r2, [r2, #0]
 800b5dc:	b2d2      	uxtb	r2, r2
 800b5de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b5f0:	b29b      	uxth	r3, r3
 800b5f2:	3b01      	subs	r3, #1
 800b5f4:	b29a      	uxth	r2, r3
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b5fc:	e018      	b.n	800b630 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b5fe:	f7f9 fff7 	bl	80055f0 <HAL_GetTick>
 800b602:	4602      	mov	r2, r0
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	1ad3      	subs	r3, r2, r3
 800b608:	683a      	ldr	r2, [r7, #0]
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d803      	bhi.n	800b616 <HAL_SPI_Receive+0x194>
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b614:	d102      	bne.n	800b61c <HAL_SPI_Receive+0x19a>
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d109      	bne.n	800b630 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	2201      	movs	r2, #1
 800b620:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	2200      	movs	r2, #0
 800b628:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b62c:	2303      	movs	r3, #3
 800b62e:	e05c      	b.n	800b6ea <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b636:	b29b      	uxth	r3, r3
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d1c1      	bne.n	800b5c0 <HAL_SPI_Receive+0x13e>
 800b63c:	e03b      	b.n	800b6b6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	689b      	ldr	r3, [r3, #8]
 800b644:	f003 0301 	and.w	r3, r3, #1
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d115      	bne.n	800b678 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	68da      	ldr	r2, [r3, #12]
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b656:	b292      	uxth	r2, r2
 800b658:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b65e:	1c9a      	adds	r2, r3, #2
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b66a:	b29b      	uxth	r3, r3
 800b66c:	3b01      	subs	r3, #1
 800b66e:	b29a      	uxth	r2, r3
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b676:	e018      	b.n	800b6aa <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b678:	f7f9 ffba 	bl	80055f0 <HAL_GetTick>
 800b67c:	4602      	mov	r2, r0
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	1ad3      	subs	r3, r2, r3
 800b682:	683a      	ldr	r2, [r7, #0]
 800b684:	429a      	cmp	r2, r3
 800b686:	d803      	bhi.n	800b690 <HAL_SPI_Receive+0x20e>
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b68e:	d102      	bne.n	800b696 <HAL_SPI_Receive+0x214>
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d109      	bne.n	800b6aa <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2201      	movs	r2, #1
 800b69a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b6a6:	2303      	movs	r3, #3
 800b6a8:	e01f      	b.n	800b6ea <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b6b0:	b29b      	uxth	r3, r3
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d1c3      	bne.n	800b63e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b6b6:	697a      	ldr	r2, [r7, #20]
 800b6b8:	6839      	ldr	r1, [r7, #0]
 800b6ba:	68f8      	ldr	r0, [r7, #12]
 800b6bc:	f000 fb56 	bl	800bd6c <SPI_EndRxTransaction>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d002      	beq.n	800b6cc <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2220      	movs	r2, #32
 800b6ca:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d001      	beq.n	800b6e8 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	e000      	b.n	800b6ea <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800b6e8:	2300      	movs	r3, #0
  }
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3718      	adds	r7, #24
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}

0800b6f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b6f2:	b580      	push	{r7, lr}
 800b6f4:	b08a      	sub	sp, #40	@ 0x28
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	60f8      	str	r0, [r7, #12]
 800b6fa:	60b9      	str	r1, [r7, #8]
 800b6fc:	607a      	str	r2, [r7, #4]
 800b6fe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b700:	2301      	movs	r3, #1
 800b702:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b704:	f7f9 ff74 	bl	80055f0 <HAL_GetTick>
 800b708:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b710:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	685b      	ldr	r3, [r3, #4]
 800b716:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b718:	887b      	ldrh	r3, [r7, #2]
 800b71a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800b71c:	887b      	ldrh	r3, [r7, #2]
 800b71e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b720:	7ffb      	ldrb	r3, [r7, #31]
 800b722:	2b01      	cmp	r3, #1
 800b724:	d00c      	beq.n	800b740 <HAL_SPI_TransmitReceive+0x4e>
 800b726:	69bb      	ldr	r3, [r7, #24]
 800b728:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b72c:	d106      	bne.n	800b73c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	689b      	ldr	r3, [r3, #8]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d102      	bne.n	800b73c <HAL_SPI_TransmitReceive+0x4a>
 800b736:	7ffb      	ldrb	r3, [r7, #31]
 800b738:	2b04      	cmp	r3, #4
 800b73a:	d001      	beq.n	800b740 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b73c:	2302      	movs	r3, #2
 800b73e:	e1f3      	b.n	800bb28 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d005      	beq.n	800b752 <HAL_SPI_TransmitReceive+0x60>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d002      	beq.n	800b752 <HAL_SPI_TransmitReceive+0x60>
 800b74c:	887b      	ldrh	r3, [r7, #2]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d101      	bne.n	800b756 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800b752:	2301      	movs	r3, #1
 800b754:	e1e8      	b.n	800bb28 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d101      	bne.n	800b764 <HAL_SPI_TransmitReceive+0x72>
 800b760:	2302      	movs	r3, #2
 800b762:	e1e1      	b.n	800bb28 <HAL_SPI_TransmitReceive+0x436>
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	2201      	movs	r2, #1
 800b768:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b772:	b2db      	uxtb	r3, r3
 800b774:	2b04      	cmp	r3, #4
 800b776:	d003      	beq.n	800b780 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	2205      	movs	r2, #5
 800b77c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	2200      	movs	r2, #0
 800b784:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	887a      	ldrh	r2, [r7, #2]
 800b790:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	887a      	ldrh	r2, [r7, #2]
 800b798:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	68ba      	ldr	r2, [r7, #8]
 800b7a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	887a      	ldrh	r2, [r7, #2]
 800b7a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	887a      	ldrh	r2, [r7, #2]
 800b7ac:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	68db      	ldr	r3, [r3, #12]
 800b7be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b7c2:	d802      	bhi.n	800b7ca <HAL_SPI_TransmitReceive+0xd8>
 800b7c4:	8abb      	ldrh	r3, [r7, #20]
 800b7c6:	2b01      	cmp	r3, #1
 800b7c8:	d908      	bls.n	800b7dc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	685a      	ldr	r2, [r3, #4]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b7d8:	605a      	str	r2, [r3, #4]
 800b7da:	e007      	b.n	800b7ec <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	685a      	ldr	r2, [r3, #4]
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b7ea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7f6:	2b40      	cmp	r3, #64	@ 0x40
 800b7f8:	d007      	beq.n	800b80a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	681a      	ldr	r2, [r3, #0]
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b808:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	68db      	ldr	r3, [r3, #12]
 800b80e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b812:	f240 8083 	bls.w	800b91c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	685b      	ldr	r3, [r3, #4]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d002      	beq.n	800b824 <HAL_SPI_TransmitReceive+0x132>
 800b81e:	8afb      	ldrh	r3, [r7, #22]
 800b820:	2b01      	cmp	r3, #1
 800b822:	d16f      	bne.n	800b904 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b828:	881a      	ldrh	r2, [r3, #0]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b834:	1c9a      	adds	r2, r3, #2
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b83e:	b29b      	uxth	r3, r3
 800b840:	3b01      	subs	r3, #1
 800b842:	b29a      	uxth	r2, r3
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b848:	e05c      	b.n	800b904 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	f003 0302 	and.w	r3, r3, #2
 800b854:	2b02      	cmp	r3, #2
 800b856:	d11b      	bne.n	800b890 <HAL_SPI_TransmitReceive+0x19e>
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d016      	beq.n	800b890 <HAL_SPI_TransmitReceive+0x19e>
 800b862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b864:	2b01      	cmp	r3, #1
 800b866:	d113      	bne.n	800b890 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b86c:	881a      	ldrh	r2, [r3, #0]
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b878:	1c9a      	adds	r2, r3, #2
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b882:	b29b      	uxth	r3, r3
 800b884:	3b01      	subs	r3, #1
 800b886:	b29a      	uxth	r2, r3
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b88c:	2300      	movs	r3, #0
 800b88e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	689b      	ldr	r3, [r3, #8]
 800b896:	f003 0301 	and.w	r3, r3, #1
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	d11c      	bne.n	800b8d8 <HAL_SPI_TransmitReceive+0x1e6>
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d016      	beq.n	800b8d8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	68da      	ldr	r2, [r3, #12]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8b4:	b292      	uxth	r2, r2
 800b8b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8bc:	1c9a      	adds	r2, r3, #2
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b8c8:	b29b      	uxth	r3, r3
 800b8ca:	3b01      	subs	r3, #1
 800b8cc:	b29a      	uxth	r2, r3
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b8d8:	f7f9 fe8a 	bl	80055f0 <HAL_GetTick>
 800b8dc:	4602      	mov	r2, r0
 800b8de:	6a3b      	ldr	r3, [r7, #32]
 800b8e0:	1ad3      	subs	r3, r2, r3
 800b8e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d80d      	bhi.n	800b904 <HAL_SPI_TransmitReceive+0x212>
 800b8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8ee:	d009      	beq.n	800b904 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	2201      	movs	r2, #1
 800b8f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b900:	2303      	movs	r3, #3
 800b902:	e111      	b.n	800bb28 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b908:	b29b      	uxth	r3, r3
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d19d      	bne.n	800b84a <HAL_SPI_TransmitReceive+0x158>
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b914:	b29b      	uxth	r3, r3
 800b916:	2b00      	cmp	r3, #0
 800b918:	d197      	bne.n	800b84a <HAL_SPI_TransmitReceive+0x158>
 800b91a:	e0e5      	b.n	800bae8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	685b      	ldr	r3, [r3, #4]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d003      	beq.n	800b92c <HAL_SPI_TransmitReceive+0x23a>
 800b924:	8afb      	ldrh	r3, [r7, #22]
 800b926:	2b01      	cmp	r3, #1
 800b928:	f040 80d1 	bne.w	800bace <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b930:	b29b      	uxth	r3, r3
 800b932:	2b01      	cmp	r3, #1
 800b934:	d912      	bls.n	800b95c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b93a:	881a      	ldrh	r2, [r3, #0]
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b946:	1c9a      	adds	r2, r3, #2
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b950:	b29b      	uxth	r3, r3
 800b952:	3b02      	subs	r3, #2
 800b954:	b29a      	uxth	r2, r3
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b95a:	e0b8      	b.n	800bace <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	330c      	adds	r3, #12
 800b966:	7812      	ldrb	r2, [r2, #0]
 800b968:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b96e:	1c5a      	adds	r2, r3, #1
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b978:	b29b      	uxth	r3, r3
 800b97a:	3b01      	subs	r3, #1
 800b97c:	b29a      	uxth	r2, r3
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b982:	e0a4      	b.n	800bace <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	689b      	ldr	r3, [r3, #8]
 800b98a:	f003 0302 	and.w	r3, r3, #2
 800b98e:	2b02      	cmp	r3, #2
 800b990:	d134      	bne.n	800b9fc <HAL_SPI_TransmitReceive+0x30a>
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b996:	b29b      	uxth	r3, r3
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d02f      	beq.n	800b9fc <HAL_SPI_TransmitReceive+0x30a>
 800b99c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d12c      	bne.n	800b9fc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	2b01      	cmp	r3, #1
 800b9aa:	d912      	bls.n	800b9d2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9b0:	881a      	ldrh	r2, [r3, #0]
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9bc:	1c9a      	adds	r2, r3, #2
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9c6:	b29b      	uxth	r3, r3
 800b9c8:	3b02      	subs	r3, #2
 800b9ca:	b29a      	uxth	r2, r3
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b9d0:	e012      	b.n	800b9f8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	330c      	adds	r3, #12
 800b9dc:	7812      	ldrb	r2, [r2, #0]
 800b9de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9e4:	1c5a      	adds	r2, r3, #1
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	3b01      	subs	r3, #1
 800b9f2:	b29a      	uxth	r2, r3
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	689b      	ldr	r3, [r3, #8]
 800ba02:	f003 0301 	and.w	r3, r3, #1
 800ba06:	2b01      	cmp	r3, #1
 800ba08:	d148      	bne.n	800ba9c <HAL_SPI_TransmitReceive+0x3aa>
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d042      	beq.n	800ba9c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ba1c:	b29b      	uxth	r3, r3
 800ba1e:	2b01      	cmp	r3, #1
 800ba20:	d923      	bls.n	800ba6a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	68da      	ldr	r2, [r3, #12]
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba2c:	b292      	uxth	r2, r2
 800ba2e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba34:	1c9a      	adds	r2, r3, #2
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ba40:	b29b      	uxth	r3, r3
 800ba42:	3b02      	subs	r3, #2
 800ba44:	b29a      	uxth	r2, r3
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	2b01      	cmp	r3, #1
 800ba56:	d81f      	bhi.n	800ba98 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	685a      	ldr	r2, [r3, #4]
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ba66:	605a      	str	r2, [r3, #4]
 800ba68:	e016      	b.n	800ba98 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f103 020c 	add.w	r2, r3, #12
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba76:	7812      	ldrb	r2, [r2, #0]
 800ba78:	b2d2      	uxtb	r2, r2
 800ba7a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba80:	1c5a      	adds	r2, r3, #1
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ba8c:	b29b      	uxth	r3, r3
 800ba8e:	3b01      	subs	r3, #1
 800ba90:	b29a      	uxth	r2, r3
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ba9c:	f7f9 fda8 	bl	80055f0 <HAL_GetTick>
 800baa0:	4602      	mov	r2, r0
 800baa2:	6a3b      	ldr	r3, [r7, #32]
 800baa4:	1ad3      	subs	r3, r2, r3
 800baa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800baa8:	429a      	cmp	r2, r3
 800baaa:	d803      	bhi.n	800bab4 <HAL_SPI_TransmitReceive+0x3c2>
 800baac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bab2:	d102      	bne.n	800baba <HAL_SPI_TransmitReceive+0x3c8>
 800bab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d109      	bne.n	800bace <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2201      	movs	r2, #1
 800babe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	2200      	movs	r2, #0
 800bac6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800baca:	2303      	movs	r3, #3
 800bacc:	e02c      	b.n	800bb28 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	f47f af55 	bne.w	800b984 <HAL_SPI_TransmitReceive+0x292>
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800bae0:	b29b      	uxth	r3, r3
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	f47f af4e 	bne.w	800b984 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bae8:	6a3a      	ldr	r2, [r7, #32]
 800baea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800baec:	68f8      	ldr	r0, [r7, #12]
 800baee:	f000 f995 	bl	800be1c <SPI_EndRxTxTransaction>
 800baf2:	4603      	mov	r3, r0
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d008      	beq.n	800bb0a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	2220      	movs	r2, #32
 800bafc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	2200      	movs	r2, #0
 800bb02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800bb06:	2301      	movs	r3, #1
 800bb08:	e00e      	b.n	800bb28 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	2200      	movs	r2, #0
 800bb16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d001      	beq.n	800bb26 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800bb22:	2301      	movs	r3, #1
 800bb24:	e000      	b.n	800bb28 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800bb26:	2300      	movs	r3, #0
  }
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	3728      	adds	r7, #40	@ 0x28
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}

0800bb30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b088      	sub	sp, #32
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	60f8      	str	r0, [r7, #12]
 800bb38:	60b9      	str	r1, [r7, #8]
 800bb3a:	603b      	str	r3, [r7, #0]
 800bb3c:	4613      	mov	r3, r2
 800bb3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bb40:	f7f9 fd56 	bl	80055f0 <HAL_GetTick>
 800bb44:	4602      	mov	r2, r0
 800bb46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb48:	1a9b      	subs	r3, r3, r2
 800bb4a:	683a      	ldr	r2, [r7, #0]
 800bb4c:	4413      	add	r3, r2
 800bb4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800bb50:	f7f9 fd4e 	bl	80055f0 <HAL_GetTick>
 800bb54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800bb56:	4b39      	ldr	r3, [pc, #228]	@ (800bc3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	015b      	lsls	r3, r3, #5
 800bb5c:	0d1b      	lsrs	r3, r3, #20
 800bb5e:	69fa      	ldr	r2, [r7, #28]
 800bb60:	fb02 f303 	mul.w	r3, r2, r3
 800bb64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bb66:	e054      	b.n	800bc12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb6e:	d050      	beq.n	800bc12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bb70:	f7f9 fd3e 	bl	80055f0 <HAL_GetTick>
 800bb74:	4602      	mov	r2, r0
 800bb76:	69bb      	ldr	r3, [r7, #24]
 800bb78:	1ad3      	subs	r3, r2, r3
 800bb7a:	69fa      	ldr	r2, [r7, #28]
 800bb7c:	429a      	cmp	r2, r3
 800bb7e:	d902      	bls.n	800bb86 <SPI_WaitFlagStateUntilTimeout+0x56>
 800bb80:	69fb      	ldr	r3, [r7, #28]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d13d      	bne.n	800bc02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	685a      	ldr	r2, [r3, #4]
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bb94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	685b      	ldr	r3, [r3, #4]
 800bb9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bb9e:	d111      	bne.n	800bbc4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	689b      	ldr	r3, [r3, #8]
 800bba4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bba8:	d004      	beq.n	800bbb4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	689b      	ldr	r3, [r3, #8]
 800bbae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bbb2:	d107      	bne.n	800bbc4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	681a      	ldr	r2, [r3, #0]
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bbc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbcc:	d10f      	bne.n	800bbee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	681a      	ldr	r2, [r3, #0]
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bbdc:	601a      	str	r2, [r3, #0]
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bbec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	2201      	movs	r2, #1
 800bbf2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800bbfe:	2303      	movs	r3, #3
 800bc00:	e017      	b.n	800bc32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d101      	bne.n	800bc0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800bc08:	2300      	movs	r3, #0
 800bc0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	3b01      	subs	r3, #1
 800bc10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	689a      	ldr	r2, [r3, #8]
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	4013      	ands	r3, r2
 800bc1c:	68ba      	ldr	r2, [r7, #8]
 800bc1e:	429a      	cmp	r2, r3
 800bc20:	bf0c      	ite	eq
 800bc22:	2301      	moveq	r3, #1
 800bc24:	2300      	movne	r3, #0
 800bc26:	b2db      	uxtb	r3, r3
 800bc28:	461a      	mov	r2, r3
 800bc2a:	79fb      	ldrb	r3, [r7, #7]
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	d19b      	bne.n	800bb68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bc30:	2300      	movs	r3, #0
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3720      	adds	r7, #32
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}
 800bc3a:	bf00      	nop
 800bc3c:	20000018 	.word	0x20000018

0800bc40 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b08a      	sub	sp, #40	@ 0x28
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	60f8      	str	r0, [r7, #12]
 800bc48:	60b9      	str	r1, [r7, #8]
 800bc4a:	607a      	str	r2, [r7, #4]
 800bc4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800bc52:	f7f9 fccd 	bl	80055f0 <HAL_GetTick>
 800bc56:	4602      	mov	r2, r0
 800bc58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5a:	1a9b      	subs	r3, r3, r2
 800bc5c:	683a      	ldr	r2, [r7, #0]
 800bc5e:	4413      	add	r3, r2
 800bc60:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800bc62:	f7f9 fcc5 	bl	80055f0 <HAL_GetTick>
 800bc66:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	330c      	adds	r3, #12
 800bc6e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800bc70:	4b3d      	ldr	r3, [pc, #244]	@ (800bd68 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800bc72:	681a      	ldr	r2, [r3, #0]
 800bc74:	4613      	mov	r3, r2
 800bc76:	009b      	lsls	r3, r3, #2
 800bc78:	4413      	add	r3, r2
 800bc7a:	00da      	lsls	r2, r3, #3
 800bc7c:	1ad3      	subs	r3, r2, r3
 800bc7e:	0d1b      	lsrs	r3, r3, #20
 800bc80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc82:	fb02 f303 	mul.w	r3, r2, r3
 800bc86:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800bc88:	e060      	b.n	800bd4c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bc90:	d107      	bne.n	800bca2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d104      	bne.n	800bca2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800bc98:	69fb      	ldr	r3, [r7, #28]
 800bc9a:	781b      	ldrb	r3, [r3, #0]
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800bca0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bca8:	d050      	beq.n	800bd4c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bcaa:	f7f9 fca1 	bl	80055f0 <HAL_GetTick>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	6a3b      	ldr	r3, [r7, #32]
 800bcb2:	1ad3      	subs	r3, r2, r3
 800bcb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcb6:	429a      	cmp	r2, r3
 800bcb8:	d902      	bls.n	800bcc0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800bcba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d13d      	bne.n	800bd3c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	685a      	ldr	r2, [r3, #4]
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bcce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	685b      	ldr	r3, [r3, #4]
 800bcd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bcd8:	d111      	bne.n	800bcfe <SPI_WaitFifoStateUntilTimeout+0xbe>
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	689b      	ldr	r3, [r3, #8]
 800bcde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bce2:	d004      	beq.n	800bcee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bcec:	d107      	bne.n	800bcfe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	681a      	ldr	r2, [r3, #0]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bcfc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd06:	d10f      	bne.n	800bd28 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	681a      	ldr	r2, [r3, #0]
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bd16:	601a      	str	r2, [r3, #0]
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	681a      	ldr	r2, [r3, #0]
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bd26:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	2200      	movs	r2, #0
 800bd34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800bd38:	2303      	movs	r3, #3
 800bd3a:	e010      	b.n	800bd5e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bd3c:	69bb      	ldr	r3, [r7, #24]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d101      	bne.n	800bd46 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800bd42:	2300      	movs	r3, #0
 800bd44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800bd46:	69bb      	ldr	r3, [r7, #24]
 800bd48:	3b01      	subs	r3, #1
 800bd4a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	689a      	ldr	r2, [r3, #8]
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	4013      	ands	r3, r2
 800bd56:	687a      	ldr	r2, [r7, #4]
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d196      	bne.n	800bc8a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800bd5c:	2300      	movs	r3, #0
}
 800bd5e:	4618      	mov	r0, r3
 800bd60:	3728      	adds	r7, #40	@ 0x28
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}
 800bd66:	bf00      	nop
 800bd68:	20000018 	.word	0x20000018

0800bd6c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b086      	sub	sp, #24
 800bd70:	af02      	add	r7, sp, #8
 800bd72:	60f8      	str	r0, [r7, #12]
 800bd74:	60b9      	str	r1, [r7, #8]
 800bd76:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bd80:	d111      	bne.n	800bda6 <SPI_EndRxTransaction+0x3a>
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	689b      	ldr	r3, [r3, #8]
 800bd86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd8a:	d004      	beq.n	800bd96 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	689b      	ldr	r3, [r3, #8]
 800bd90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd94:	d107      	bne.n	800bda6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	681a      	ldr	r2, [r3, #0]
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bda4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	9300      	str	r3, [sp, #0]
 800bdaa:	68bb      	ldr	r3, [r7, #8]
 800bdac:	2200      	movs	r2, #0
 800bdae:	2180      	movs	r1, #128	@ 0x80
 800bdb0:	68f8      	ldr	r0, [r7, #12]
 800bdb2:	f7ff febd 	bl	800bb30 <SPI_WaitFlagStateUntilTimeout>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d007      	beq.n	800bdcc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdc0:	f043 0220 	orr.w	r2, r3, #32
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bdc8:	2303      	movs	r3, #3
 800bdca:	e023      	b.n	800be14 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	685b      	ldr	r3, [r3, #4]
 800bdd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bdd4:	d11d      	bne.n	800be12 <SPI_EndRxTransaction+0xa6>
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	689b      	ldr	r3, [r3, #8]
 800bdda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdde:	d004      	beq.n	800bdea <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	689b      	ldr	r3, [r3, #8]
 800bde4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bde8:	d113      	bne.n	800be12 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	9300      	str	r3, [sp, #0]
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800bdf6:	68f8      	ldr	r0, [r7, #12]
 800bdf8:	f7ff ff22 	bl	800bc40 <SPI_WaitFifoStateUntilTimeout>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d007      	beq.n	800be12 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be06:	f043 0220 	orr.w	r2, r3, #32
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800be0e:	2303      	movs	r3, #3
 800be10:	e000      	b.n	800be14 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800be12:	2300      	movs	r3, #0
}
 800be14:	4618      	mov	r0, r3
 800be16:	3710      	adds	r7, #16
 800be18:	46bd      	mov	sp, r7
 800be1a:	bd80      	pop	{r7, pc}

0800be1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b086      	sub	sp, #24
 800be20:	af02      	add	r7, sp, #8
 800be22:	60f8      	str	r0, [r7, #12]
 800be24:	60b9      	str	r1, [r7, #8]
 800be26:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	9300      	str	r3, [sp, #0]
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	2200      	movs	r2, #0
 800be30:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800be34:	68f8      	ldr	r0, [r7, #12]
 800be36:	f7ff ff03 	bl	800bc40 <SPI_WaitFifoStateUntilTimeout>
 800be3a:	4603      	mov	r3, r0
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d007      	beq.n	800be50 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be44:	f043 0220 	orr.w	r2, r3, #32
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800be4c:	2303      	movs	r3, #3
 800be4e:	e027      	b.n	800bea0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	9300      	str	r3, [sp, #0]
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	2200      	movs	r2, #0
 800be58:	2180      	movs	r1, #128	@ 0x80
 800be5a:	68f8      	ldr	r0, [r7, #12]
 800be5c:	f7ff fe68 	bl	800bb30 <SPI_WaitFlagStateUntilTimeout>
 800be60:	4603      	mov	r3, r0
 800be62:	2b00      	cmp	r3, #0
 800be64:	d007      	beq.n	800be76 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be6a:	f043 0220 	orr.w	r2, r3, #32
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800be72:	2303      	movs	r3, #3
 800be74:	e014      	b.n	800bea0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	9300      	str	r3, [sp, #0]
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	2200      	movs	r2, #0
 800be7e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800be82:	68f8      	ldr	r0, [r7, #12]
 800be84:	f7ff fedc 	bl	800bc40 <SPI_WaitFifoStateUntilTimeout>
 800be88:	4603      	mov	r3, r0
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d007      	beq.n	800be9e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be92:	f043 0220 	orr.w	r2, r3, #32
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800be9a:	2303      	movs	r3, #3
 800be9c:	e000      	b.n	800bea0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800be9e:	2300      	movs	r3, #0
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3710      	adds	r7, #16
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d101      	bne.n	800beba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800beb6:	2301      	movs	r3, #1
 800beb8:	e049      	b.n	800bf4e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bec0:	b2db      	uxtb	r3, r3
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d106      	bne.n	800bed4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2200      	movs	r2, #0
 800beca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f000 f841 	bl	800bf56 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2202      	movs	r2, #2
 800bed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681a      	ldr	r2, [r3, #0]
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	3304      	adds	r3, #4
 800bee4:	4619      	mov	r1, r3
 800bee6:	4610      	mov	r0, r2
 800bee8:	f000 f9c4 	bl	800c274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2201      	movs	r2, #1
 800bef0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2201      	movs	r2, #1
 800bef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2201      	movs	r2, #1
 800bf00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2201      	movs	r2, #1
 800bf08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2201      	movs	r2, #1
 800bf10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2201      	movs	r2, #1
 800bf18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2201      	movs	r2, #1
 800bf20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2201      	movs	r2, #1
 800bf28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2201      	movs	r2, #1
 800bf30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2201      	movs	r2, #1
 800bf38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2201      	movs	r2, #1
 800bf40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2201      	movs	r2, #1
 800bf48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bf4c:	2300      	movs	r3, #0
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3708      	adds	r7, #8
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}

0800bf56 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800bf56:	b480      	push	{r7}
 800bf58:	b083      	sub	sp, #12
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800bf5e:	bf00      	nop
 800bf60:	370c      	adds	r7, #12
 800bf62:	46bd      	mov	sp, r7
 800bf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf68:	4770      	bx	lr
	...

0800bf6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b085      	sub	sp, #20
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf7a:	b2db      	uxtb	r3, r3
 800bf7c:	2b01      	cmp	r3, #1
 800bf7e:	d001      	beq.n	800bf84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bf80:	2301      	movs	r3, #1
 800bf82:	e03b      	b.n	800bffc <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2202      	movs	r2, #2
 800bf88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	68da      	ldr	r2, [r3, #12]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f042 0201 	orr.w	r2, r2, #1
 800bf9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a19      	ldr	r2, [pc, #100]	@ (800c008 <HAL_TIM_Base_Start_IT+0x9c>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d009      	beq.n	800bfba <HAL_TIM_Base_Start_IT+0x4e>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfae:	d004      	beq.n	800bfba <HAL_TIM_Base_Start_IT+0x4e>
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a15      	ldr	r2, [pc, #84]	@ (800c00c <HAL_TIM_Base_Start_IT+0xa0>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d115      	bne.n	800bfe6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	689a      	ldr	r2, [r3, #8]
 800bfc0:	4b13      	ldr	r3, [pc, #76]	@ (800c010 <HAL_TIM_Base_Start_IT+0xa4>)
 800bfc2:	4013      	ands	r3, r2
 800bfc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2b06      	cmp	r3, #6
 800bfca:	d015      	beq.n	800bff8 <HAL_TIM_Base_Start_IT+0x8c>
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bfd2:	d011      	beq.n	800bff8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	681a      	ldr	r2, [r3, #0]
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	f042 0201 	orr.w	r2, r2, #1
 800bfe2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfe4:	e008      	b.n	800bff8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	681a      	ldr	r2, [r3, #0]
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	f042 0201 	orr.w	r2, r2, #1
 800bff4:	601a      	str	r2, [r3, #0]
 800bff6:	e000      	b.n	800bffa <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bff8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bffa:	2300      	movs	r3, #0
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3714      	adds	r7, #20
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr
 800c008:	40012c00 	.word	0x40012c00
 800c00c:	40014000 	.word	0x40014000
 800c010:	00010007 	.word	0x00010007

0800c014 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b084      	sub	sp, #16
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	68db      	ldr	r3, [r3, #12]
 800c022:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	691b      	ldr	r3, [r3, #16]
 800c02a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	f003 0302 	and.w	r3, r3, #2
 800c032:	2b00      	cmp	r3, #0
 800c034:	d020      	beq.n	800c078 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	f003 0302 	and.w	r3, r3, #2
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d01b      	beq.n	800c078 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	f06f 0202 	mvn.w	r2, #2
 800c048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	2201      	movs	r2, #1
 800c04e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	699b      	ldr	r3, [r3, #24]
 800c056:	f003 0303 	and.w	r3, r3, #3
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d003      	beq.n	800c066 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f000 f8e9 	bl	800c236 <HAL_TIM_IC_CaptureCallback>
 800c064:	e005      	b.n	800c072 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f000 f8db 	bl	800c222 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f000 f8ec 	bl	800c24a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2200      	movs	r2, #0
 800c076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	f003 0304 	and.w	r3, r3, #4
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d020      	beq.n	800c0c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	f003 0304 	and.w	r3, r3, #4
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d01b      	beq.n	800c0c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f06f 0204 	mvn.w	r2, #4
 800c094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	2202      	movs	r2, #2
 800c09a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	699b      	ldr	r3, [r3, #24]
 800c0a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d003      	beq.n	800c0b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	f000 f8c3 	bl	800c236 <HAL_TIM_IC_CaptureCallback>
 800c0b0:	e005      	b.n	800c0be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f000 f8b5 	bl	800c222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f000 f8c6 	bl	800c24a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	f003 0308 	and.w	r3, r3, #8
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d020      	beq.n	800c110 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f003 0308 	and.w	r3, r3, #8
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d01b      	beq.n	800c110 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	f06f 0208 	mvn.w	r2, #8
 800c0e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	2204      	movs	r2, #4
 800c0e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	69db      	ldr	r3, [r3, #28]
 800c0ee:	f003 0303 	and.w	r3, r3, #3
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d003      	beq.n	800c0fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0f6:	6878      	ldr	r0, [r7, #4]
 800c0f8:	f000 f89d 	bl	800c236 <HAL_TIM_IC_CaptureCallback>
 800c0fc:	e005      	b.n	800c10a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f000 f88f 	bl	800c222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f000 f8a0 	bl	800c24a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2200      	movs	r2, #0
 800c10e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	f003 0310 	and.w	r3, r3, #16
 800c116:	2b00      	cmp	r3, #0
 800c118:	d020      	beq.n	800c15c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	f003 0310 	and.w	r3, r3, #16
 800c120:	2b00      	cmp	r3, #0
 800c122:	d01b      	beq.n	800c15c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f06f 0210 	mvn.w	r2, #16
 800c12c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2208      	movs	r2, #8
 800c132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	69db      	ldr	r3, [r3, #28]
 800c13a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d003      	beq.n	800c14a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f000 f877 	bl	800c236 <HAL_TIM_IC_CaptureCallback>
 800c148:	e005      	b.n	800c156 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f000 f869 	bl	800c222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f000 f87a 	bl	800c24a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2200      	movs	r2, #0
 800c15a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	f003 0301 	and.w	r3, r3, #1
 800c162:	2b00      	cmp	r3, #0
 800c164:	d00c      	beq.n	800c180 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	f003 0301 	and.w	r3, r3, #1
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d007      	beq.n	800c180 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f06f 0201 	mvn.w	r2, #1
 800c178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c17a:	6878      	ldr	r0, [r7, #4]
 800c17c:	f7f6 f832 	bl	80021e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c186:	2b00      	cmp	r3, #0
 800c188:	d104      	bne.n	800c194 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c18a:	68bb      	ldr	r3, [r7, #8]
 800c18c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c190:	2b00      	cmp	r3, #0
 800c192:	d00c      	beq.n	800c1ae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d007      	beq.n	800c1ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c1a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f000 f8dd 	bl	800c368 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d00c      	beq.n	800c1d2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d007      	beq.n	800c1d2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c1ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c1cc:	6878      	ldr	r0, [r7, #4]
 800c1ce:	f000 f8d5 	bl	800c37c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d00c      	beq.n	800c1f6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d007      	beq.n	800c1f6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c1ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f000 f834 	bl	800c25e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c1f6:	68bb      	ldr	r3, [r7, #8]
 800c1f8:	f003 0320 	and.w	r3, r3, #32
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d00c      	beq.n	800c21a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	f003 0320 	and.w	r3, r3, #32
 800c206:	2b00      	cmp	r3, #0
 800c208:	d007      	beq.n	800c21a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f06f 0220 	mvn.w	r2, #32
 800c212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f000 f89d 	bl	800c354 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c21a:	bf00      	nop
 800c21c:	3710      	adds	r7, #16
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}

0800c222 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c222:	b480      	push	{r7}
 800c224:	b083      	sub	sp, #12
 800c226:	af00      	add	r7, sp, #0
 800c228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c22a:	bf00      	nop
 800c22c:	370c      	adds	r7, #12
 800c22e:	46bd      	mov	sp, r7
 800c230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c234:	4770      	bx	lr

0800c236 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c236:	b480      	push	{r7}
 800c238:	b083      	sub	sp, #12
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c23e:	bf00      	nop
 800c240:	370c      	adds	r7, #12
 800c242:	46bd      	mov	sp, r7
 800c244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c248:	4770      	bx	lr

0800c24a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c24a:	b480      	push	{r7}
 800c24c:	b083      	sub	sp, #12
 800c24e:	af00      	add	r7, sp, #0
 800c250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c252:	bf00      	nop
 800c254:	370c      	adds	r7, #12
 800c256:	46bd      	mov	sp, r7
 800c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25c:	4770      	bx	lr

0800c25e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c25e:	b480      	push	{r7}
 800c260:	b083      	sub	sp, #12
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c266:	bf00      	nop
 800c268:	370c      	adds	r7, #12
 800c26a:	46bd      	mov	sp, r7
 800c26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c270:	4770      	bx	lr
	...

0800c274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c274:	b480      	push	{r7}
 800c276:	b085      	sub	sp, #20
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
 800c27c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	4a30      	ldr	r2, [pc, #192]	@ (800c348 <TIM_Base_SetConfig+0xd4>)
 800c288:	4293      	cmp	r3, r2
 800c28a:	d003      	beq.n	800c294 <TIM_Base_SetConfig+0x20>
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c292:	d108      	bne.n	800c2a6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c29a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	68fa      	ldr	r2, [r7, #12]
 800c2a2:	4313      	orrs	r3, r2
 800c2a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	4a27      	ldr	r2, [pc, #156]	@ (800c348 <TIM_Base_SetConfig+0xd4>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d00b      	beq.n	800c2c6 <TIM_Base_SetConfig+0x52>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2b4:	d007      	beq.n	800c2c6 <TIM_Base_SetConfig+0x52>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	4a24      	ldr	r2, [pc, #144]	@ (800c34c <TIM_Base_SetConfig+0xd8>)
 800c2ba:	4293      	cmp	r3, r2
 800c2bc:	d003      	beq.n	800c2c6 <TIM_Base_SetConfig+0x52>
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	4a23      	ldr	r2, [pc, #140]	@ (800c350 <TIM_Base_SetConfig+0xdc>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d108      	bne.n	800c2d8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c2cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	68db      	ldr	r3, [r3, #12]
 800c2d2:	68fa      	ldr	r2, [r7, #12]
 800c2d4:	4313      	orrs	r3, r2
 800c2d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	695b      	ldr	r3, [r3, #20]
 800c2e2:	4313      	orrs	r3, r2
 800c2e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	68fa      	ldr	r2, [r7, #12]
 800c2ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	689a      	ldr	r2, [r3, #8]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	4a12      	ldr	r2, [pc, #72]	@ (800c348 <TIM_Base_SetConfig+0xd4>)
 800c300:	4293      	cmp	r3, r2
 800c302:	d007      	beq.n	800c314 <TIM_Base_SetConfig+0xa0>
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	4a11      	ldr	r2, [pc, #68]	@ (800c34c <TIM_Base_SetConfig+0xd8>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d003      	beq.n	800c314 <TIM_Base_SetConfig+0xa0>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	4a10      	ldr	r2, [pc, #64]	@ (800c350 <TIM_Base_SetConfig+0xdc>)
 800c310:	4293      	cmp	r3, r2
 800c312:	d103      	bne.n	800c31c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	691a      	ldr	r2, [r3, #16]
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2201      	movs	r2, #1
 800c320:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	691b      	ldr	r3, [r3, #16]
 800c326:	f003 0301 	and.w	r3, r3, #1
 800c32a:	2b01      	cmp	r3, #1
 800c32c:	d105      	bne.n	800c33a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	691b      	ldr	r3, [r3, #16]
 800c332:	f023 0201 	bic.w	r2, r3, #1
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	611a      	str	r2, [r3, #16]
  }
}
 800c33a:	bf00      	nop
 800c33c:	3714      	adds	r7, #20
 800c33e:	46bd      	mov	sp, r7
 800c340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c344:	4770      	bx	lr
 800c346:	bf00      	nop
 800c348:	40012c00 	.word	0x40012c00
 800c34c:	40014000 	.word	0x40014000
 800c350:	40014400 	.word	0x40014400

0800c354 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c354:	b480      	push	{r7}
 800c356:	b083      	sub	sp, #12
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c35c:	bf00      	nop
 800c35e:	370c      	adds	r7, #12
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c368:	b480      	push	{r7}
 800c36a:	b083      	sub	sp, #12
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c370:	bf00      	nop
 800c372:	370c      	adds	r7, #12
 800c374:	46bd      	mov	sp, r7
 800c376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37a:	4770      	bx	lr

0800c37c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b083      	sub	sp, #12
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c384:	bf00      	nop
 800c386:	370c      	adds	r7, #12
 800c388:	46bd      	mov	sp, r7
 800c38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38e:	4770      	bx	lr

0800c390 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d101      	bne.n	800c3a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c39e:	2301      	movs	r3, #1
 800c3a0:	e040      	b.n	800c424 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d106      	bne.n	800c3b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f7f8 fa86 	bl	80048c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2224      	movs	r2, #36	@ 0x24
 800c3bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	681a      	ldr	r2, [r3, #0]
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f022 0201 	bic.w	r2, r2, #1
 800c3cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d002      	beq.n	800c3dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f000 fbb2 	bl	800cb40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c3dc:	6878      	ldr	r0, [r7, #4]
 800c3de:	f000 f983 	bl	800c6e8 <UART_SetConfig>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	2b01      	cmp	r3, #1
 800c3e6:	d101      	bne.n	800c3ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	e01b      	b.n	800c424 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	685a      	ldr	r2, [r3, #4]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c3fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	689a      	ldr	r2, [r3, #8]
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c40a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	681a      	ldr	r2, [r3, #0]
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	f042 0201 	orr.w	r2, r2, #1
 800c41a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f000 fc31 	bl	800cc84 <UART_CheckIdleState>
 800c422:	4603      	mov	r3, r0
}
 800c424:	4618      	mov	r0, r3
 800c426:	3708      	adds	r7, #8
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}

0800c42c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b08a      	sub	sp, #40	@ 0x28
 800c430:	af00      	add	r7, sp, #0
 800c432:	60f8      	str	r0, [r7, #12]
 800c434:	60b9      	str	r1, [r7, #8]
 800c436:	4613      	mov	r3, r2
 800c438:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c440:	2b20      	cmp	r3, #32
 800c442:	d137      	bne.n	800c4b4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d002      	beq.n	800c450 <HAL_UART_Receive_DMA+0x24>
 800c44a:	88fb      	ldrh	r3, [r7, #6]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d101      	bne.n	800c454 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c450:	2301      	movs	r3, #1
 800c452:	e030      	b.n	800c4b6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	2200      	movs	r2, #0
 800c458:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	4a18      	ldr	r2, [pc, #96]	@ (800c4c0 <HAL_UART_Receive_DMA+0x94>)
 800c460:	4293      	cmp	r3, r2
 800c462:	d01f      	beq.n	800c4a4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	685b      	ldr	r3, [r3, #4]
 800c46a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d018      	beq.n	800c4a4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c478:	697b      	ldr	r3, [r7, #20]
 800c47a:	e853 3f00 	ldrex	r3, [r3]
 800c47e:	613b      	str	r3, [r7, #16]
   return(result);
 800c480:	693b      	ldr	r3, [r7, #16]
 800c482:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c486:	627b      	str	r3, [r7, #36]	@ 0x24
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	461a      	mov	r2, r3
 800c48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c490:	623b      	str	r3, [r7, #32]
 800c492:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c494:	69f9      	ldr	r1, [r7, #28]
 800c496:	6a3a      	ldr	r2, [r7, #32]
 800c498:	e841 2300 	strex	r3, r2, [r1]
 800c49c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c49e:	69bb      	ldr	r3, [r7, #24]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d1e6      	bne.n	800c472 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c4a4:	88fb      	ldrh	r3, [r7, #6]
 800c4a6:	461a      	mov	r2, r3
 800c4a8:	68b9      	ldr	r1, [r7, #8]
 800c4aa:	68f8      	ldr	r0, [r7, #12]
 800c4ac:	f000 fd00 	bl	800ceb0 <UART_Start_Receive_DMA>
 800c4b0:	4603      	mov	r3, r0
 800c4b2:	e000      	b.n	800c4b6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c4b4:	2302      	movs	r3, #2
  }
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	3728      	adds	r7, #40	@ 0x28
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}
 800c4be:	bf00      	nop
 800c4c0:	40008000 	.word	0x40008000

0800c4c4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b0a0      	sub	sp, #128	@ 0x80
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
#else
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c4d4:	e853 3f00 	ldrex	r3, [r3]
 800c4d8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c4da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c4dc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800c4e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	461a      	mov	r2, r3
 800c4e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c4ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c4ec:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ee:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c4f0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c4f2:	e841 2300 	strex	r3, r2, [r1]
 800c4f6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c4f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d1e6      	bne.n	800c4cc <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	3308      	adds	r3, #8
 800c504:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c508:	e853 3f00 	ldrex	r3, [r3]
 800c50c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c50e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c510:	f023 0301 	bic.w	r3, r3, #1
 800c514:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	3308      	adds	r3, #8
 800c51c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c51e:	657a      	str	r2, [r7, #84]	@ 0x54
 800c520:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c522:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c524:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c526:	e841 2300 	strex	r3, r2, [r1]
 800c52a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c52c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d1e5      	bne.n	800c4fe <HAL_UART_Abort+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c536:	2b01      	cmp	r3, #1
 800c538:	d118      	bne.n	800c56c <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c542:	e853 3f00 	ldrex	r3, [r3]
 800c546:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c54a:	f023 0310 	bic.w	r3, r3, #16
 800c54e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	461a      	mov	r2, r3
 800c556:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c558:	643b      	str	r3, [r7, #64]	@ 0x40
 800c55a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c55c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c55e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c560:	e841 2300 	strex	r3, r2, [r1]
 800c564:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d1e6      	bne.n	800c53a <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	689b      	ldr	r3, [r3, #8]
 800c572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c576:	2b80      	cmp	r3, #128	@ 0x80
 800c578:	d137      	bne.n	800c5ea <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	3308      	adds	r3, #8
 800c580:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c582:	6a3b      	ldr	r3, [r7, #32]
 800c584:	e853 3f00 	ldrex	r3, [r3]
 800c588:	61fb      	str	r3, [r7, #28]
   return(result);
 800c58a:	69fb      	ldr	r3, [r7, #28]
 800c58c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c590:	673b      	str	r3, [r7, #112]	@ 0x70
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	3308      	adds	r3, #8
 800c598:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c59a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c59c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c59e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c5a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5a2:	e841 2300 	strex	r3, r2, [r1]
 800c5a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c5a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d1e5      	bne.n	800c57a <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d019      	beq.n	800c5ea <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f7fa fadc 	bl	8006b80 <HAL_DMA_Abort>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d00d      	beq.n	800c5ea <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	f7fa fbc1 	bl	8006d5a <HAL_DMA_GetError>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	2b20      	cmp	r3, #32
 800c5dc:	d105      	bne.n	800c5ea <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2210      	movs	r2, #16
 800c5e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c5e6:	2303      	movs	r3, #3
 800c5e8:	e063      	b.n	800c6b2 <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	689b      	ldr	r3, [r3, #8]
 800c5f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5f4:	2b40      	cmp	r3, #64	@ 0x40
 800c5f6:	d137      	bne.n	800c668 <HAL_UART_Abort+0x1a4>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	3308      	adds	r3, #8
 800c5fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	e853 3f00 	ldrex	r3, [r3]
 800c606:	60bb      	str	r3, [r7, #8]
   return(result);
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c60e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	3308      	adds	r3, #8
 800c616:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c618:	61ba      	str	r2, [r7, #24]
 800c61a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c61c:	6979      	ldr	r1, [r7, #20]
 800c61e:	69ba      	ldr	r2, [r7, #24]
 800c620:	e841 2300 	strex	r3, r2, [r1]
 800c624:	613b      	str	r3, [r7, #16]
   return(result);
 800c626:	693b      	ldr	r3, [r7, #16]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d1e5      	bne.n	800c5f8 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c630:	2b00      	cmp	r3, #0
 800c632:	d019      	beq.n	800c668 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c638:	2200      	movs	r2, #0
 800c63a:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c640:	4618      	mov	r0, r3
 800c642:	f7fa fa9d 	bl	8006b80 <HAL_DMA_Abort>
 800c646:	4603      	mov	r3, r0
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d00d      	beq.n	800c668 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c650:	4618      	mov	r0, r3
 800c652:	f7fa fb82 	bl	8006d5a <HAL_DMA_GetError>
 800c656:	4603      	mov	r3, r0
 800c658:	2b20      	cmp	r3, #32
 800c65a:	d105      	bne.n	800c668 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2210      	movs	r2, #16
 800c660:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c664:	2303      	movs	r3, #3
 800c666:	e024      	b.n	800c6b2 <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2200      	movs	r2, #0
 800c66c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  huart->RxXferCount = 0U;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2200      	movs	r2, #0
 800c674:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	220f      	movs	r2, #15
 800c67e:	621a      	str	r2, [r3, #32]
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	8b1b      	ldrh	r3, [r3, #24]
 800c686:	b29a      	uxth	r2, r3
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	f042 0208 	orr.w	r2, r2, #8
 800c690:	b292      	uxth	r2, r2
 800c692:	831a      	strh	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2220      	movs	r2, #32
 800c698:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2220      	movs	r2, #32
 800c69e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	661a      	str	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6b0:	2300      	movs	r3, #0
}
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	3780      	adds	r7, #128	@ 0x80
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	bd80      	pop	{r7, pc}

0800c6ba <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c6ba:	b480      	push	{r7}
 800c6bc:	b083      	sub	sp, #12
 800c6be:	af00      	add	r7, sp, #0
 800c6c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c6c2:	bf00      	nop
 800c6c4:	370c      	adds	r7, #12
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6cc:	4770      	bx	lr

0800c6ce <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c6ce:	b480      	push	{r7}
 800c6d0:	b083      	sub	sp, #12
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
 800c6d6:	460b      	mov	r3, r1
 800c6d8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c6da:	bf00      	nop
 800c6dc:	370c      	adds	r7, #12
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e4:	4770      	bx	lr
	...

0800c6e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c6e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c6ec:	b08a      	sub	sp, #40	@ 0x28
 800c6ee:	af00      	add	r7, sp, #0
 800c6f0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	689a      	ldr	r2, [r3, #8]
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	691b      	ldr	r3, [r3, #16]
 800c700:	431a      	orrs	r2, r3
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	695b      	ldr	r3, [r3, #20]
 800c706:	431a      	orrs	r2, r3
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	69db      	ldr	r3, [r3, #28]
 800c70c:	4313      	orrs	r3, r2
 800c70e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	681a      	ldr	r2, [r3, #0]
 800c716:	4bb4      	ldr	r3, [pc, #720]	@ (800c9e8 <UART_SetConfig+0x300>)
 800c718:	4013      	ands	r3, r2
 800c71a:	68fa      	ldr	r2, [r7, #12]
 800c71c:	6812      	ldr	r2, [r2, #0]
 800c71e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c720:	430b      	orrs	r3, r1
 800c722:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	685b      	ldr	r3, [r3, #4]
 800c72a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	68da      	ldr	r2, [r3, #12]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	430a      	orrs	r2, r1
 800c738:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	699b      	ldr	r3, [r3, #24]
 800c73e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	4aa9      	ldr	r2, [pc, #676]	@ (800c9ec <UART_SetConfig+0x304>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d004      	beq.n	800c754 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	6a1b      	ldr	r3, [r3, #32]
 800c74e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c750:	4313      	orrs	r3, r2
 800c752:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c764:	430a      	orrs	r2, r1
 800c766:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4aa0      	ldr	r2, [pc, #640]	@ (800c9f0 <UART_SetConfig+0x308>)
 800c76e:	4293      	cmp	r3, r2
 800c770:	d126      	bne.n	800c7c0 <UART_SetConfig+0xd8>
 800c772:	4ba0      	ldr	r3, [pc, #640]	@ (800c9f4 <UART_SetConfig+0x30c>)
 800c774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c778:	f003 0303 	and.w	r3, r3, #3
 800c77c:	2b03      	cmp	r3, #3
 800c77e:	d81b      	bhi.n	800c7b8 <UART_SetConfig+0xd0>
 800c780:	a201      	add	r2, pc, #4	@ (adr r2, 800c788 <UART_SetConfig+0xa0>)
 800c782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c786:	bf00      	nop
 800c788:	0800c799 	.word	0x0800c799
 800c78c:	0800c7a9 	.word	0x0800c7a9
 800c790:	0800c7a1 	.word	0x0800c7a1
 800c794:	0800c7b1 	.word	0x0800c7b1
 800c798:	2301      	movs	r3, #1
 800c79a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c79e:	e080      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c7a0:	2302      	movs	r3, #2
 800c7a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7a6:	e07c      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c7a8:	2304      	movs	r3, #4
 800c7aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7ae:	e078      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c7b0:	2308      	movs	r3, #8
 800c7b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7b6:	e074      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c7b8:	2310      	movs	r3, #16
 800c7ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7be:	e070      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	4a8c      	ldr	r2, [pc, #560]	@ (800c9f8 <UART_SetConfig+0x310>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d138      	bne.n	800c83c <UART_SetConfig+0x154>
 800c7ca:	4b8a      	ldr	r3, [pc, #552]	@ (800c9f4 <UART_SetConfig+0x30c>)
 800c7cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7d0:	f003 030c 	and.w	r3, r3, #12
 800c7d4:	2b0c      	cmp	r3, #12
 800c7d6:	d82d      	bhi.n	800c834 <UART_SetConfig+0x14c>
 800c7d8:	a201      	add	r2, pc, #4	@ (adr r2, 800c7e0 <UART_SetConfig+0xf8>)
 800c7da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7de:	bf00      	nop
 800c7e0:	0800c815 	.word	0x0800c815
 800c7e4:	0800c835 	.word	0x0800c835
 800c7e8:	0800c835 	.word	0x0800c835
 800c7ec:	0800c835 	.word	0x0800c835
 800c7f0:	0800c825 	.word	0x0800c825
 800c7f4:	0800c835 	.word	0x0800c835
 800c7f8:	0800c835 	.word	0x0800c835
 800c7fc:	0800c835 	.word	0x0800c835
 800c800:	0800c81d 	.word	0x0800c81d
 800c804:	0800c835 	.word	0x0800c835
 800c808:	0800c835 	.word	0x0800c835
 800c80c:	0800c835 	.word	0x0800c835
 800c810:	0800c82d 	.word	0x0800c82d
 800c814:	2300      	movs	r3, #0
 800c816:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c81a:	e042      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c81c:	2302      	movs	r3, #2
 800c81e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c822:	e03e      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c824:	2304      	movs	r3, #4
 800c826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c82a:	e03a      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c82c:	2308      	movs	r3, #8
 800c82e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c832:	e036      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c834:	2310      	movs	r3, #16
 800c836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c83a:	e032      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	4a6a      	ldr	r2, [pc, #424]	@ (800c9ec <UART_SetConfig+0x304>)
 800c842:	4293      	cmp	r3, r2
 800c844:	d12a      	bne.n	800c89c <UART_SetConfig+0x1b4>
 800c846:	4b6b      	ldr	r3, [pc, #428]	@ (800c9f4 <UART_SetConfig+0x30c>)
 800c848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c84c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c850:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c854:	d01a      	beq.n	800c88c <UART_SetConfig+0x1a4>
 800c856:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c85a:	d81b      	bhi.n	800c894 <UART_SetConfig+0x1ac>
 800c85c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c860:	d00c      	beq.n	800c87c <UART_SetConfig+0x194>
 800c862:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c866:	d815      	bhi.n	800c894 <UART_SetConfig+0x1ac>
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d003      	beq.n	800c874 <UART_SetConfig+0x18c>
 800c86c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c870:	d008      	beq.n	800c884 <UART_SetConfig+0x19c>
 800c872:	e00f      	b.n	800c894 <UART_SetConfig+0x1ac>
 800c874:	2300      	movs	r3, #0
 800c876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c87a:	e012      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c87c:	2302      	movs	r3, #2
 800c87e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c882:	e00e      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c884:	2304      	movs	r3, #4
 800c886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c88a:	e00a      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c88c:	2308      	movs	r3, #8
 800c88e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c892:	e006      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c894:	2310      	movs	r3, #16
 800c896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c89a:	e002      	b.n	800c8a2 <UART_SetConfig+0x1ba>
 800c89c:	2310      	movs	r3, #16
 800c89e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	4a51      	ldr	r2, [pc, #324]	@ (800c9ec <UART_SetConfig+0x304>)
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	d17a      	bne.n	800c9a2 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c8ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c8b0:	2b08      	cmp	r3, #8
 800c8b2:	d824      	bhi.n	800c8fe <UART_SetConfig+0x216>
 800c8b4:	a201      	add	r2, pc, #4	@ (adr r2, 800c8bc <UART_SetConfig+0x1d4>)
 800c8b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8ba:	bf00      	nop
 800c8bc:	0800c8e1 	.word	0x0800c8e1
 800c8c0:	0800c8ff 	.word	0x0800c8ff
 800c8c4:	0800c8e9 	.word	0x0800c8e9
 800c8c8:	0800c8ff 	.word	0x0800c8ff
 800c8cc:	0800c8ef 	.word	0x0800c8ef
 800c8d0:	0800c8ff 	.word	0x0800c8ff
 800c8d4:	0800c8ff 	.word	0x0800c8ff
 800c8d8:	0800c8ff 	.word	0x0800c8ff
 800c8dc:	0800c8f7 	.word	0x0800c8f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c8e0:	f7fd fd72 	bl	800a3c8 <HAL_RCC_GetPCLK1Freq>
 800c8e4:	61f8      	str	r0, [r7, #28]
        break;
 800c8e6:	e010      	b.n	800c90a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c8e8:	4b44      	ldr	r3, [pc, #272]	@ (800c9fc <UART_SetConfig+0x314>)
 800c8ea:	61fb      	str	r3, [r7, #28]
        break;
 800c8ec:	e00d      	b.n	800c90a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c8ee:	f7fd fcd3 	bl	800a298 <HAL_RCC_GetSysClockFreq>
 800c8f2:	61f8      	str	r0, [r7, #28]
        break;
 800c8f4:	e009      	b.n	800c90a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c8f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c8fa:	61fb      	str	r3, [r7, #28]
        break;
 800c8fc:	e005      	b.n	800c90a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800c8fe:	2300      	movs	r3, #0
 800c900:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c902:	2301      	movs	r3, #1
 800c904:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800c908:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c90a:	69fb      	ldr	r3, [r7, #28]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	f000 8107 	beq.w	800cb20 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	685a      	ldr	r2, [r3, #4]
 800c916:	4613      	mov	r3, r2
 800c918:	005b      	lsls	r3, r3, #1
 800c91a:	4413      	add	r3, r2
 800c91c:	69fa      	ldr	r2, [r7, #28]
 800c91e:	429a      	cmp	r2, r3
 800c920:	d305      	bcc.n	800c92e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	685b      	ldr	r3, [r3, #4]
 800c926:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c928:	69fa      	ldr	r2, [r7, #28]
 800c92a:	429a      	cmp	r2, r3
 800c92c:	d903      	bls.n	800c936 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800c92e:	2301      	movs	r3, #1
 800c930:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c934:	e0f4      	b.n	800cb20 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c936:	69fb      	ldr	r3, [r7, #28]
 800c938:	2200      	movs	r2, #0
 800c93a:	461c      	mov	r4, r3
 800c93c:	4615      	mov	r5, r2
 800c93e:	f04f 0200 	mov.w	r2, #0
 800c942:	f04f 0300 	mov.w	r3, #0
 800c946:	022b      	lsls	r3, r5, #8
 800c948:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800c94c:	0222      	lsls	r2, r4, #8
 800c94e:	68f9      	ldr	r1, [r7, #12]
 800c950:	6849      	ldr	r1, [r1, #4]
 800c952:	0849      	lsrs	r1, r1, #1
 800c954:	2000      	movs	r0, #0
 800c956:	4688      	mov	r8, r1
 800c958:	4681      	mov	r9, r0
 800c95a:	eb12 0a08 	adds.w	sl, r2, r8
 800c95e:	eb43 0b09 	adc.w	fp, r3, r9
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	685b      	ldr	r3, [r3, #4]
 800c966:	2200      	movs	r2, #0
 800c968:	603b      	str	r3, [r7, #0]
 800c96a:	607a      	str	r2, [r7, #4]
 800c96c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c970:	4650      	mov	r0, sl
 800c972:	4659      	mov	r1, fp
 800c974:	f7f4 f988 	bl	8000c88 <__aeabi_uldivmod>
 800c978:	4602      	mov	r2, r0
 800c97a:	460b      	mov	r3, r1
 800c97c:	4613      	mov	r3, r2
 800c97e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c980:	69bb      	ldr	r3, [r7, #24]
 800c982:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c986:	d308      	bcc.n	800c99a <UART_SetConfig+0x2b2>
 800c988:	69bb      	ldr	r3, [r7, #24]
 800c98a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c98e:	d204      	bcs.n	800c99a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	69ba      	ldr	r2, [r7, #24]
 800c996:	60da      	str	r2, [r3, #12]
 800c998:	e0c2      	b.n	800cb20 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800c99a:	2301      	movs	r3, #1
 800c99c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c9a0:	e0be      	b.n	800cb20 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	69db      	ldr	r3, [r3, #28]
 800c9a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c9aa:	d16a      	bne.n	800ca82 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800c9ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c9b0:	2b08      	cmp	r3, #8
 800c9b2:	d834      	bhi.n	800ca1e <UART_SetConfig+0x336>
 800c9b4:	a201      	add	r2, pc, #4	@ (adr r2, 800c9bc <UART_SetConfig+0x2d4>)
 800c9b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ba:	bf00      	nop
 800c9bc:	0800c9e1 	.word	0x0800c9e1
 800c9c0:	0800ca01 	.word	0x0800ca01
 800c9c4:	0800ca09 	.word	0x0800ca09
 800c9c8:	0800ca1f 	.word	0x0800ca1f
 800c9cc:	0800ca0f 	.word	0x0800ca0f
 800c9d0:	0800ca1f 	.word	0x0800ca1f
 800c9d4:	0800ca1f 	.word	0x0800ca1f
 800c9d8:	0800ca1f 	.word	0x0800ca1f
 800c9dc:	0800ca17 	.word	0x0800ca17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9e0:	f7fd fcf2 	bl	800a3c8 <HAL_RCC_GetPCLK1Freq>
 800c9e4:	61f8      	str	r0, [r7, #28]
        break;
 800c9e6:	e020      	b.n	800ca2a <UART_SetConfig+0x342>
 800c9e8:	efff69f3 	.word	0xefff69f3
 800c9ec:	40008000 	.word	0x40008000
 800c9f0:	40013800 	.word	0x40013800
 800c9f4:	40021000 	.word	0x40021000
 800c9f8:	40004400 	.word	0x40004400
 800c9fc:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca00:	f7fd fcf8 	bl	800a3f4 <HAL_RCC_GetPCLK2Freq>
 800ca04:	61f8      	str	r0, [r7, #28]
        break;
 800ca06:	e010      	b.n	800ca2a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca08:	4b4c      	ldr	r3, [pc, #304]	@ (800cb3c <UART_SetConfig+0x454>)
 800ca0a:	61fb      	str	r3, [r7, #28]
        break;
 800ca0c:	e00d      	b.n	800ca2a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca0e:	f7fd fc43 	bl	800a298 <HAL_RCC_GetSysClockFreq>
 800ca12:	61f8      	str	r0, [r7, #28]
        break;
 800ca14:	e009      	b.n	800ca2a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca1a:	61fb      	str	r3, [r7, #28]
        break;
 800ca1c:	e005      	b.n	800ca2a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ca22:	2301      	movs	r3, #1
 800ca24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ca28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ca2a:	69fb      	ldr	r3, [r7, #28]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d077      	beq.n	800cb20 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ca30:	69fb      	ldr	r3, [r7, #28]
 800ca32:	005a      	lsls	r2, r3, #1
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	685b      	ldr	r3, [r3, #4]
 800ca38:	085b      	lsrs	r3, r3, #1
 800ca3a:	441a      	add	r2, r3
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca44:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca46:	69bb      	ldr	r3, [r7, #24]
 800ca48:	2b0f      	cmp	r3, #15
 800ca4a:	d916      	bls.n	800ca7a <UART_SetConfig+0x392>
 800ca4c:	69bb      	ldr	r3, [r7, #24]
 800ca4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca52:	d212      	bcs.n	800ca7a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca54:	69bb      	ldr	r3, [r7, #24]
 800ca56:	b29b      	uxth	r3, r3
 800ca58:	f023 030f 	bic.w	r3, r3, #15
 800ca5c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca5e:	69bb      	ldr	r3, [r7, #24]
 800ca60:	085b      	lsrs	r3, r3, #1
 800ca62:	b29b      	uxth	r3, r3
 800ca64:	f003 0307 	and.w	r3, r3, #7
 800ca68:	b29a      	uxth	r2, r3
 800ca6a:	8afb      	ldrh	r3, [r7, #22]
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	8afa      	ldrh	r2, [r7, #22]
 800ca76:	60da      	str	r2, [r3, #12]
 800ca78:	e052      	b.n	800cb20 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800ca7a:	2301      	movs	r3, #1
 800ca7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800ca80:	e04e      	b.n	800cb20 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca82:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ca86:	2b08      	cmp	r3, #8
 800ca88:	d827      	bhi.n	800cada <UART_SetConfig+0x3f2>
 800ca8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca90 <UART_SetConfig+0x3a8>)
 800ca8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca90:	0800cab5 	.word	0x0800cab5
 800ca94:	0800cabd 	.word	0x0800cabd
 800ca98:	0800cac5 	.word	0x0800cac5
 800ca9c:	0800cadb 	.word	0x0800cadb
 800caa0:	0800cacb 	.word	0x0800cacb
 800caa4:	0800cadb 	.word	0x0800cadb
 800caa8:	0800cadb 	.word	0x0800cadb
 800caac:	0800cadb 	.word	0x0800cadb
 800cab0:	0800cad3 	.word	0x0800cad3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cab4:	f7fd fc88 	bl	800a3c8 <HAL_RCC_GetPCLK1Freq>
 800cab8:	61f8      	str	r0, [r7, #28]
        break;
 800caba:	e014      	b.n	800cae6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cabc:	f7fd fc9a 	bl	800a3f4 <HAL_RCC_GetPCLK2Freq>
 800cac0:	61f8      	str	r0, [r7, #28]
        break;
 800cac2:	e010      	b.n	800cae6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cac4:	4b1d      	ldr	r3, [pc, #116]	@ (800cb3c <UART_SetConfig+0x454>)
 800cac6:	61fb      	str	r3, [r7, #28]
        break;
 800cac8:	e00d      	b.n	800cae6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800caca:	f7fd fbe5 	bl	800a298 <HAL_RCC_GetSysClockFreq>
 800cace:	61f8      	str	r0, [r7, #28]
        break;
 800cad0:	e009      	b.n	800cae6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cad6:	61fb      	str	r3, [r7, #28]
        break;
 800cad8:	e005      	b.n	800cae6 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800cada:	2300      	movs	r3, #0
 800cadc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800cade:	2301      	movs	r3, #1
 800cae0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800cae4:	bf00      	nop
    }

    if (pclk != 0U)
 800cae6:	69fb      	ldr	r3, [r7, #28]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d019      	beq.n	800cb20 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	685b      	ldr	r3, [r3, #4]
 800caf0:	085a      	lsrs	r2, r3, #1
 800caf2:	69fb      	ldr	r3, [r7, #28]
 800caf4:	441a      	add	r2, r3
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	685b      	ldr	r3, [r3, #4]
 800cafa:	fbb2 f3f3 	udiv	r3, r2, r3
 800cafe:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cb00:	69bb      	ldr	r3, [r7, #24]
 800cb02:	2b0f      	cmp	r3, #15
 800cb04:	d909      	bls.n	800cb1a <UART_SetConfig+0x432>
 800cb06:	69bb      	ldr	r3, [r7, #24]
 800cb08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb0c:	d205      	bcs.n	800cb1a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cb0e:	69bb      	ldr	r3, [r7, #24]
 800cb10:	b29a      	uxth	r2, r3
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	60da      	str	r2, [r3, #12]
 800cb18:	e002      	b.n	800cb20 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	2200      	movs	r2, #0
 800cb24:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800cb2c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3728      	adds	r7, #40	@ 0x28
 800cb34:	46bd      	mov	sp, r7
 800cb36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cb3a:	bf00      	nop
 800cb3c:	00f42400 	.word	0x00f42400

0800cb40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cb40:	b480      	push	{r7}
 800cb42:	b083      	sub	sp, #12
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb4c:	f003 0308 	and.w	r3, r3, #8
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d00a      	beq.n	800cb6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	685b      	ldr	r3, [r3, #4]
 800cb5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	430a      	orrs	r2, r1
 800cb68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb6e:	f003 0301 	and.w	r3, r3, #1
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d00a      	beq.n	800cb8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	685b      	ldr	r3, [r3, #4]
 800cb7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	430a      	orrs	r2, r1
 800cb8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb90:	f003 0302 	and.w	r3, r3, #2
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d00a      	beq.n	800cbae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	685b      	ldr	r3, [r3, #4]
 800cb9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	430a      	orrs	r2, r1
 800cbac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbb2:	f003 0304 	and.w	r3, r3, #4
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d00a      	beq.n	800cbd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	685b      	ldr	r3, [r3, #4]
 800cbc0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	430a      	orrs	r2, r1
 800cbce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbd4:	f003 0310 	and.w	r3, r3, #16
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d00a      	beq.n	800cbf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	689b      	ldr	r3, [r3, #8]
 800cbe2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	430a      	orrs	r2, r1
 800cbf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbf6:	f003 0320 	and.w	r3, r3, #32
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d00a      	beq.n	800cc14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	689b      	ldr	r3, [r3, #8]
 800cc04:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	430a      	orrs	r2, r1
 800cc12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d01a      	beq.n	800cc56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	685b      	ldr	r3, [r3, #4]
 800cc26:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	430a      	orrs	r2, r1
 800cc34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc3e:	d10a      	bne.n	800cc56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	685b      	ldr	r3, [r3, #4]
 800cc46:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	430a      	orrs	r2, r1
 800cc54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d00a      	beq.n	800cc78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	685b      	ldr	r3, [r3, #4]
 800cc68:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	430a      	orrs	r2, r1
 800cc76:	605a      	str	r2, [r3, #4]
  }
}
 800cc78:	bf00      	nop
 800cc7a:	370c      	adds	r7, #12
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr

0800cc84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b098      	sub	sp, #96	@ 0x60
 800cc88:	af02      	add	r7, sp, #8
 800cc8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2200      	movs	r2, #0
 800cc90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc94:	f7f8 fcac 	bl	80055f0 <HAL_GetTick>
 800cc98:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f003 0308 	and.w	r3, r3, #8
 800cca4:	2b08      	cmp	r3, #8
 800cca6:	d12e      	bne.n	800cd06 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cca8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ccac:	9300      	str	r3, [sp, #0]
 800ccae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ccb6:	6878      	ldr	r0, [r7, #4]
 800ccb8:	f000 f88c 	bl	800cdd4 <UART_WaitOnFlagUntilTimeout>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d021      	beq.n	800cd06 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccca:	e853 3f00 	ldrex	r3, [r3]
 800ccce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ccd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ccd6:	653b      	str	r3, [r7, #80]	@ 0x50
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	461a      	mov	r2, r3
 800ccde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cce0:	647b      	str	r3, [r7, #68]	@ 0x44
 800cce2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cce4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cce6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cce8:	e841 2300 	strex	r3, r2, [r1]
 800ccec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ccee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d1e6      	bne.n	800ccc2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2220      	movs	r2, #32
 800ccf8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cd02:	2303      	movs	r3, #3
 800cd04:	e062      	b.n	800cdcc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	f003 0304 	and.w	r3, r3, #4
 800cd10:	2b04      	cmp	r3, #4
 800cd12:	d149      	bne.n	800cda8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cd14:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cd18:	9300      	str	r3, [sp, #0]
 800cd1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f000 f856 	bl	800cdd4 <UART_WaitOnFlagUntilTimeout>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d03c      	beq.n	800cda8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd36:	e853 3f00 	ldrex	r3, [r3]
 800cd3a:	623b      	str	r3, [r7, #32]
   return(result);
 800cd3c:	6a3b      	ldr	r3, [r7, #32]
 800cd3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cd42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	461a      	mov	r2, r3
 800cd4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd4c:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd54:	e841 2300 	strex	r3, r2, [r1]
 800cd58:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cd5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d1e6      	bne.n	800cd2e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	3308      	adds	r3, #8
 800cd66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd68:	693b      	ldr	r3, [r7, #16]
 800cd6a:	e853 3f00 	ldrex	r3, [r3]
 800cd6e:	60fb      	str	r3, [r7, #12]
   return(result);
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	f023 0301 	bic.w	r3, r3, #1
 800cd76:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	3308      	adds	r3, #8
 800cd7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd80:	61fa      	str	r2, [r7, #28]
 800cd82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd84:	69b9      	ldr	r1, [r7, #24]
 800cd86:	69fa      	ldr	r2, [r7, #28]
 800cd88:	e841 2300 	strex	r3, r2, [r1]
 800cd8c:	617b      	str	r3, [r7, #20]
   return(result);
 800cd8e:	697b      	ldr	r3, [r7, #20]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d1e5      	bne.n	800cd60 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2220      	movs	r2, #32
 800cd98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	2200      	movs	r2, #0
 800cda0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cda4:	2303      	movs	r3, #3
 800cda6:	e011      	b.n	800cdcc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2220      	movs	r2, #32
 800cdac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2220      	movs	r2, #32
 800cdb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800cdca:	2300      	movs	r3, #0
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3758      	adds	r7, #88	@ 0x58
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	60f8      	str	r0, [r7, #12]
 800cddc:	60b9      	str	r1, [r7, #8]
 800cdde:	603b      	str	r3, [r7, #0]
 800cde0:	4613      	mov	r3, r2
 800cde2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cde4:	e04f      	b.n	800ce86 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cde6:	69bb      	ldr	r3, [r7, #24]
 800cde8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdec:	d04b      	beq.n	800ce86 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cdee:	f7f8 fbff 	bl	80055f0 <HAL_GetTick>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	1ad3      	subs	r3, r2, r3
 800cdf8:	69ba      	ldr	r2, [r7, #24]
 800cdfa:	429a      	cmp	r2, r3
 800cdfc:	d302      	bcc.n	800ce04 <UART_WaitOnFlagUntilTimeout+0x30>
 800cdfe:	69bb      	ldr	r3, [r7, #24]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d101      	bne.n	800ce08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ce04:	2303      	movs	r3, #3
 800ce06:	e04e      	b.n	800cea6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	f003 0304 	and.w	r3, r3, #4
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d037      	beq.n	800ce86 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ce16:	68bb      	ldr	r3, [r7, #8]
 800ce18:	2b80      	cmp	r3, #128	@ 0x80
 800ce1a:	d034      	beq.n	800ce86 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	2b40      	cmp	r3, #64	@ 0x40
 800ce20:	d031      	beq.n	800ce86 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	69db      	ldr	r3, [r3, #28]
 800ce28:	f003 0308 	and.w	r3, r3, #8
 800ce2c:	2b08      	cmp	r3, #8
 800ce2e:	d110      	bne.n	800ce52 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	2208      	movs	r2, #8
 800ce36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ce38:	68f8      	ldr	r0, [r7, #12]
 800ce3a:	f000 f8ff 	bl	800d03c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	2208      	movs	r2, #8
 800ce42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	2200      	movs	r2, #0
 800ce4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800ce4e:	2301      	movs	r3, #1
 800ce50:	e029      	b.n	800cea6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	69db      	ldr	r3, [r3, #28]
 800ce58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ce5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce60:	d111      	bne.n	800ce86 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ce6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ce6c:	68f8      	ldr	r0, [r7, #12]
 800ce6e:	f000 f8e5 	bl	800d03c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2220      	movs	r2, #32
 800ce76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800ce82:	2303      	movs	r3, #3
 800ce84:	e00f      	b.n	800cea6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	69da      	ldr	r2, [r3, #28]
 800ce8c:	68bb      	ldr	r3, [r7, #8]
 800ce8e:	4013      	ands	r3, r2
 800ce90:	68ba      	ldr	r2, [r7, #8]
 800ce92:	429a      	cmp	r2, r3
 800ce94:	bf0c      	ite	eq
 800ce96:	2301      	moveq	r3, #1
 800ce98:	2300      	movne	r3, #0
 800ce9a:	b2db      	uxtb	r3, r3
 800ce9c:	461a      	mov	r2, r3
 800ce9e:	79fb      	ldrb	r3, [r7, #7]
 800cea0:	429a      	cmp	r2, r3
 800cea2:	d0a0      	beq.n	800cde6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3710      	adds	r7, #16
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
	...

0800ceb0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b096      	sub	sp, #88	@ 0x58
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	60f8      	str	r0, [r7, #12]
 800ceb8:	60b9      	str	r1, [r7, #8]
 800ceba:	4613      	mov	r3, r2
 800cebc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	68ba      	ldr	r2, [r7, #8]
 800cec2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	88fa      	ldrh	r2, [r7, #6]
 800cec8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	2200      	movs	r2, #0
 800ced0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	2222      	movs	r2, #34	@ 0x22
 800ced8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d028      	beq.n	800cf36 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cee8:	4a3e      	ldr	r2, [pc, #248]	@ (800cfe4 <UART_Start_Receive_DMA+0x134>)
 800ceea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cef0:	4a3d      	ldr	r2, [pc, #244]	@ (800cfe8 <UART_Start_Receive_DMA+0x138>)
 800cef2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cef8:	4a3c      	ldr	r2, [pc, #240]	@ (800cfec <UART_Start_Receive_DMA+0x13c>)
 800cefa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf00:	2200      	movs	r2, #0
 800cf02:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	3324      	adds	r3, #36	@ 0x24
 800cf0e:	4619      	mov	r1, r3
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf14:	461a      	mov	r2, r3
 800cf16:	88fb      	ldrh	r3, [r7, #6]
 800cf18:	f7f9 fdd2 	bl	8006ac0 <HAL_DMA_Start_IT>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d009      	beq.n	800cf36 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	2210      	movs	r2, #16
 800cf26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	2220      	movs	r2, #32
 800cf2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800cf32:	2301      	movs	r3, #1
 800cf34:	e051      	b.n	800cfda <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	691b      	ldr	r3, [r3, #16]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d018      	beq.n	800cf70 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf46:	e853 3f00 	ldrex	r3, [r3]
 800cf4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cf4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf52:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	461a      	mov	r2, r3
 800cf5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cf5e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf60:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cf62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cf64:	e841 2300 	strex	r3, r2, [r1]
 800cf68:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cf6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d1e6      	bne.n	800cf3e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	3308      	adds	r3, #8
 800cf76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf7a:	e853 3f00 	ldrex	r3, [r3]
 800cf7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cf80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf82:	f043 0301 	orr.w	r3, r3, #1
 800cf86:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	3308      	adds	r3, #8
 800cf8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf90:	637a      	str	r2, [r7, #52]	@ 0x34
 800cf92:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf94:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cf96:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf98:	e841 2300 	strex	r3, r2, [r1]
 800cf9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cf9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d1e5      	bne.n	800cf70 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	3308      	adds	r3, #8
 800cfaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfac:	697b      	ldr	r3, [r7, #20]
 800cfae:	e853 3f00 	ldrex	r3, [r3]
 800cfb2:	613b      	str	r3, [r7, #16]
   return(result);
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	3308      	adds	r3, #8
 800cfc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cfc4:	623a      	str	r2, [r7, #32]
 800cfc6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc8:	69f9      	ldr	r1, [r7, #28]
 800cfca:	6a3a      	ldr	r2, [r7, #32]
 800cfcc:	e841 2300 	strex	r3, r2, [r1]
 800cfd0:	61bb      	str	r3, [r7, #24]
   return(result);
 800cfd2:	69bb      	ldr	r3, [r7, #24]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d1e5      	bne.n	800cfa4 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800cfd8:	2300      	movs	r3, #0
}
 800cfda:	4618      	mov	r0, r3
 800cfdc:	3758      	adds	r7, #88	@ 0x58
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}
 800cfe2:	bf00      	nop
 800cfe4:	0800d105 	.word	0x0800d105
 800cfe8:	0800d231 	.word	0x0800d231
 800cfec:	0800d26f 	.word	0x0800d26f

0800cff0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cff0:	b480      	push	{r7}
 800cff2:	b089      	sub	sp, #36	@ 0x24
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	e853 3f00 	ldrex	r3, [r3]
 800d004:	60bb      	str	r3, [r7, #8]
   return(result);
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d00c:	61fb      	str	r3, [r7, #28]
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	461a      	mov	r2, r3
 800d014:	69fb      	ldr	r3, [r7, #28]
 800d016:	61bb      	str	r3, [r7, #24]
 800d018:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d01a:	6979      	ldr	r1, [r7, #20]
 800d01c:	69ba      	ldr	r2, [r7, #24]
 800d01e:	e841 2300 	strex	r3, r2, [r1]
 800d022:	613b      	str	r3, [r7, #16]
   return(result);
 800d024:	693b      	ldr	r3, [r7, #16]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d1e6      	bne.n	800cff8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2220      	movs	r2, #32
 800d02e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800d030:	bf00      	nop
 800d032:	3724      	adds	r7, #36	@ 0x24
 800d034:	46bd      	mov	sp, r7
 800d036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03a:	4770      	bx	lr

0800d03c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d03c:	b480      	push	{r7}
 800d03e:	b095      	sub	sp, #84	@ 0x54
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d04a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d04c:	e853 3f00 	ldrex	r3, [r3]
 800d050:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d054:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d058:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	461a      	mov	r2, r3
 800d060:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d062:	643b      	str	r3, [r7, #64]	@ 0x40
 800d064:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d066:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d068:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d06a:	e841 2300 	strex	r3, r2, [r1]
 800d06e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d072:	2b00      	cmp	r3, #0
 800d074:	d1e6      	bne.n	800d044 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	3308      	adds	r3, #8
 800d07c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d07e:	6a3b      	ldr	r3, [r7, #32]
 800d080:	e853 3f00 	ldrex	r3, [r3]
 800d084:	61fb      	str	r3, [r7, #28]
   return(result);
 800d086:	69fb      	ldr	r3, [r7, #28]
 800d088:	f023 0301 	bic.w	r3, r3, #1
 800d08c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	3308      	adds	r3, #8
 800d094:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d096:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d098:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d09a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d09c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d09e:	e841 2300 	strex	r3, r2, [r1]
 800d0a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d1e5      	bne.n	800d076 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0ae:	2b01      	cmp	r3, #1
 800d0b0:	d118      	bne.n	800d0e4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	e853 3f00 	ldrex	r3, [r3]
 800d0be:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0c0:	68bb      	ldr	r3, [r7, #8]
 800d0c2:	f023 0310 	bic.w	r3, r3, #16
 800d0c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	461a      	mov	r2, r3
 800d0ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0d0:	61bb      	str	r3, [r7, #24]
 800d0d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0d4:	6979      	ldr	r1, [r7, #20]
 800d0d6:	69ba      	ldr	r2, [r7, #24]
 800d0d8:	e841 2300 	strex	r3, r2, [r1]
 800d0dc:	613b      	str	r3, [r7, #16]
   return(result);
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d1e6      	bne.n	800d0b2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2220      	movs	r2, #32
 800d0e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d0f8:	bf00      	nop
 800d0fa:	3754      	adds	r7, #84	@ 0x54
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d102:	4770      	bx	lr

0800d104 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b09c      	sub	sp, #112	@ 0x70
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d110:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f003 0320 	and.w	r3, r3, #32
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d171      	bne.n	800d204 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d120:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d122:	2200      	movs	r2, #0
 800d124:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d128:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d12e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d130:	e853 3f00 	ldrex	r3, [r3]
 800d134:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d136:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d13c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d13e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	461a      	mov	r2, r3
 800d144:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d146:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d148:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d14a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d14c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d14e:	e841 2300 	strex	r3, r2, [r1]
 800d152:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d156:	2b00      	cmp	r3, #0
 800d158:	d1e6      	bne.n	800d128 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d15a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	3308      	adds	r3, #8
 800d160:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d164:	e853 3f00 	ldrex	r3, [r3]
 800d168:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d16a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d16c:	f023 0301 	bic.w	r3, r3, #1
 800d170:	667b      	str	r3, [r7, #100]	@ 0x64
 800d172:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	3308      	adds	r3, #8
 800d178:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d17a:	647a      	str	r2, [r7, #68]	@ 0x44
 800d17c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d17e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d180:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d182:	e841 2300 	strex	r3, r2, [r1]
 800d186:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d1e5      	bne.n	800d15a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d18e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	3308      	adds	r3, #8
 800d194:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d198:	e853 3f00 	ldrex	r3, [r3]
 800d19c:	623b      	str	r3, [r7, #32]
   return(result);
 800d19e:	6a3b      	ldr	r3, [r7, #32]
 800d1a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1a4:	663b      	str	r3, [r7, #96]	@ 0x60
 800d1a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	3308      	adds	r3, #8
 800d1ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d1ae:	633a      	str	r2, [r7, #48]	@ 0x30
 800d1b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d1b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1b6:	e841 2300 	strex	r3, r2, [r1]
 800d1ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d1e5      	bne.n	800d18e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d1c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1c4:	2220      	movs	r2, #32
 800d1c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d1ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1ce:	2b01      	cmp	r3, #1
 800d1d0:	d118      	bne.n	800d204 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d1d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1d8:	693b      	ldr	r3, [r7, #16]
 800d1da:	e853 3f00 	ldrex	r3, [r3]
 800d1de:	60fb      	str	r3, [r7, #12]
   return(result);
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f023 0310 	bic.w	r3, r3, #16
 800d1e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d1e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	461a      	mov	r2, r3
 800d1ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1f0:	61fb      	str	r3, [r7, #28]
 800d1f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1f4:	69b9      	ldr	r1, [r7, #24]
 800d1f6:	69fa      	ldr	r2, [r7, #28]
 800d1f8:	e841 2300 	strex	r3, r2, [r1]
 800d1fc:	617b      	str	r3, [r7, #20]
   return(result);
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d1e6      	bne.n	800d1d2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d204:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d206:	2200      	movs	r2, #0
 800d208:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d20a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d20c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d20e:	2b01      	cmp	r3, #1
 800d210:	d107      	bne.n	800d222 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d212:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d214:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d218:	4619      	mov	r1, r3
 800d21a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d21c:	f7ff fa57 	bl	800c6ce <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d220:	e002      	b.n	800d228 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d222:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d224:	f7f4 fe7e 	bl	8001f24 <HAL_UART_RxCpltCallback>
}
 800d228:	bf00      	nop
 800d22a:	3770      	adds	r7, #112	@ 0x70
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}

0800d230 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b084      	sub	sp, #16
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d23c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	2201      	movs	r2, #1
 800d242:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d248:	2b01      	cmp	r3, #1
 800d24a:	d109      	bne.n	800d260 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d252:	085b      	lsrs	r3, r3, #1
 800d254:	b29b      	uxth	r3, r3
 800d256:	4619      	mov	r1, r3
 800d258:	68f8      	ldr	r0, [r7, #12]
 800d25a:	f7ff fa38 	bl	800c6ce <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d25e:	e002      	b.n	800d266 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d260:	68f8      	ldr	r0, [r7, #12]
 800d262:	f7f4 fe47 	bl	8001ef4 <HAL_UART_RxHalfCpltCallback>
}
 800d266:	bf00      	nop
 800d268:	3710      	adds	r7, #16
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}

0800d26e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d26e:	b580      	push	{r7, lr}
 800d270:	b086      	sub	sp, #24
 800d272:	af00      	add	r7, sp, #0
 800d274:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d27a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d27c:	697b      	ldr	r3, [r7, #20]
 800d27e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d280:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d288:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	689b      	ldr	r3, [r3, #8]
 800d290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d294:	2b80      	cmp	r3, #128	@ 0x80
 800d296:	d109      	bne.n	800d2ac <UART_DMAError+0x3e>
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	2b21      	cmp	r3, #33	@ 0x21
 800d29c:	d106      	bne.n	800d2ac <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800d2a6:	6978      	ldr	r0, [r7, #20]
 800d2a8:	f7ff fea2 	bl	800cff0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	689b      	ldr	r3, [r3, #8]
 800d2b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2b6:	2b40      	cmp	r3, #64	@ 0x40
 800d2b8:	d109      	bne.n	800d2ce <UART_DMAError+0x60>
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	2b22      	cmp	r3, #34	@ 0x22
 800d2be:	d106      	bne.n	800d2ce <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d2c0:	697b      	ldr	r3, [r7, #20]
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800d2c8:	6978      	ldr	r0, [r7, #20]
 800d2ca:	f7ff feb7 	bl	800d03c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2d4:	f043 0210 	orr.w	r2, r3, #16
 800d2d8:	697b      	ldr	r3, [r7, #20]
 800d2da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d2de:	6978      	ldr	r0, [r7, #20]
 800d2e0:	f7ff f9eb 	bl	800c6ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d2e4:	bf00      	nop
 800d2e6:	3718      	adds	r7, #24
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	bd80      	pop	{r7, pc}

0800d2ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800d2ec:	b480      	push	{r7}
 800d2ee:	b085      	sub	sp, #20
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	60f8      	str	r0, [r7, #12]
 800d2f4:	4638      	mov	r0, r7
 800d2f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d2fa:	2300      	movs	r3, #0
}
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	3714      	adds	r7, #20
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr

0800d308 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800d308:	b480      	push	{r7}
 800d30a:	b085      	sub	sp, #20
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2200      	movs	r2, #0
 800d314:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d318:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800d31c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	b29a      	uxth	r2, r3
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d328:	2300      	movs	r3, #0
}
 800d32a:	4618      	mov	r0, r3
 800d32c:	3714      	adds	r7, #20
 800d32e:	46bd      	mov	sp, r7
 800d330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d334:	4770      	bx	lr

0800d336 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800d336:	b480      	push	{r7}
 800d338:	b085      	sub	sp, #20
 800d33a:	af00      	add	r7, sp, #0
 800d33c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d33e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800d342:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800d34a:	b29a      	uxth	r2, r3
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	b29b      	uxth	r3, r3
 800d350:	43db      	mvns	r3, r3
 800d352:	b29b      	uxth	r3, r3
 800d354:	4013      	ands	r3, r2
 800d356:	b29a      	uxth	r2, r3
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d35e:	2300      	movs	r3, #0
}
 800d360:	4618      	mov	r0, r3
 800d362:	3714      	adds	r7, #20
 800d364:	46bd      	mov	sp, r7
 800d366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36a:	4770      	bx	lr

0800d36c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800d36c:	b480      	push	{r7}
 800d36e:	b083      	sub	sp, #12
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	460b      	mov	r3, r1
 800d376:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800d378:	2300      	movs	r3, #0
}
 800d37a:	4618      	mov	r0, r3
 800d37c:	370c      	adds	r7, #12
 800d37e:	46bd      	mov	sp, r7
 800d380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d384:	4770      	bx	lr

0800d386 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800d386:	b480      	push	{r7}
 800d388:	b085      	sub	sp, #20
 800d38a:	af00      	add	r7, sp, #0
 800d38c:	60f8      	str	r0, [r7, #12]
 800d38e:	4638      	mov	r0, r7
 800d390:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	2201      	movs	r2, #1
 800d398:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800d3b4:	2300      	movs	r3, #0
}
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	3714      	adds	r7, #20
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c0:	4770      	bx	lr

0800d3c2 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 800d3c2:	b480      	push	{r7}
 800d3c4:	b083      	sub	sp, #12
 800d3c6:	af00      	add	r7, sp, #0
 800d3c8:	6078      	str	r0, [r7, #4]
 800d3ca:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d3cc:	2300      	movs	r3, #0
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	370c      	adds	r7, #12
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d8:	4770      	bx	lr

0800d3da <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800d3da:	b480      	push	{r7}
 800d3dc:	b083      	sub	sp, #12
 800d3de:	af00      	add	r7, sp, #0
 800d3e0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d3e2:	2300      	movs	r3, #0
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	370c      	adds	r7, #12
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ee:	4770      	bx	lr

0800d3f0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d3f0:	b480      	push	{r7}
 800d3f2:	b0a7      	sub	sp, #156	@ 0x9c
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d400:	687a      	ldr	r2, [r7, #4]
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	781b      	ldrb	r3, [r3, #0]
 800d406:	009b      	lsls	r3, r3, #2
 800d408:	4413      	add	r3, r2
 800d40a:	881b      	ldrh	r3, [r3, #0]
 800d40c:	b29b      	uxth	r3, r3
 800d40e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800d412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d416:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	78db      	ldrb	r3, [r3, #3]
 800d41e:	2b03      	cmp	r3, #3
 800d420:	d81f      	bhi.n	800d462 <USB_ActivateEndpoint+0x72>
 800d422:	a201      	add	r2, pc, #4	@ (adr r2, 800d428 <USB_ActivateEndpoint+0x38>)
 800d424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d428:	0800d439 	.word	0x0800d439
 800d42c:	0800d455 	.word	0x0800d455
 800d430:	0800d46b 	.word	0x0800d46b
 800d434:	0800d447 	.word	0x0800d447
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800d438:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d43c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d440:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d444:	e012      	b.n	800d46c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800d446:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d44a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800d44e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d452:	e00b      	b.n	800d46c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800d454:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d458:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d45c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d460:	e004      	b.n	800d46c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800d462:	2301      	movs	r3, #1
 800d464:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800d468:	e000      	b.n	800d46c <USB_ActivateEndpoint+0x7c>
      break;
 800d46a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800d46c:	687a      	ldr	r2, [r7, #4]
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	781b      	ldrb	r3, [r3, #0]
 800d472:	009b      	lsls	r3, r3, #2
 800d474:	441a      	add	r2, r3
 800d476:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d47a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d47e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d482:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d48a:	b29b      	uxth	r3, r3
 800d48c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d48e:	687a      	ldr	r2, [r7, #4]
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	009b      	lsls	r3, r3, #2
 800d496:	4413      	add	r3, r2
 800d498:	881b      	ldrh	r3, [r3, #0]
 800d49a:	b29b      	uxth	r3, r3
 800d49c:	b21b      	sxth	r3, r3
 800d49e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4a6:	b21a      	sxth	r2, r3
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	781b      	ldrb	r3, [r3, #0]
 800d4ac:	b21b      	sxth	r3, r3
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	b21b      	sxth	r3, r3
 800d4b2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800d4b6:	687a      	ldr	r2, [r7, #4]
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	009b      	lsls	r3, r3, #2
 800d4be:	441a      	add	r2, r3
 800d4c0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800d4c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4d4:	b29b      	uxth	r3, r3
 800d4d6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	7b1b      	ldrb	r3, [r3, #12]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	f040 8180 	bne.w	800d7e2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	785b      	ldrb	r3, [r3, #1]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	f000 8084 	beq.w	800d5f4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	61bb      	str	r3, [r7, #24]
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4f6:	b29b      	uxth	r3, r3
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	69bb      	ldr	r3, [r7, #24]
 800d4fc:	4413      	add	r3, r2
 800d4fe:	61bb      	str	r3, [r7, #24]
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	781b      	ldrb	r3, [r3, #0]
 800d504:	00da      	lsls	r2, r3, #3
 800d506:	69bb      	ldr	r3, [r7, #24]
 800d508:	4413      	add	r3, r2
 800d50a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d50e:	617b      	str	r3, [r7, #20]
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	88db      	ldrh	r3, [r3, #6]
 800d514:	085b      	lsrs	r3, r3, #1
 800d516:	b29b      	uxth	r3, r3
 800d518:	005b      	lsls	r3, r3, #1
 800d51a:	b29a      	uxth	r2, r3
 800d51c:	697b      	ldr	r3, [r7, #20]
 800d51e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d520:	687a      	ldr	r2, [r7, #4]
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	781b      	ldrb	r3, [r3, #0]
 800d526:	009b      	lsls	r3, r3, #2
 800d528:	4413      	add	r3, r2
 800d52a:	881b      	ldrh	r3, [r3, #0]
 800d52c:	827b      	strh	r3, [r7, #18]
 800d52e:	8a7b      	ldrh	r3, [r7, #18]
 800d530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d534:	2b00      	cmp	r3, #0
 800d536:	d01b      	beq.n	800d570 <USB_ActivateEndpoint+0x180>
 800d538:	687a      	ldr	r2, [r7, #4]
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	781b      	ldrb	r3, [r3, #0]
 800d53e:	009b      	lsls	r3, r3, #2
 800d540:	4413      	add	r3, r2
 800d542:	881b      	ldrh	r3, [r3, #0]
 800d544:	b29b      	uxth	r3, r3
 800d546:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d54a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d54e:	823b      	strh	r3, [r7, #16]
 800d550:	687a      	ldr	r2, [r7, #4]
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	781b      	ldrb	r3, [r3, #0]
 800d556:	009b      	lsls	r3, r3, #2
 800d558:	441a      	add	r2, r3
 800d55a:	8a3b      	ldrh	r3, [r7, #16]
 800d55c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d560:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d564:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d568:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d56c:	b29b      	uxth	r3, r3
 800d56e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	78db      	ldrb	r3, [r3, #3]
 800d574:	2b01      	cmp	r3, #1
 800d576:	d020      	beq.n	800d5ba <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d578:	687a      	ldr	r2, [r7, #4]
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	781b      	ldrb	r3, [r3, #0]
 800d57e:	009b      	lsls	r3, r3, #2
 800d580:	4413      	add	r3, r2
 800d582:	881b      	ldrh	r3, [r3, #0]
 800d584:	b29b      	uxth	r3, r3
 800d586:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d58a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d58e:	81bb      	strh	r3, [r7, #12]
 800d590:	89bb      	ldrh	r3, [r7, #12]
 800d592:	f083 0320 	eor.w	r3, r3, #32
 800d596:	81bb      	strh	r3, [r7, #12]
 800d598:	687a      	ldr	r2, [r7, #4]
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	781b      	ldrb	r3, [r3, #0]
 800d59e:	009b      	lsls	r3, r3, #2
 800d5a0:	441a      	add	r2, r3
 800d5a2:	89bb      	ldrh	r3, [r7, #12]
 800d5a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5b4:	b29b      	uxth	r3, r3
 800d5b6:	8013      	strh	r3, [r2, #0]
 800d5b8:	e3f9      	b.n	800ddae <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d5ba:	687a      	ldr	r2, [r7, #4]
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	009b      	lsls	r3, r3, #2
 800d5c2:	4413      	add	r3, r2
 800d5c4:	881b      	ldrh	r3, [r3, #0]
 800d5c6:	b29b      	uxth	r3, r3
 800d5c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5d0:	81fb      	strh	r3, [r7, #14]
 800d5d2:	687a      	ldr	r2, [r7, #4]
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	781b      	ldrb	r3, [r3, #0]
 800d5d8:	009b      	lsls	r3, r3, #2
 800d5da:	441a      	add	r2, r3
 800d5dc:	89fb      	ldrh	r3, [r7, #14]
 800d5de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	8013      	strh	r3, [r2, #0]
 800d5f2:	e3dc      	b.n	800ddae <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5fe:	b29b      	uxth	r3, r3
 800d600:	461a      	mov	r2, r3
 800d602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d604:	4413      	add	r3, r2
 800d606:	633b      	str	r3, [r7, #48]	@ 0x30
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	781b      	ldrb	r3, [r3, #0]
 800d60c:	00da      	lsls	r2, r3, #3
 800d60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d610:	4413      	add	r3, r2
 800d612:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d616:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	88db      	ldrh	r3, [r3, #6]
 800d61c:	085b      	lsrs	r3, r3, #1
 800d61e:	b29b      	uxth	r3, r3
 800d620:	005b      	lsls	r3, r3, #1
 800d622:	b29a      	uxth	r2, r3
 800d624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d626:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d632:	b29b      	uxth	r3, r3
 800d634:	461a      	mov	r2, r3
 800d636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d638:	4413      	add	r3, r2
 800d63a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	781b      	ldrb	r3, [r3, #0]
 800d640:	00da      	lsls	r2, r3, #3
 800d642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d644:	4413      	add	r3, r2
 800d646:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d64a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d64e:	881b      	ldrh	r3, [r3, #0]
 800d650:	b29b      	uxth	r3, r3
 800d652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d656:	b29a      	uxth	r2, r3
 800d658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d65a:	801a      	strh	r2, [r3, #0]
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	691b      	ldr	r3, [r3, #16]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d10a      	bne.n	800d67a <USB_ActivateEndpoint+0x28a>
 800d664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d666:	881b      	ldrh	r3, [r3, #0]
 800d668:	b29b      	uxth	r3, r3
 800d66a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d66e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d672:	b29a      	uxth	r2, r3
 800d674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d676:	801a      	strh	r2, [r3, #0]
 800d678:	e041      	b.n	800d6fe <USB_ActivateEndpoint+0x30e>
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	691b      	ldr	r3, [r3, #16]
 800d67e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d680:	d81c      	bhi.n	800d6bc <USB_ActivateEndpoint+0x2cc>
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	691b      	ldr	r3, [r3, #16]
 800d686:	085b      	lsrs	r3, r3, #1
 800d688:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	691b      	ldr	r3, [r3, #16]
 800d690:	f003 0301 	and.w	r3, r3, #1
 800d694:	2b00      	cmp	r3, #0
 800d696:	d004      	beq.n	800d6a2 <USB_ActivateEndpoint+0x2b2>
 800d698:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d69c:	3301      	adds	r3, #1
 800d69e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a4:	881b      	ldrh	r3, [r3, #0]
 800d6a6:	b29a      	uxth	r2, r3
 800d6a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d6ac:	b29b      	uxth	r3, r3
 800d6ae:	029b      	lsls	r3, r3, #10
 800d6b0:	b29b      	uxth	r3, r3
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	b29a      	uxth	r2, r3
 800d6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b8:	801a      	strh	r2, [r3, #0]
 800d6ba:	e020      	b.n	800d6fe <USB_ActivateEndpoint+0x30e>
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	691b      	ldr	r3, [r3, #16]
 800d6c0:	095b      	lsrs	r3, r3, #5
 800d6c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	691b      	ldr	r3, [r3, #16]
 800d6ca:	f003 031f 	and.w	r3, r3, #31
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d104      	bne.n	800d6dc <USB_ActivateEndpoint+0x2ec>
 800d6d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d6d6:	3b01      	subs	r3, #1
 800d6d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6de:	881b      	ldrh	r3, [r3, #0]
 800d6e0:	b29a      	uxth	r2, r3
 800d6e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d6e6:	b29b      	uxth	r3, r3
 800d6e8:	029b      	lsls	r3, r3, #10
 800d6ea:	b29b      	uxth	r3, r3
 800d6ec:	4313      	orrs	r3, r2
 800d6ee:	b29b      	uxth	r3, r3
 800d6f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d6f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d6f8:	b29a      	uxth	r2, r3
 800d6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6fc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d6fe:	687a      	ldr	r2, [r7, #4]
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	781b      	ldrb	r3, [r3, #0]
 800d704:	009b      	lsls	r3, r3, #2
 800d706:	4413      	add	r3, r2
 800d708:	881b      	ldrh	r3, [r3, #0]
 800d70a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d70c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d70e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d712:	2b00      	cmp	r3, #0
 800d714:	d01b      	beq.n	800d74e <USB_ActivateEndpoint+0x35e>
 800d716:	687a      	ldr	r2, [r7, #4]
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	781b      	ldrb	r3, [r3, #0]
 800d71c:	009b      	lsls	r3, r3, #2
 800d71e:	4413      	add	r3, r2
 800d720:	881b      	ldrh	r3, [r3, #0]
 800d722:	b29b      	uxth	r3, r3
 800d724:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d728:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d72c:	843b      	strh	r3, [r7, #32]
 800d72e:	687a      	ldr	r2, [r7, #4]
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	781b      	ldrb	r3, [r3, #0]
 800d734:	009b      	lsls	r3, r3, #2
 800d736:	441a      	add	r2, r3
 800d738:	8c3b      	ldrh	r3, [r7, #32]
 800d73a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d73e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d742:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d74a:	b29b      	uxth	r3, r3
 800d74c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	781b      	ldrb	r3, [r3, #0]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d124      	bne.n	800d7a0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	781b      	ldrb	r3, [r3, #0]
 800d75c:	009b      	lsls	r3, r3, #2
 800d75e:	4413      	add	r3, r2
 800d760:	881b      	ldrh	r3, [r3, #0]
 800d762:	b29b      	uxth	r3, r3
 800d764:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d768:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d76c:	83bb      	strh	r3, [r7, #28]
 800d76e:	8bbb      	ldrh	r3, [r7, #28]
 800d770:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d774:	83bb      	strh	r3, [r7, #28]
 800d776:	8bbb      	ldrh	r3, [r7, #28]
 800d778:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d77c:	83bb      	strh	r3, [r7, #28]
 800d77e:	687a      	ldr	r2, [r7, #4]
 800d780:	683b      	ldr	r3, [r7, #0]
 800d782:	781b      	ldrb	r3, [r3, #0]
 800d784:	009b      	lsls	r3, r3, #2
 800d786:	441a      	add	r2, r3
 800d788:	8bbb      	ldrh	r3, [r7, #28]
 800d78a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d78e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d792:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d79a:	b29b      	uxth	r3, r3
 800d79c:	8013      	strh	r3, [r2, #0]
 800d79e:	e306      	b.n	800ddae <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d7a0:	687a      	ldr	r2, [r7, #4]
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	781b      	ldrb	r3, [r3, #0]
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	4413      	add	r3, r2
 800d7aa:	881b      	ldrh	r3, [r3, #0]
 800d7ac:	b29b      	uxth	r3, r3
 800d7ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d7b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7b6:	83fb      	strh	r3, [r7, #30]
 800d7b8:	8bfb      	ldrh	r3, [r7, #30]
 800d7ba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d7be:	83fb      	strh	r3, [r7, #30]
 800d7c0:	687a      	ldr	r2, [r7, #4]
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	781b      	ldrb	r3, [r3, #0]
 800d7c6:	009b      	lsls	r3, r3, #2
 800d7c8:	441a      	add	r2, r3
 800d7ca:	8bfb      	ldrh	r3, [r7, #30]
 800d7cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d7d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7dc:	b29b      	uxth	r3, r3
 800d7de:	8013      	strh	r3, [r2, #0]
 800d7e0:	e2e5      	b.n	800ddae <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	78db      	ldrb	r3, [r3, #3]
 800d7e6:	2b02      	cmp	r3, #2
 800d7e8:	d11e      	bne.n	800d828 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d7ea:	687a      	ldr	r2, [r7, #4]
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	781b      	ldrb	r3, [r3, #0]
 800d7f0:	009b      	lsls	r3, r3, #2
 800d7f2:	4413      	add	r3, r2
 800d7f4:	881b      	ldrh	r3, [r3, #0]
 800d7f6:	b29b      	uxth	r3, r3
 800d7f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d7fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d800:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800d804:	687a      	ldr	r2, [r7, #4]
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	009b      	lsls	r3, r3, #2
 800d80c:	441a      	add	r2, r3
 800d80e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800d812:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d816:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d81a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d81e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d822:	b29b      	uxth	r3, r3
 800d824:	8013      	strh	r3, [r2, #0]
 800d826:	e01d      	b.n	800d864 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800d828:	687a      	ldr	r2, [r7, #4]
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	781b      	ldrb	r3, [r3, #0]
 800d82e:	009b      	lsls	r3, r3, #2
 800d830:	4413      	add	r3, r2
 800d832:	881b      	ldrh	r3, [r3, #0]
 800d834:	b29b      	uxth	r3, r3
 800d836:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d83a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d83e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800d842:	687a      	ldr	r2, [r7, #4]
 800d844:	683b      	ldr	r3, [r7, #0]
 800d846:	781b      	ldrb	r3, [r3, #0]
 800d848:	009b      	lsls	r3, r3, #2
 800d84a:	441a      	add	r2, r3
 800d84c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800d850:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d854:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d858:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d85c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d860:	b29b      	uxth	r3, r3
 800d862:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d86e:	b29b      	uxth	r3, r3
 800d870:	461a      	mov	r2, r3
 800d872:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d874:	4413      	add	r3, r2
 800d876:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	781b      	ldrb	r3, [r3, #0]
 800d87c:	00da      	lsls	r2, r3, #3
 800d87e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d880:	4413      	add	r3, r2
 800d882:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d886:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	891b      	ldrh	r3, [r3, #8]
 800d88c:	085b      	lsrs	r3, r3, #1
 800d88e:	b29b      	uxth	r3, r3
 800d890:	005b      	lsls	r3, r3, #1
 800d892:	b29a      	uxth	r2, r3
 800d894:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d896:	801a      	strh	r2, [r3, #0]
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	677b      	str	r3, [r7, #116]	@ 0x74
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	461a      	mov	r2, r3
 800d8a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d8a8:	4413      	add	r3, r2
 800d8aa:	677b      	str	r3, [r7, #116]	@ 0x74
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	781b      	ldrb	r3, [r3, #0]
 800d8b0:	00da      	lsls	r2, r3, #3
 800d8b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d8b4:	4413      	add	r3, r2
 800d8b6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d8ba:	673b      	str	r3, [r7, #112]	@ 0x70
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	895b      	ldrh	r3, [r3, #10]
 800d8c0:	085b      	lsrs	r3, r3, #1
 800d8c2:	b29b      	uxth	r3, r3
 800d8c4:	005b      	lsls	r3, r3, #1
 800d8c6:	b29a      	uxth	r2, r3
 800d8c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d8ca:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	785b      	ldrb	r3, [r3, #1]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	f040 81af 	bne.w	800dc34 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d8d6:	687a      	ldr	r2, [r7, #4]
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	781b      	ldrb	r3, [r3, #0]
 800d8dc:	009b      	lsls	r3, r3, #2
 800d8de:	4413      	add	r3, r2
 800d8e0:	881b      	ldrh	r3, [r3, #0]
 800d8e2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800d8e6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800d8ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d01d      	beq.n	800d92e <USB_ActivateEndpoint+0x53e>
 800d8f2:	687a      	ldr	r2, [r7, #4]
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	781b      	ldrb	r3, [r3, #0]
 800d8f8:	009b      	lsls	r3, r3, #2
 800d8fa:	4413      	add	r3, r2
 800d8fc:	881b      	ldrh	r3, [r3, #0]
 800d8fe:	b29b      	uxth	r3, r3
 800d900:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d908:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800d90c:	687a      	ldr	r2, [r7, #4]
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	781b      	ldrb	r3, [r3, #0]
 800d912:	009b      	lsls	r3, r3, #2
 800d914:	441a      	add	r2, r3
 800d916:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800d91a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d91e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d922:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d92a:	b29b      	uxth	r3, r3
 800d92c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	781b      	ldrb	r3, [r3, #0]
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	4413      	add	r3, r2
 800d938:	881b      	ldrh	r3, [r3, #0]
 800d93a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800d93e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800d942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d946:	2b00      	cmp	r3, #0
 800d948:	d01d      	beq.n	800d986 <USB_ActivateEndpoint+0x596>
 800d94a:	687a      	ldr	r2, [r7, #4]
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	781b      	ldrb	r3, [r3, #0]
 800d950:	009b      	lsls	r3, r3, #2
 800d952:	4413      	add	r3, r2
 800d954:	881b      	ldrh	r3, [r3, #0]
 800d956:	b29b      	uxth	r3, r3
 800d958:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d95c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d960:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800d964:	687a      	ldr	r2, [r7, #4]
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	441a      	add	r2, r3
 800d96e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800d972:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d976:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d97a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d97e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d982:	b29b      	uxth	r3, r3
 800d984:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	785b      	ldrb	r3, [r3, #1]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d16b      	bne.n	800da66 <USB_ActivateEndpoint+0x676>
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d998:	b29b      	uxth	r3, r3
 800d99a:	461a      	mov	r2, r3
 800d99c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d99e:	4413      	add	r3, r2
 800d9a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	781b      	ldrb	r3, [r3, #0]
 800d9a6:	00da      	lsls	r2, r3, #3
 800d9a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9aa:	4413      	add	r3, r2
 800d9ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9b4:	881b      	ldrh	r3, [r3, #0]
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d9bc:	b29a      	uxth	r2, r3
 800d9be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9c0:	801a      	strh	r2, [r3, #0]
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	691b      	ldr	r3, [r3, #16]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d10a      	bne.n	800d9e0 <USB_ActivateEndpoint+0x5f0>
 800d9ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9cc:	881b      	ldrh	r3, [r3, #0]
 800d9ce:	b29b      	uxth	r3, r3
 800d9d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9d8:	b29a      	uxth	r2, r3
 800d9da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d9dc:	801a      	strh	r2, [r3, #0]
 800d9de:	e05d      	b.n	800da9c <USB_ActivateEndpoint+0x6ac>
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	691b      	ldr	r3, [r3, #16]
 800d9e4:	2b3e      	cmp	r3, #62	@ 0x3e
 800d9e6:	d81c      	bhi.n	800da22 <USB_ActivateEndpoint+0x632>
 800d9e8:	683b      	ldr	r3, [r7, #0]
 800d9ea:	691b      	ldr	r3, [r3, #16]
 800d9ec:	085b      	lsrs	r3, r3, #1
 800d9ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	691b      	ldr	r3, [r3, #16]
 800d9f6:	f003 0301 	and.w	r3, r3, #1
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d004      	beq.n	800da08 <USB_ActivateEndpoint+0x618>
 800d9fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da02:	3301      	adds	r3, #1
 800da04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800da08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da0a:	881b      	ldrh	r3, [r3, #0]
 800da0c:	b29a      	uxth	r2, r3
 800da0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da12:	b29b      	uxth	r3, r3
 800da14:	029b      	lsls	r3, r3, #10
 800da16:	b29b      	uxth	r3, r3
 800da18:	4313      	orrs	r3, r2
 800da1a:	b29a      	uxth	r2, r3
 800da1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da1e:	801a      	strh	r2, [r3, #0]
 800da20:	e03c      	b.n	800da9c <USB_ActivateEndpoint+0x6ac>
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	691b      	ldr	r3, [r3, #16]
 800da26:	095b      	lsrs	r3, r3, #5
 800da28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	691b      	ldr	r3, [r3, #16]
 800da30:	f003 031f 	and.w	r3, r3, #31
 800da34:	2b00      	cmp	r3, #0
 800da36:	d104      	bne.n	800da42 <USB_ActivateEndpoint+0x652>
 800da38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da3c:	3b01      	subs	r3, #1
 800da3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800da42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da44:	881b      	ldrh	r3, [r3, #0]
 800da46:	b29a      	uxth	r2, r3
 800da48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da4c:	b29b      	uxth	r3, r3
 800da4e:	029b      	lsls	r3, r3, #10
 800da50:	b29b      	uxth	r3, r3
 800da52:	4313      	orrs	r3, r2
 800da54:	b29b      	uxth	r3, r3
 800da56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da5e:	b29a      	uxth	r2, r3
 800da60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da62:	801a      	strh	r2, [r3, #0]
 800da64:	e01a      	b.n	800da9c <USB_ActivateEndpoint+0x6ac>
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	785b      	ldrb	r3, [r3, #1]
 800da6a:	2b01      	cmp	r3, #1
 800da6c:	d116      	bne.n	800da9c <USB_ActivateEndpoint+0x6ac>
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	657b      	str	r3, [r7, #84]	@ 0x54
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da78:	b29b      	uxth	r3, r3
 800da7a:	461a      	mov	r2, r3
 800da7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800da7e:	4413      	add	r3, r2
 800da80:	657b      	str	r3, [r7, #84]	@ 0x54
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	781b      	ldrb	r3, [r3, #0]
 800da86:	00da      	lsls	r2, r3, #3
 800da88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800da8a:	4413      	add	r3, r2
 800da8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da90:	653b      	str	r3, [r7, #80]	@ 0x50
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	691b      	ldr	r3, [r3, #16]
 800da96:	b29a      	uxth	r2, r3
 800da98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da9a:	801a      	strh	r2, [r3, #0]
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	647b      	str	r3, [r7, #68]	@ 0x44
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	785b      	ldrb	r3, [r3, #1]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d16b      	bne.n	800db80 <USB_ActivateEndpoint+0x790>
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dab2:	b29b      	uxth	r3, r3
 800dab4:	461a      	mov	r2, r3
 800dab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dab8:	4413      	add	r3, r2
 800daba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	781b      	ldrb	r3, [r3, #0]
 800dac0:	00da      	lsls	r2, r3, #3
 800dac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dac4:	4413      	add	r3, r2
 800dac6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800daca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dacc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dace:	881b      	ldrh	r3, [r3, #0]
 800dad0:	b29b      	uxth	r3, r3
 800dad2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dad6:	b29a      	uxth	r2, r3
 800dad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dada:	801a      	strh	r2, [r3, #0]
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	691b      	ldr	r3, [r3, #16]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d10a      	bne.n	800dafa <USB_ActivateEndpoint+0x70a>
 800dae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dae6:	881b      	ldrh	r3, [r3, #0]
 800dae8:	b29b      	uxth	r3, r3
 800daea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800daee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800daf2:	b29a      	uxth	r2, r3
 800daf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf6:	801a      	strh	r2, [r3, #0]
 800daf8:	e05b      	b.n	800dbb2 <USB_ActivateEndpoint+0x7c2>
 800dafa:	683b      	ldr	r3, [r7, #0]
 800dafc:	691b      	ldr	r3, [r3, #16]
 800dafe:	2b3e      	cmp	r3, #62	@ 0x3e
 800db00:	d81c      	bhi.n	800db3c <USB_ActivateEndpoint+0x74c>
 800db02:	683b      	ldr	r3, [r7, #0]
 800db04:	691b      	ldr	r3, [r3, #16]
 800db06:	085b      	lsrs	r3, r3, #1
 800db08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	691b      	ldr	r3, [r3, #16]
 800db10:	f003 0301 	and.w	r3, r3, #1
 800db14:	2b00      	cmp	r3, #0
 800db16:	d004      	beq.n	800db22 <USB_ActivateEndpoint+0x732>
 800db18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db1c:	3301      	adds	r3, #1
 800db1e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800db22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db24:	881b      	ldrh	r3, [r3, #0]
 800db26:	b29a      	uxth	r2, r3
 800db28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db2c:	b29b      	uxth	r3, r3
 800db2e:	029b      	lsls	r3, r3, #10
 800db30:	b29b      	uxth	r3, r3
 800db32:	4313      	orrs	r3, r2
 800db34:	b29a      	uxth	r2, r3
 800db36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db38:	801a      	strh	r2, [r3, #0]
 800db3a:	e03a      	b.n	800dbb2 <USB_ActivateEndpoint+0x7c2>
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	691b      	ldr	r3, [r3, #16]
 800db40:	095b      	lsrs	r3, r3, #5
 800db42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	691b      	ldr	r3, [r3, #16]
 800db4a:	f003 031f 	and.w	r3, r3, #31
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d104      	bne.n	800db5c <USB_ActivateEndpoint+0x76c>
 800db52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db56:	3b01      	subs	r3, #1
 800db58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800db5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db5e:	881b      	ldrh	r3, [r3, #0]
 800db60:	b29a      	uxth	r2, r3
 800db62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800db66:	b29b      	uxth	r3, r3
 800db68:	029b      	lsls	r3, r3, #10
 800db6a:	b29b      	uxth	r3, r3
 800db6c:	4313      	orrs	r3, r2
 800db6e:	b29b      	uxth	r3, r3
 800db70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db78:	b29a      	uxth	r2, r3
 800db7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db7c:	801a      	strh	r2, [r3, #0]
 800db7e:	e018      	b.n	800dbb2 <USB_ActivateEndpoint+0x7c2>
 800db80:	683b      	ldr	r3, [r7, #0]
 800db82:	785b      	ldrb	r3, [r3, #1]
 800db84:	2b01      	cmp	r3, #1
 800db86:	d114      	bne.n	800dbb2 <USB_ActivateEndpoint+0x7c2>
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db8e:	b29b      	uxth	r3, r3
 800db90:	461a      	mov	r2, r3
 800db92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db94:	4413      	add	r3, r2
 800db96:	647b      	str	r3, [r7, #68]	@ 0x44
 800db98:	683b      	ldr	r3, [r7, #0]
 800db9a:	781b      	ldrb	r3, [r3, #0]
 800db9c:	00da      	lsls	r2, r3, #3
 800db9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dba0:	4413      	add	r3, r2
 800dba2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dba6:	643b      	str	r3, [r7, #64]	@ 0x40
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	691b      	ldr	r3, [r3, #16]
 800dbac:	b29a      	uxth	r2, r3
 800dbae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbb0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dbb2:	687a      	ldr	r2, [r7, #4]
 800dbb4:	683b      	ldr	r3, [r7, #0]
 800dbb6:	781b      	ldrb	r3, [r3, #0]
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	4413      	add	r3, r2
 800dbbc:	881b      	ldrh	r3, [r3, #0]
 800dbbe:	b29b      	uxth	r3, r3
 800dbc0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dbc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbc8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800dbca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dbcc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800dbd0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800dbd2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dbd4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800dbd8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800dbda:	687a      	ldr	r2, [r7, #4]
 800dbdc:	683b      	ldr	r3, [r7, #0]
 800dbde:	781b      	ldrb	r3, [r3, #0]
 800dbe0:	009b      	lsls	r3, r3, #2
 800dbe2:	441a      	add	r2, r3
 800dbe4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dbe6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbf6:	b29b      	uxth	r3, r3
 800dbf8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dbfa:	687a      	ldr	r2, [r7, #4]
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	781b      	ldrb	r3, [r3, #0]
 800dc00:	009b      	lsls	r3, r3, #2
 800dc02:	4413      	add	r3, r2
 800dc04:	881b      	ldrh	r3, [r3, #0]
 800dc06:	b29b      	uxth	r3, r3
 800dc08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc10:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800dc12:	687a      	ldr	r2, [r7, #4]
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	009b      	lsls	r3, r3, #2
 800dc1a:	441a      	add	r2, r3
 800dc1c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800dc1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc2e:	b29b      	uxth	r3, r3
 800dc30:	8013      	strh	r3, [r2, #0]
 800dc32:	e0bc      	b.n	800ddae <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dc34:	687a      	ldr	r2, [r7, #4]
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	781b      	ldrb	r3, [r3, #0]
 800dc3a:	009b      	lsls	r3, r3, #2
 800dc3c:	4413      	add	r3, r2
 800dc3e:	881b      	ldrh	r3, [r3, #0]
 800dc40:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800dc44:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800dc48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d01d      	beq.n	800dc8c <USB_ActivateEndpoint+0x89c>
 800dc50:	687a      	ldr	r2, [r7, #4]
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	009b      	lsls	r3, r3, #2
 800dc58:	4413      	add	r3, r2
 800dc5a:	881b      	ldrh	r3, [r3, #0]
 800dc5c:	b29b      	uxth	r3, r3
 800dc5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc66:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800dc6a:	687a      	ldr	r2, [r7, #4]
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	781b      	ldrb	r3, [r3, #0]
 800dc70:	009b      	lsls	r3, r3, #2
 800dc72:	441a      	add	r2, r3
 800dc74:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800dc78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dc84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc88:	b29b      	uxth	r3, r3
 800dc8a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dc8c:	687a      	ldr	r2, [r7, #4]
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	781b      	ldrb	r3, [r3, #0]
 800dc92:	009b      	lsls	r3, r3, #2
 800dc94:	4413      	add	r3, r2
 800dc96:	881b      	ldrh	r3, [r3, #0]
 800dc98:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800dc9c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800dca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d01d      	beq.n	800dce4 <USB_ActivateEndpoint+0x8f4>
 800dca8:	687a      	ldr	r2, [r7, #4]
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	781b      	ldrb	r3, [r3, #0]
 800dcae:	009b      	lsls	r3, r3, #2
 800dcb0:	4413      	add	r3, r2
 800dcb2:	881b      	ldrh	r3, [r3, #0]
 800dcb4:	b29b      	uxth	r3, r3
 800dcb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dcba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dcbe:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800dcc2:	687a      	ldr	r2, [r7, #4]
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	781b      	ldrb	r3, [r3, #0]
 800dcc8:	009b      	lsls	r3, r3, #2
 800dcca:	441a      	add	r2, r3
 800dccc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800dcd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dcd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcdc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dce0:	b29b      	uxth	r3, r3
 800dce2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	78db      	ldrb	r3, [r3, #3]
 800dce8:	2b01      	cmp	r3, #1
 800dcea:	d024      	beq.n	800dd36 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dcec:	687a      	ldr	r2, [r7, #4]
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	781b      	ldrb	r3, [r3, #0]
 800dcf2:	009b      	lsls	r3, r3, #2
 800dcf4:	4413      	add	r3, r2
 800dcf6:	881b      	ldrh	r3, [r3, #0]
 800dcf8:	b29b      	uxth	r3, r3
 800dcfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dcfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd02:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800dd06:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800dd0a:	f083 0320 	eor.w	r3, r3, #32
 800dd0e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800dd12:	687a      	ldr	r2, [r7, #4]
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	781b      	ldrb	r3, [r3, #0]
 800dd18:	009b      	lsls	r3, r3, #2
 800dd1a:	441a      	add	r2, r3
 800dd1c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800dd20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dd28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dd2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd30:	b29b      	uxth	r3, r3
 800dd32:	8013      	strh	r3, [r2, #0]
 800dd34:	e01d      	b.n	800dd72 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dd36:	687a      	ldr	r2, [r7, #4]
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	781b      	ldrb	r3, [r3, #0]
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	4413      	add	r3, r2
 800dd40:	881b      	ldrh	r3, [r3, #0]
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd4c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800dd50:	687a      	ldr	r2, [r7, #4]
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	781b      	ldrb	r3, [r3, #0]
 800dd56:	009b      	lsls	r3, r3, #2
 800dd58:	441a      	add	r2, r3
 800dd5a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800dd5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dd66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dd6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd6e:	b29b      	uxth	r3, r3
 800dd70:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dd72:	687a      	ldr	r2, [r7, #4]
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	781b      	ldrb	r3, [r3, #0]
 800dd78:	009b      	lsls	r3, r3, #2
 800dd7a:	4413      	add	r3, r2
 800dd7c:	881b      	ldrh	r3, [r3, #0]
 800dd7e:	b29b      	uxth	r3, r3
 800dd80:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dd84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd88:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800dd8c:	687a      	ldr	r2, [r7, #4]
 800dd8e:	683b      	ldr	r3, [r7, #0]
 800dd90:	781b      	ldrb	r3, [r3, #0]
 800dd92:	009b      	lsls	r3, r3, #2
 800dd94:	441a      	add	r2, r3
 800dd96:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800dd9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dda2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dda6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddaa:	b29b      	uxth	r3, r3
 800ddac:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800ddae:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	379c      	adds	r7, #156	@ 0x9c
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbc:	4770      	bx	lr
 800ddbe:	bf00      	nop

0800ddc0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b08d      	sub	sp, #52	@ 0x34
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	7b1b      	ldrb	r3, [r3, #12]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	f040 808e 	bne.w	800def0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	785b      	ldrb	r3, [r3, #1]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d044      	beq.n	800de66 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dddc:	687a      	ldr	r2, [r7, #4]
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	781b      	ldrb	r3, [r3, #0]
 800dde2:	009b      	lsls	r3, r3, #2
 800dde4:	4413      	add	r3, r2
 800dde6:	881b      	ldrh	r3, [r3, #0]
 800dde8:	81bb      	strh	r3, [r7, #12]
 800ddea:	89bb      	ldrh	r3, [r7, #12]
 800ddec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d01b      	beq.n	800de2c <USB_DeactivateEndpoint+0x6c>
 800ddf4:	687a      	ldr	r2, [r7, #4]
 800ddf6:	683b      	ldr	r3, [r7, #0]
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	009b      	lsls	r3, r3, #2
 800ddfc:	4413      	add	r3, r2
 800ddfe:	881b      	ldrh	r3, [r3, #0]
 800de00:	b29b      	uxth	r3, r3
 800de02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de0a:	817b      	strh	r3, [r7, #10]
 800de0c:	687a      	ldr	r2, [r7, #4]
 800de0e:	683b      	ldr	r3, [r7, #0]
 800de10:	781b      	ldrb	r3, [r3, #0]
 800de12:	009b      	lsls	r3, r3, #2
 800de14:	441a      	add	r2, r3
 800de16:	897b      	ldrh	r3, [r7, #10]
 800de18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de24:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800de28:	b29b      	uxth	r3, r3
 800de2a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800de2c:	687a      	ldr	r2, [r7, #4]
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	781b      	ldrb	r3, [r3, #0]
 800de32:	009b      	lsls	r3, r3, #2
 800de34:	4413      	add	r3, r2
 800de36:	881b      	ldrh	r3, [r3, #0]
 800de38:	b29b      	uxth	r3, r3
 800de3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de42:	813b      	strh	r3, [r7, #8]
 800de44:	687a      	ldr	r2, [r7, #4]
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	781b      	ldrb	r3, [r3, #0]
 800de4a:	009b      	lsls	r3, r3, #2
 800de4c:	441a      	add	r2, r3
 800de4e:	893b      	ldrh	r3, [r7, #8]
 800de50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de60:	b29b      	uxth	r3, r3
 800de62:	8013      	strh	r3, [r2, #0]
 800de64:	e192      	b.n	800e18c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800de66:	687a      	ldr	r2, [r7, #4]
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	781b      	ldrb	r3, [r3, #0]
 800de6c:	009b      	lsls	r3, r3, #2
 800de6e:	4413      	add	r3, r2
 800de70:	881b      	ldrh	r3, [r3, #0]
 800de72:	827b      	strh	r3, [r7, #18]
 800de74:	8a7b      	ldrh	r3, [r7, #18]
 800de76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d01b      	beq.n	800deb6 <USB_DeactivateEndpoint+0xf6>
 800de7e:	687a      	ldr	r2, [r7, #4]
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	781b      	ldrb	r3, [r3, #0]
 800de84:	009b      	lsls	r3, r3, #2
 800de86:	4413      	add	r3, r2
 800de88:	881b      	ldrh	r3, [r3, #0]
 800de8a:	b29b      	uxth	r3, r3
 800de8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de94:	823b      	strh	r3, [r7, #16]
 800de96:	687a      	ldr	r2, [r7, #4]
 800de98:	683b      	ldr	r3, [r7, #0]
 800de9a:	781b      	ldrb	r3, [r3, #0]
 800de9c:	009b      	lsls	r3, r3, #2
 800de9e:	441a      	add	r2, r3
 800dea0:	8a3b      	ldrh	r3, [r7, #16]
 800dea2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dea6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800deaa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800deae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800deb2:	b29b      	uxth	r3, r3
 800deb4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800deb6:	687a      	ldr	r2, [r7, #4]
 800deb8:	683b      	ldr	r3, [r7, #0]
 800deba:	781b      	ldrb	r3, [r3, #0]
 800debc:	009b      	lsls	r3, r3, #2
 800debe:	4413      	add	r3, r2
 800dec0:	881b      	ldrh	r3, [r3, #0]
 800dec2:	b29b      	uxth	r3, r3
 800dec4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dec8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800decc:	81fb      	strh	r3, [r7, #14]
 800dece:	687a      	ldr	r2, [r7, #4]
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	781b      	ldrb	r3, [r3, #0]
 800ded4:	009b      	lsls	r3, r3, #2
 800ded6:	441a      	add	r2, r3
 800ded8:	89fb      	ldrh	r3, [r7, #14]
 800deda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dede:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dee2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800deea:	b29b      	uxth	r3, r3
 800deec:	8013      	strh	r3, [r2, #0]
 800deee:	e14d      	b.n	800e18c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	785b      	ldrb	r3, [r3, #1]
 800def4:	2b00      	cmp	r3, #0
 800def6:	f040 80a5 	bne.w	800e044 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800defa:	687a      	ldr	r2, [r7, #4]
 800defc:	683b      	ldr	r3, [r7, #0]
 800defe:	781b      	ldrb	r3, [r3, #0]
 800df00:	009b      	lsls	r3, r3, #2
 800df02:	4413      	add	r3, r2
 800df04:	881b      	ldrh	r3, [r3, #0]
 800df06:	843b      	strh	r3, [r7, #32]
 800df08:	8c3b      	ldrh	r3, [r7, #32]
 800df0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d01b      	beq.n	800df4a <USB_DeactivateEndpoint+0x18a>
 800df12:	687a      	ldr	r2, [r7, #4]
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	781b      	ldrb	r3, [r3, #0]
 800df18:	009b      	lsls	r3, r3, #2
 800df1a:	4413      	add	r3, r2
 800df1c:	881b      	ldrh	r3, [r3, #0]
 800df1e:	b29b      	uxth	r3, r3
 800df20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df28:	83fb      	strh	r3, [r7, #30]
 800df2a:	687a      	ldr	r2, [r7, #4]
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	781b      	ldrb	r3, [r3, #0]
 800df30:	009b      	lsls	r3, r3, #2
 800df32:	441a      	add	r2, r3
 800df34:	8bfb      	ldrh	r3, [r7, #30]
 800df36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df3e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800df42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df46:	b29b      	uxth	r3, r3
 800df48:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800df4a:	687a      	ldr	r2, [r7, #4]
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	781b      	ldrb	r3, [r3, #0]
 800df50:	009b      	lsls	r3, r3, #2
 800df52:	4413      	add	r3, r2
 800df54:	881b      	ldrh	r3, [r3, #0]
 800df56:	83bb      	strh	r3, [r7, #28]
 800df58:	8bbb      	ldrh	r3, [r7, #28]
 800df5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d01b      	beq.n	800df9a <USB_DeactivateEndpoint+0x1da>
 800df62:	687a      	ldr	r2, [r7, #4]
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	781b      	ldrb	r3, [r3, #0]
 800df68:	009b      	lsls	r3, r3, #2
 800df6a:	4413      	add	r3, r2
 800df6c:	881b      	ldrh	r3, [r3, #0]
 800df6e:	b29b      	uxth	r3, r3
 800df70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df78:	837b      	strh	r3, [r7, #26]
 800df7a:	687a      	ldr	r2, [r7, #4]
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	781b      	ldrb	r3, [r3, #0]
 800df80:	009b      	lsls	r3, r3, #2
 800df82:	441a      	add	r2, r3
 800df84:	8b7b      	ldrh	r3, [r7, #26]
 800df86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df92:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800df96:	b29b      	uxth	r3, r3
 800df98:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800df9a:	687a      	ldr	r2, [r7, #4]
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	781b      	ldrb	r3, [r3, #0]
 800dfa0:	009b      	lsls	r3, r3, #2
 800dfa2:	4413      	add	r3, r2
 800dfa4:	881b      	ldrh	r3, [r3, #0]
 800dfa6:	b29b      	uxth	r3, r3
 800dfa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dfac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfb0:	833b      	strh	r3, [r7, #24]
 800dfb2:	687a      	ldr	r2, [r7, #4]
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	781b      	ldrb	r3, [r3, #0]
 800dfb8:	009b      	lsls	r3, r3, #2
 800dfba:	441a      	add	r2, r3
 800dfbc:	8b3b      	ldrh	r3, [r7, #24]
 800dfbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dfc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dfc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dfca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dfce:	b29b      	uxth	r3, r3
 800dfd0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dfd2:	687a      	ldr	r2, [r7, #4]
 800dfd4:	683b      	ldr	r3, [r7, #0]
 800dfd6:	781b      	ldrb	r3, [r3, #0]
 800dfd8:	009b      	lsls	r3, r3, #2
 800dfda:	4413      	add	r3, r2
 800dfdc:	881b      	ldrh	r3, [r3, #0]
 800dfde:	b29b      	uxth	r3, r3
 800dfe0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dfe4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfe8:	82fb      	strh	r3, [r7, #22]
 800dfea:	687a      	ldr	r2, [r7, #4]
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	781b      	ldrb	r3, [r3, #0]
 800dff0:	009b      	lsls	r3, r3, #2
 800dff2:	441a      	add	r2, r3
 800dff4:	8afb      	ldrh	r3, [r7, #22]
 800dff6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dffa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dffe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e002:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e006:	b29b      	uxth	r3, r3
 800e008:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e00a:	687a      	ldr	r2, [r7, #4]
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	781b      	ldrb	r3, [r3, #0]
 800e010:	009b      	lsls	r3, r3, #2
 800e012:	4413      	add	r3, r2
 800e014:	881b      	ldrh	r3, [r3, #0]
 800e016:	b29b      	uxth	r3, r3
 800e018:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e01c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e020:	82bb      	strh	r3, [r7, #20]
 800e022:	687a      	ldr	r2, [r7, #4]
 800e024:	683b      	ldr	r3, [r7, #0]
 800e026:	781b      	ldrb	r3, [r3, #0]
 800e028:	009b      	lsls	r3, r3, #2
 800e02a:	441a      	add	r2, r3
 800e02c:	8abb      	ldrh	r3, [r7, #20]
 800e02e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e032:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e036:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e03a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e03e:	b29b      	uxth	r3, r3
 800e040:	8013      	strh	r3, [r2, #0]
 800e042:	e0a3      	b.n	800e18c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e044:	687a      	ldr	r2, [r7, #4]
 800e046:	683b      	ldr	r3, [r7, #0]
 800e048:	781b      	ldrb	r3, [r3, #0]
 800e04a:	009b      	lsls	r3, r3, #2
 800e04c:	4413      	add	r3, r2
 800e04e:	881b      	ldrh	r3, [r3, #0]
 800e050:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800e052:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e054:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d01b      	beq.n	800e094 <USB_DeactivateEndpoint+0x2d4>
 800e05c:	687a      	ldr	r2, [r7, #4]
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	781b      	ldrb	r3, [r3, #0]
 800e062:	009b      	lsls	r3, r3, #2
 800e064:	4413      	add	r3, r2
 800e066:	881b      	ldrh	r3, [r3, #0]
 800e068:	b29b      	uxth	r3, r3
 800e06a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e06e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e072:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800e074:	687a      	ldr	r2, [r7, #4]
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	781b      	ldrb	r3, [r3, #0]
 800e07a:	009b      	lsls	r3, r3, #2
 800e07c:	441a      	add	r2, r3
 800e07e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e080:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e084:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e088:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e08c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e090:	b29b      	uxth	r3, r3
 800e092:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	009b      	lsls	r3, r3, #2
 800e09c:	4413      	add	r3, r2
 800e09e:	881b      	ldrh	r3, [r3, #0]
 800e0a0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800e0a2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e0a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d01b      	beq.n	800e0e4 <USB_DeactivateEndpoint+0x324>
 800e0ac:	687a      	ldr	r2, [r7, #4]
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	781b      	ldrb	r3, [r3, #0]
 800e0b2:	009b      	lsls	r3, r3, #2
 800e0b4:	4413      	add	r3, r2
 800e0b6:	881b      	ldrh	r3, [r3, #0]
 800e0b8:	b29b      	uxth	r3, r3
 800e0ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e0c4:	687a      	ldr	r2, [r7, #4]
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	781b      	ldrb	r3, [r3, #0]
 800e0ca:	009b      	lsls	r3, r3, #2
 800e0cc:	441a      	add	r2, r3
 800e0ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e0d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e0e0:	b29b      	uxth	r3, r3
 800e0e2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800e0e4:	687a      	ldr	r2, [r7, #4]
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	781b      	ldrb	r3, [r3, #0]
 800e0ea:	009b      	lsls	r3, r3, #2
 800e0ec:	4413      	add	r3, r2
 800e0ee:	881b      	ldrh	r3, [r3, #0]
 800e0f0:	b29b      	uxth	r3, r3
 800e0f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e0fc:	687a      	ldr	r2, [r7, #4]
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	781b      	ldrb	r3, [r3, #0]
 800e102:	009b      	lsls	r3, r3, #2
 800e104:	441a      	add	r2, r3
 800e106:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e108:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e10c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e110:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e114:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e118:	b29b      	uxth	r3, r3
 800e11a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e11c:	687a      	ldr	r2, [r7, #4]
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	781b      	ldrb	r3, [r3, #0]
 800e122:	009b      	lsls	r3, r3, #2
 800e124:	4413      	add	r3, r2
 800e126:	881b      	ldrh	r3, [r3, #0]
 800e128:	b29b      	uxth	r3, r3
 800e12a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e12e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e132:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800e134:	687a      	ldr	r2, [r7, #4]
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	781b      	ldrb	r3, [r3, #0]
 800e13a:	009b      	lsls	r3, r3, #2
 800e13c:	441a      	add	r2, r3
 800e13e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e140:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e144:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e148:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e14c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e150:	b29b      	uxth	r3, r3
 800e152:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e154:	687a      	ldr	r2, [r7, #4]
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	781b      	ldrb	r3, [r3, #0]
 800e15a:	009b      	lsls	r3, r3, #2
 800e15c:	4413      	add	r3, r2
 800e15e:	881b      	ldrh	r3, [r3, #0]
 800e160:	b29b      	uxth	r3, r3
 800e162:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e16a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e16c:	687a      	ldr	r2, [r7, #4]
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	781b      	ldrb	r3, [r3, #0]
 800e172:	009b      	lsls	r3, r3, #2
 800e174:	441a      	add	r2, r3
 800e176:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e178:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e17c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e180:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e188:	b29b      	uxth	r3, r3
 800e18a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e18c:	2300      	movs	r3, #0
}
 800e18e:	4618      	mov	r0, r3
 800e190:	3734      	adds	r7, #52	@ 0x34
 800e192:	46bd      	mov	sp, r7
 800e194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e198:	4770      	bx	lr

0800e19a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e19a:	b580      	push	{r7, lr}
 800e19c:	b0ac      	sub	sp, #176	@ 0xb0
 800e19e:	af00      	add	r7, sp, #0
 800e1a0:	6078      	str	r0, [r7, #4]
 800e1a2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	785b      	ldrb	r3, [r3, #1]
 800e1a8:	2b01      	cmp	r3, #1
 800e1aa:	f040 84ca 	bne.w	800eb42 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	699a      	ldr	r2, [r3, #24]
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	691b      	ldr	r3, [r3, #16]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d904      	bls.n	800e1c4 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	691b      	ldr	r3, [r3, #16]
 800e1be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e1c2:	e003      	b.n	800e1cc <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	699b      	ldr	r3, [r3, #24]
 800e1c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	7b1b      	ldrb	r3, [r3, #12]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d122      	bne.n	800e21a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	6959      	ldr	r1, [r3, #20]
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	88da      	ldrh	r2, [r3, #6]
 800e1dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1e0:	b29b      	uxth	r3, r3
 800e1e2:	6878      	ldr	r0, [r7, #4]
 800e1e4:	f000 fede 	bl	800efa4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	613b      	str	r3, [r7, #16]
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1f2:	b29b      	uxth	r3, r3
 800e1f4:	461a      	mov	r2, r3
 800e1f6:	693b      	ldr	r3, [r7, #16]
 800e1f8:	4413      	add	r3, r2
 800e1fa:	613b      	str	r3, [r7, #16]
 800e1fc:	683b      	ldr	r3, [r7, #0]
 800e1fe:	781b      	ldrb	r3, [r3, #0]
 800e200:	00da      	lsls	r2, r3, #3
 800e202:	693b      	ldr	r3, [r7, #16]
 800e204:	4413      	add	r3, r2
 800e206:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e20a:	60fb      	str	r3, [r7, #12]
 800e20c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e210:	b29a      	uxth	r2, r3
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	801a      	strh	r2, [r3, #0]
 800e216:	f000 bc6f 	b.w	800eaf8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	78db      	ldrb	r3, [r3, #3]
 800e21e:	2b02      	cmp	r3, #2
 800e220:	f040 831e 	bne.w	800e860 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	6a1a      	ldr	r2, [r3, #32]
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	691b      	ldr	r3, [r3, #16]
 800e22c:	429a      	cmp	r2, r3
 800e22e:	f240 82cf 	bls.w	800e7d0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e232:	687a      	ldr	r2, [r7, #4]
 800e234:	683b      	ldr	r3, [r7, #0]
 800e236:	781b      	ldrb	r3, [r3, #0]
 800e238:	009b      	lsls	r3, r3, #2
 800e23a:	4413      	add	r3, r2
 800e23c:	881b      	ldrh	r3, [r3, #0]
 800e23e:	b29b      	uxth	r3, r3
 800e240:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e248:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800e24c:	687a      	ldr	r2, [r7, #4]
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	781b      	ldrb	r3, [r3, #0]
 800e252:	009b      	lsls	r3, r3, #2
 800e254:	441a      	add	r2, r3
 800e256:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e25a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e25e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e262:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e26a:	b29b      	uxth	r3, r3
 800e26c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e26e:	683b      	ldr	r3, [r7, #0]
 800e270:	6a1a      	ldr	r2, [r3, #32]
 800e272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e276:	1ad2      	subs	r2, r2, r3
 800e278:	683b      	ldr	r3, [r7, #0]
 800e27a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e27c:	687a      	ldr	r2, [r7, #4]
 800e27e:	683b      	ldr	r3, [r7, #0]
 800e280:	781b      	ldrb	r3, [r3, #0]
 800e282:	009b      	lsls	r3, r3, #2
 800e284:	4413      	add	r3, r2
 800e286:	881b      	ldrh	r3, [r3, #0]
 800e288:	b29b      	uxth	r3, r3
 800e28a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e28e:	2b00      	cmp	r3, #0
 800e290:	f000 814f 	beq.w	800e532 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	633b      	str	r3, [r7, #48]	@ 0x30
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	785b      	ldrb	r3, [r3, #1]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d16b      	bne.n	800e378 <USB_EPStartXfer+0x1de>
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2aa:	b29b      	uxth	r3, r3
 800e2ac:	461a      	mov	r2, r3
 800e2ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2b0:	4413      	add	r3, r2
 800e2b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	781b      	ldrb	r3, [r3, #0]
 800e2b8:	00da      	lsls	r2, r3, #3
 800e2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2bc:	4413      	add	r3, r2
 800e2be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e2c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2c6:	881b      	ldrh	r3, [r3, #0]
 800e2c8:	b29b      	uxth	r3, r3
 800e2ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e2ce:	b29a      	uxth	r2, r3
 800e2d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2d2:	801a      	strh	r2, [r3, #0]
 800e2d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d10a      	bne.n	800e2f2 <USB_EPStartXfer+0x158>
 800e2dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2de:	881b      	ldrh	r3, [r3, #0]
 800e2e0:	b29b      	uxth	r3, r3
 800e2e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e2e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2ea:	b29a      	uxth	r2, r3
 800e2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2ee:	801a      	strh	r2, [r3, #0]
 800e2f0:	e05b      	b.n	800e3aa <USB_EPStartXfer+0x210>
 800e2f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2f6:	2b3e      	cmp	r3, #62	@ 0x3e
 800e2f8:	d81c      	bhi.n	800e334 <USB_EPStartXfer+0x19a>
 800e2fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2fe:	085b      	lsrs	r3, r3, #1
 800e300:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e308:	f003 0301 	and.w	r3, r3, #1
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d004      	beq.n	800e31a <USB_EPStartXfer+0x180>
 800e310:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e314:	3301      	adds	r3, #1
 800e316:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e31a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e31c:	881b      	ldrh	r3, [r3, #0]
 800e31e:	b29a      	uxth	r2, r3
 800e320:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e324:	b29b      	uxth	r3, r3
 800e326:	029b      	lsls	r3, r3, #10
 800e328:	b29b      	uxth	r3, r3
 800e32a:	4313      	orrs	r3, r2
 800e32c:	b29a      	uxth	r2, r3
 800e32e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e330:	801a      	strh	r2, [r3, #0]
 800e332:	e03a      	b.n	800e3aa <USB_EPStartXfer+0x210>
 800e334:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e338:	095b      	lsrs	r3, r3, #5
 800e33a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e33e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e342:	f003 031f 	and.w	r3, r3, #31
 800e346:	2b00      	cmp	r3, #0
 800e348:	d104      	bne.n	800e354 <USB_EPStartXfer+0x1ba>
 800e34a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e34e:	3b01      	subs	r3, #1
 800e350:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e356:	881b      	ldrh	r3, [r3, #0]
 800e358:	b29a      	uxth	r2, r3
 800e35a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e35e:	b29b      	uxth	r3, r3
 800e360:	029b      	lsls	r3, r3, #10
 800e362:	b29b      	uxth	r3, r3
 800e364:	4313      	orrs	r3, r2
 800e366:	b29b      	uxth	r3, r3
 800e368:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e36c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e370:	b29a      	uxth	r2, r3
 800e372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e374:	801a      	strh	r2, [r3, #0]
 800e376:	e018      	b.n	800e3aa <USB_EPStartXfer+0x210>
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	785b      	ldrb	r3, [r3, #1]
 800e37c:	2b01      	cmp	r3, #1
 800e37e:	d114      	bne.n	800e3aa <USB_EPStartXfer+0x210>
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e386:	b29b      	uxth	r3, r3
 800e388:	461a      	mov	r2, r3
 800e38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e38c:	4413      	add	r3, r2
 800e38e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e390:	683b      	ldr	r3, [r7, #0]
 800e392:	781b      	ldrb	r3, [r3, #0]
 800e394:	00da      	lsls	r2, r3, #3
 800e396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e398:	4413      	add	r3, r2
 800e39a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e39e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e3a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3a4:	b29a      	uxth	r2, r3
 800e3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3a8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	895b      	ldrh	r3, [r3, #10]
 800e3ae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	6959      	ldr	r1, [r3, #20]
 800e3b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3ba:	b29b      	uxth	r3, r3
 800e3bc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e3c0:	6878      	ldr	r0, [r7, #4]
 800e3c2:	f000 fdef 	bl	800efa4 <USB_WritePMA>
            ep->xfer_buff += len;
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	695a      	ldr	r2, [r3, #20]
 800e3ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3ce:	441a      	add	r2, r3
 800e3d0:	683b      	ldr	r3, [r7, #0]
 800e3d2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	6a1a      	ldr	r2, [r3, #32]
 800e3d8:	683b      	ldr	r3, [r7, #0]
 800e3da:	691b      	ldr	r3, [r3, #16]
 800e3dc:	429a      	cmp	r2, r3
 800e3de:	d907      	bls.n	800e3f0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800e3e0:	683b      	ldr	r3, [r7, #0]
 800e3e2:	6a1a      	ldr	r2, [r3, #32]
 800e3e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3e8:	1ad2      	subs	r2, r2, r3
 800e3ea:	683b      	ldr	r3, [r7, #0]
 800e3ec:	621a      	str	r2, [r3, #32]
 800e3ee:	e006      	b.n	800e3fe <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	6a1b      	ldr	r3, [r3, #32]
 800e3f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800e3f8:	683b      	ldr	r3, [r7, #0]
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	785b      	ldrb	r3, [r3, #1]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d16b      	bne.n	800e4de <USB_EPStartXfer+0x344>
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	61bb      	str	r3, [r7, #24]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e410:	b29b      	uxth	r3, r3
 800e412:	461a      	mov	r2, r3
 800e414:	69bb      	ldr	r3, [r7, #24]
 800e416:	4413      	add	r3, r2
 800e418:	61bb      	str	r3, [r7, #24]
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	781b      	ldrb	r3, [r3, #0]
 800e41e:	00da      	lsls	r2, r3, #3
 800e420:	69bb      	ldr	r3, [r7, #24]
 800e422:	4413      	add	r3, r2
 800e424:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e428:	617b      	str	r3, [r7, #20]
 800e42a:	697b      	ldr	r3, [r7, #20]
 800e42c:	881b      	ldrh	r3, [r3, #0]
 800e42e:	b29b      	uxth	r3, r3
 800e430:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e434:	b29a      	uxth	r2, r3
 800e436:	697b      	ldr	r3, [r7, #20]
 800e438:	801a      	strh	r2, [r3, #0]
 800e43a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d10a      	bne.n	800e458 <USB_EPStartXfer+0x2be>
 800e442:	697b      	ldr	r3, [r7, #20]
 800e444:	881b      	ldrh	r3, [r3, #0]
 800e446:	b29b      	uxth	r3, r3
 800e448:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e44c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e450:	b29a      	uxth	r2, r3
 800e452:	697b      	ldr	r3, [r7, #20]
 800e454:	801a      	strh	r2, [r3, #0]
 800e456:	e05d      	b.n	800e514 <USB_EPStartXfer+0x37a>
 800e458:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e45c:	2b3e      	cmp	r3, #62	@ 0x3e
 800e45e:	d81c      	bhi.n	800e49a <USB_EPStartXfer+0x300>
 800e460:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e464:	085b      	lsrs	r3, r3, #1
 800e466:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e46a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e46e:	f003 0301 	and.w	r3, r3, #1
 800e472:	2b00      	cmp	r3, #0
 800e474:	d004      	beq.n	800e480 <USB_EPStartXfer+0x2e6>
 800e476:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e47a:	3301      	adds	r3, #1
 800e47c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e480:	697b      	ldr	r3, [r7, #20]
 800e482:	881b      	ldrh	r3, [r3, #0]
 800e484:	b29a      	uxth	r2, r3
 800e486:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e48a:	b29b      	uxth	r3, r3
 800e48c:	029b      	lsls	r3, r3, #10
 800e48e:	b29b      	uxth	r3, r3
 800e490:	4313      	orrs	r3, r2
 800e492:	b29a      	uxth	r2, r3
 800e494:	697b      	ldr	r3, [r7, #20]
 800e496:	801a      	strh	r2, [r3, #0]
 800e498:	e03c      	b.n	800e514 <USB_EPStartXfer+0x37a>
 800e49a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e49e:	095b      	lsrs	r3, r3, #5
 800e4a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e4a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4a8:	f003 031f 	and.w	r3, r3, #31
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d104      	bne.n	800e4ba <USB_EPStartXfer+0x320>
 800e4b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e4b4:	3b01      	subs	r3, #1
 800e4b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e4ba:	697b      	ldr	r3, [r7, #20]
 800e4bc:	881b      	ldrh	r3, [r3, #0]
 800e4be:	b29a      	uxth	r2, r3
 800e4c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	029b      	lsls	r3, r3, #10
 800e4c8:	b29b      	uxth	r3, r3
 800e4ca:	4313      	orrs	r3, r2
 800e4cc:	b29b      	uxth	r3, r3
 800e4ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e4d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e4d6:	b29a      	uxth	r2, r3
 800e4d8:	697b      	ldr	r3, [r7, #20]
 800e4da:	801a      	strh	r2, [r3, #0]
 800e4dc:	e01a      	b.n	800e514 <USB_EPStartXfer+0x37a>
 800e4de:	683b      	ldr	r3, [r7, #0]
 800e4e0:	785b      	ldrb	r3, [r3, #1]
 800e4e2:	2b01      	cmp	r3, #1
 800e4e4:	d116      	bne.n	800e514 <USB_EPStartXfer+0x37a>
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	623b      	str	r3, [r7, #32]
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e4f0:	b29b      	uxth	r3, r3
 800e4f2:	461a      	mov	r2, r3
 800e4f4:	6a3b      	ldr	r3, [r7, #32]
 800e4f6:	4413      	add	r3, r2
 800e4f8:	623b      	str	r3, [r7, #32]
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	781b      	ldrb	r3, [r3, #0]
 800e4fe:	00da      	lsls	r2, r3, #3
 800e500:	6a3b      	ldr	r3, [r7, #32]
 800e502:	4413      	add	r3, r2
 800e504:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e508:	61fb      	str	r3, [r7, #28]
 800e50a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e50e:	b29a      	uxth	r2, r3
 800e510:	69fb      	ldr	r3, [r7, #28]
 800e512:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	891b      	ldrh	r3, [r3, #8]
 800e518:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	6959      	ldr	r1, [r3, #20]
 800e520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e524:	b29b      	uxth	r3, r3
 800e526:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e52a:	6878      	ldr	r0, [r7, #4]
 800e52c:	f000 fd3a 	bl	800efa4 <USB_WritePMA>
 800e530:	e2e2      	b.n	800eaf8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	785b      	ldrb	r3, [r3, #1]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d16b      	bne.n	800e612 <USB_EPStartXfer+0x478>
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e544:	b29b      	uxth	r3, r3
 800e546:	461a      	mov	r2, r3
 800e548:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e54a:	4413      	add	r3, r2
 800e54c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	781b      	ldrb	r3, [r3, #0]
 800e552:	00da      	lsls	r2, r3, #3
 800e554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e556:	4413      	add	r3, r2
 800e558:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e55c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e55e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e560:	881b      	ldrh	r3, [r3, #0]
 800e562:	b29b      	uxth	r3, r3
 800e564:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e568:	b29a      	uxth	r2, r3
 800e56a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e56c:	801a      	strh	r2, [r3, #0]
 800e56e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e572:	2b00      	cmp	r3, #0
 800e574:	d10a      	bne.n	800e58c <USB_EPStartXfer+0x3f2>
 800e576:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e578:	881b      	ldrh	r3, [r3, #0]
 800e57a:	b29b      	uxth	r3, r3
 800e57c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e584:	b29a      	uxth	r2, r3
 800e586:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e588:	801a      	strh	r2, [r3, #0]
 800e58a:	e05d      	b.n	800e648 <USB_EPStartXfer+0x4ae>
 800e58c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e590:	2b3e      	cmp	r3, #62	@ 0x3e
 800e592:	d81c      	bhi.n	800e5ce <USB_EPStartXfer+0x434>
 800e594:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e598:	085b      	lsrs	r3, r3, #1
 800e59a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e59e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e5a2:	f003 0301 	and.w	r3, r3, #1
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d004      	beq.n	800e5b4 <USB_EPStartXfer+0x41a>
 800e5aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e5b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5b6:	881b      	ldrh	r3, [r3, #0]
 800e5b8:	b29a      	uxth	r2, r3
 800e5ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e5be:	b29b      	uxth	r3, r3
 800e5c0:	029b      	lsls	r3, r3, #10
 800e5c2:	b29b      	uxth	r3, r3
 800e5c4:	4313      	orrs	r3, r2
 800e5c6:	b29a      	uxth	r2, r3
 800e5c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5ca:	801a      	strh	r2, [r3, #0]
 800e5cc:	e03c      	b.n	800e648 <USB_EPStartXfer+0x4ae>
 800e5ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e5d2:	095b      	lsrs	r3, r3, #5
 800e5d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e5d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e5dc:	f003 031f 	and.w	r3, r3, #31
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d104      	bne.n	800e5ee <USB_EPStartXfer+0x454>
 800e5e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e5e8:	3b01      	subs	r3, #1
 800e5ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e5ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5f0:	881b      	ldrh	r3, [r3, #0]
 800e5f2:	b29a      	uxth	r2, r3
 800e5f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e5f8:	b29b      	uxth	r3, r3
 800e5fa:	029b      	lsls	r3, r3, #10
 800e5fc:	b29b      	uxth	r3, r3
 800e5fe:	4313      	orrs	r3, r2
 800e600:	b29b      	uxth	r3, r3
 800e602:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e606:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e60a:	b29a      	uxth	r2, r3
 800e60c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e60e:	801a      	strh	r2, [r3, #0]
 800e610:	e01a      	b.n	800e648 <USB_EPStartXfer+0x4ae>
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	785b      	ldrb	r3, [r3, #1]
 800e616:	2b01      	cmp	r3, #1
 800e618:	d116      	bne.n	800e648 <USB_EPStartXfer+0x4ae>
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	653b      	str	r3, [r7, #80]	@ 0x50
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e624:	b29b      	uxth	r3, r3
 800e626:	461a      	mov	r2, r3
 800e628:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e62a:	4413      	add	r3, r2
 800e62c:	653b      	str	r3, [r7, #80]	@ 0x50
 800e62e:	683b      	ldr	r3, [r7, #0]
 800e630:	781b      	ldrb	r3, [r3, #0]
 800e632:	00da      	lsls	r2, r3, #3
 800e634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e636:	4413      	add	r3, r2
 800e638:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e63c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e63e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e642:	b29a      	uxth	r2, r3
 800e644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e646:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	891b      	ldrh	r3, [r3, #8]
 800e64c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	6959      	ldr	r1, [r3, #20]
 800e654:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e658:	b29b      	uxth	r3, r3
 800e65a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e65e:	6878      	ldr	r0, [r7, #4]
 800e660:	f000 fca0 	bl	800efa4 <USB_WritePMA>
            ep->xfer_buff += len;
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	695a      	ldr	r2, [r3, #20]
 800e668:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e66c:	441a      	add	r2, r3
 800e66e:	683b      	ldr	r3, [r7, #0]
 800e670:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e672:	683b      	ldr	r3, [r7, #0]
 800e674:	6a1a      	ldr	r2, [r3, #32]
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	691b      	ldr	r3, [r3, #16]
 800e67a:	429a      	cmp	r2, r3
 800e67c:	d907      	bls.n	800e68e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	6a1a      	ldr	r2, [r3, #32]
 800e682:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e686:	1ad2      	subs	r2, r2, r3
 800e688:	683b      	ldr	r3, [r7, #0]
 800e68a:	621a      	str	r2, [r3, #32]
 800e68c:	e006      	b.n	800e69c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	6a1b      	ldr	r3, [r3, #32]
 800e692:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	2200      	movs	r2, #0
 800e69a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	785b      	ldrb	r3, [r3, #1]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d16b      	bne.n	800e780 <USB_EPStartXfer+0x5e6>
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e6b2:	b29b      	uxth	r3, r3
 800e6b4:	461a      	mov	r2, r3
 800e6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6b8:	4413      	add	r3, r2
 800e6ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	781b      	ldrb	r3, [r3, #0]
 800e6c0:	00da      	lsls	r2, r3, #3
 800e6c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6c4:	4413      	add	r3, r2
 800e6c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e6ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800e6cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6ce:	881b      	ldrh	r3, [r3, #0]
 800e6d0:	b29b      	uxth	r3, r3
 800e6d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e6d6:	b29a      	uxth	r2, r3
 800e6d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6da:	801a      	strh	r2, [r3, #0]
 800e6dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d10a      	bne.n	800e6fa <USB_EPStartXfer+0x560>
 800e6e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6e6:	881b      	ldrh	r3, [r3, #0]
 800e6e8:	b29b      	uxth	r3, r3
 800e6ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e6ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e6f2:	b29a      	uxth	r2, r3
 800e6f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6f6:	801a      	strh	r2, [r3, #0]
 800e6f8:	e05b      	b.n	800e7b2 <USB_EPStartXfer+0x618>
 800e6fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6fe:	2b3e      	cmp	r3, #62	@ 0x3e
 800e700:	d81c      	bhi.n	800e73c <USB_EPStartXfer+0x5a2>
 800e702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e706:	085b      	lsrs	r3, r3, #1
 800e708:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e70c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e710:	f003 0301 	and.w	r3, r3, #1
 800e714:	2b00      	cmp	r3, #0
 800e716:	d004      	beq.n	800e722 <USB_EPStartXfer+0x588>
 800e718:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e71c:	3301      	adds	r3, #1
 800e71e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e724:	881b      	ldrh	r3, [r3, #0]
 800e726:	b29a      	uxth	r2, r3
 800e728:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	029b      	lsls	r3, r3, #10
 800e730:	b29b      	uxth	r3, r3
 800e732:	4313      	orrs	r3, r2
 800e734:	b29a      	uxth	r2, r3
 800e736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e738:	801a      	strh	r2, [r3, #0]
 800e73a:	e03a      	b.n	800e7b2 <USB_EPStartXfer+0x618>
 800e73c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e740:	095b      	lsrs	r3, r3, #5
 800e742:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e74a:	f003 031f 	and.w	r3, r3, #31
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d104      	bne.n	800e75c <USB_EPStartXfer+0x5c2>
 800e752:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e756:	3b01      	subs	r3, #1
 800e758:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e75c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e75e:	881b      	ldrh	r3, [r3, #0]
 800e760:	b29a      	uxth	r2, r3
 800e762:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e766:	b29b      	uxth	r3, r3
 800e768:	029b      	lsls	r3, r3, #10
 800e76a:	b29b      	uxth	r3, r3
 800e76c:	4313      	orrs	r3, r2
 800e76e:	b29b      	uxth	r3, r3
 800e770:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e774:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e778:	b29a      	uxth	r2, r3
 800e77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e77c:	801a      	strh	r2, [r3, #0]
 800e77e:	e018      	b.n	800e7b2 <USB_EPStartXfer+0x618>
 800e780:	683b      	ldr	r3, [r7, #0]
 800e782:	785b      	ldrb	r3, [r3, #1]
 800e784:	2b01      	cmp	r3, #1
 800e786:	d114      	bne.n	800e7b2 <USB_EPStartXfer+0x618>
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e78e:	b29b      	uxth	r3, r3
 800e790:	461a      	mov	r2, r3
 800e792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e794:	4413      	add	r3, r2
 800e796:	643b      	str	r3, [r7, #64]	@ 0x40
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	781b      	ldrb	r3, [r3, #0]
 800e79c:	00da      	lsls	r2, r3, #3
 800e79e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e7a0:	4413      	add	r3, r2
 800e7a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e7a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e7a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7ac:	b29a      	uxth	r2, r3
 800e7ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7b0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	895b      	ldrh	r3, [r3, #10]
 800e7b6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	6959      	ldr	r1, [r3, #20]
 800e7be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7c2:	b29b      	uxth	r3, r3
 800e7c4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e7c8:	6878      	ldr	r0, [r7, #4]
 800e7ca:	f000 fbeb 	bl	800efa4 <USB_WritePMA>
 800e7ce:	e193      	b.n	800eaf8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800e7d0:	683b      	ldr	r3, [r7, #0]
 800e7d2:	6a1b      	ldr	r3, [r3, #32]
 800e7d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e7d8:	687a      	ldr	r2, [r7, #4]
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	781b      	ldrb	r3, [r3, #0]
 800e7de:	009b      	lsls	r3, r3, #2
 800e7e0:	4413      	add	r3, r2
 800e7e2:	881b      	ldrh	r3, [r3, #0]
 800e7e4:	b29b      	uxth	r3, r3
 800e7e6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e7ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7ee:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e7f2:	687a      	ldr	r2, [r7, #4]
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	781b      	ldrb	r3, [r3, #0]
 800e7f8:	009b      	lsls	r3, r3, #2
 800e7fa:	441a      	add	r2, r3
 800e7fc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e800:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e804:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e808:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e80c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e810:	b29b      	uxth	r3, r3
 800e812:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e81e:	b29b      	uxth	r3, r3
 800e820:	461a      	mov	r2, r3
 800e822:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e824:	4413      	add	r3, r2
 800e826:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e828:	683b      	ldr	r3, [r7, #0]
 800e82a:	781b      	ldrb	r3, [r3, #0]
 800e82c:	00da      	lsls	r2, r3, #3
 800e82e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e830:	4413      	add	r3, r2
 800e832:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e836:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e83c:	b29a      	uxth	r2, r3
 800e83e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e840:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e842:	683b      	ldr	r3, [r7, #0]
 800e844:	891b      	ldrh	r3, [r3, #8]
 800e846:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	6959      	ldr	r1, [r3, #20]
 800e84e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e852:	b29b      	uxth	r3, r3
 800e854:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e858:	6878      	ldr	r0, [r7, #4]
 800e85a:	f000 fba3 	bl	800efa4 <USB_WritePMA>
 800e85e:	e14b      	b.n	800eaf8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	6a1a      	ldr	r2, [r3, #32]
 800e864:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e868:	1ad2      	subs	r2, r2, r3
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e86e:	687a      	ldr	r2, [r7, #4]
 800e870:	683b      	ldr	r3, [r7, #0]
 800e872:	781b      	ldrb	r3, [r3, #0]
 800e874:	009b      	lsls	r3, r3, #2
 800e876:	4413      	add	r3, r2
 800e878:	881b      	ldrh	r3, [r3, #0]
 800e87a:	b29b      	uxth	r3, r3
 800e87c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e880:	2b00      	cmp	r3, #0
 800e882:	f000 809a 	beq.w	800e9ba <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	673b      	str	r3, [r7, #112]	@ 0x70
 800e88a:	683b      	ldr	r3, [r7, #0]
 800e88c:	785b      	ldrb	r3, [r3, #1]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d16b      	bne.n	800e96a <USB_EPStartXfer+0x7d0>
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e89c:	b29b      	uxth	r3, r3
 800e89e:	461a      	mov	r2, r3
 800e8a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e8a2:	4413      	add	r3, r2
 800e8a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	781b      	ldrb	r3, [r3, #0]
 800e8aa:	00da      	lsls	r2, r3, #3
 800e8ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e8ae:	4413      	add	r3, r2
 800e8b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e8b4:	667b      	str	r3, [r7, #100]	@ 0x64
 800e8b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e8b8:	881b      	ldrh	r3, [r3, #0]
 800e8ba:	b29b      	uxth	r3, r3
 800e8bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e8c0:	b29a      	uxth	r2, r3
 800e8c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e8c4:	801a      	strh	r2, [r3, #0]
 800e8c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d10a      	bne.n	800e8e4 <USB_EPStartXfer+0x74a>
 800e8ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e8d0:	881b      	ldrh	r3, [r3, #0]
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e8d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e8dc:	b29a      	uxth	r2, r3
 800e8de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e8e0:	801a      	strh	r2, [r3, #0]
 800e8e2:	e05b      	b.n	800e99c <USB_EPStartXfer+0x802>
 800e8e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8e8:	2b3e      	cmp	r3, #62	@ 0x3e
 800e8ea:	d81c      	bhi.n	800e926 <USB_EPStartXfer+0x78c>
 800e8ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8f0:	085b      	lsrs	r3, r3, #1
 800e8f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e8f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8fa:	f003 0301 	and.w	r3, r3, #1
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d004      	beq.n	800e90c <USB_EPStartXfer+0x772>
 800e902:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e906:	3301      	adds	r3, #1
 800e908:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e90c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e90e:	881b      	ldrh	r3, [r3, #0]
 800e910:	b29a      	uxth	r2, r3
 800e912:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e916:	b29b      	uxth	r3, r3
 800e918:	029b      	lsls	r3, r3, #10
 800e91a:	b29b      	uxth	r3, r3
 800e91c:	4313      	orrs	r3, r2
 800e91e:	b29a      	uxth	r2, r3
 800e920:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e922:	801a      	strh	r2, [r3, #0]
 800e924:	e03a      	b.n	800e99c <USB_EPStartXfer+0x802>
 800e926:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e92a:	095b      	lsrs	r3, r3, #5
 800e92c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e930:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e934:	f003 031f 	and.w	r3, r3, #31
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d104      	bne.n	800e946 <USB_EPStartXfer+0x7ac>
 800e93c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e940:	3b01      	subs	r3, #1
 800e942:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e946:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e948:	881b      	ldrh	r3, [r3, #0]
 800e94a:	b29a      	uxth	r2, r3
 800e94c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e950:	b29b      	uxth	r3, r3
 800e952:	029b      	lsls	r3, r3, #10
 800e954:	b29b      	uxth	r3, r3
 800e956:	4313      	orrs	r3, r2
 800e958:	b29b      	uxth	r3, r3
 800e95a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e95e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e962:	b29a      	uxth	r2, r3
 800e964:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e966:	801a      	strh	r2, [r3, #0]
 800e968:	e018      	b.n	800e99c <USB_EPStartXfer+0x802>
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	785b      	ldrb	r3, [r3, #1]
 800e96e:	2b01      	cmp	r3, #1
 800e970:	d114      	bne.n	800e99c <USB_EPStartXfer+0x802>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e978:	b29b      	uxth	r3, r3
 800e97a:	461a      	mov	r2, r3
 800e97c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e97e:	4413      	add	r3, r2
 800e980:	673b      	str	r3, [r7, #112]	@ 0x70
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	781b      	ldrb	r3, [r3, #0]
 800e986:	00da      	lsls	r2, r3, #3
 800e988:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e98a:	4413      	add	r3, r2
 800e98c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e990:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e992:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e996:	b29a      	uxth	r2, r3
 800e998:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e99a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	895b      	ldrh	r3, [r3, #10]
 800e9a0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e9a4:	683b      	ldr	r3, [r7, #0]
 800e9a6:	6959      	ldr	r1, [r3, #20]
 800e9a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9ac:	b29b      	uxth	r3, r3
 800e9ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e9b2:	6878      	ldr	r0, [r7, #4]
 800e9b4:	f000 faf6 	bl	800efa4 <USB_WritePMA>
 800e9b8:	e09e      	b.n	800eaf8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	785b      	ldrb	r3, [r3, #1]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d16b      	bne.n	800ea9a <USB_EPStartXfer+0x900>
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e9cc:	b29b      	uxth	r3, r3
 800e9ce:	461a      	mov	r2, r3
 800e9d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e9d2:	4413      	add	r3, r2
 800e9d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	781b      	ldrb	r3, [r3, #0]
 800e9da:	00da      	lsls	r2, r3, #3
 800e9dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e9de:	4413      	add	r3, r2
 800e9e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e9e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e9e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e9e8:	881b      	ldrh	r3, [r3, #0]
 800e9ea:	b29b      	uxth	r3, r3
 800e9ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e9f0:	b29a      	uxth	r2, r3
 800e9f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e9f4:	801a      	strh	r2, [r3, #0]
 800e9f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d10a      	bne.n	800ea14 <USB_EPStartXfer+0x87a>
 800e9fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea00:	881b      	ldrh	r3, [r3, #0]
 800ea02:	b29b      	uxth	r3, r3
 800ea04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ea08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ea0c:	b29a      	uxth	r2, r3
 800ea0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea10:	801a      	strh	r2, [r3, #0]
 800ea12:	e063      	b.n	800eadc <USB_EPStartXfer+0x942>
 800ea14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea18:	2b3e      	cmp	r3, #62	@ 0x3e
 800ea1a:	d81c      	bhi.n	800ea56 <USB_EPStartXfer+0x8bc>
 800ea1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea20:	085b      	lsrs	r3, r3, #1
 800ea22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ea26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea2a:	f003 0301 	and.w	r3, r3, #1
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d004      	beq.n	800ea3c <USB_EPStartXfer+0x8a2>
 800ea32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ea36:	3301      	adds	r3, #1
 800ea38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ea3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea3e:	881b      	ldrh	r3, [r3, #0]
 800ea40:	b29a      	uxth	r2, r3
 800ea42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ea46:	b29b      	uxth	r3, r3
 800ea48:	029b      	lsls	r3, r3, #10
 800ea4a:	b29b      	uxth	r3, r3
 800ea4c:	4313      	orrs	r3, r2
 800ea4e:	b29a      	uxth	r2, r3
 800ea50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea52:	801a      	strh	r2, [r3, #0]
 800ea54:	e042      	b.n	800eadc <USB_EPStartXfer+0x942>
 800ea56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea5a:	095b      	lsrs	r3, r3, #5
 800ea5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ea60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea64:	f003 031f 	and.w	r3, r3, #31
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d104      	bne.n	800ea76 <USB_EPStartXfer+0x8dc>
 800ea6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ea70:	3b01      	subs	r3, #1
 800ea72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ea76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea78:	881b      	ldrh	r3, [r3, #0]
 800ea7a:	b29a      	uxth	r2, r3
 800ea7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ea80:	b29b      	uxth	r3, r3
 800ea82:	029b      	lsls	r3, r3, #10
 800ea84:	b29b      	uxth	r3, r3
 800ea86:	4313      	orrs	r3, r2
 800ea88:	b29b      	uxth	r3, r3
 800ea8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ea8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ea92:	b29a      	uxth	r2, r3
 800ea94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ea96:	801a      	strh	r2, [r3, #0]
 800ea98:	e020      	b.n	800eadc <USB_EPStartXfer+0x942>
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	785b      	ldrb	r3, [r3, #1]
 800ea9e:	2b01      	cmp	r3, #1
 800eaa0:	d11c      	bne.n	800eadc <USB_EPStartXfer+0x942>
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eaae:	b29b      	uxth	r3, r3
 800eab0:	461a      	mov	r2, r3
 800eab2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800eab6:	4413      	add	r3, r2
 800eab8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	781b      	ldrb	r3, [r3, #0]
 800eac0:	00da      	lsls	r2, r3, #3
 800eac2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800eac6:	4413      	add	r3, r2
 800eac8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eacc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ead0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ead4:	b29a      	uxth	r2, r3
 800ead6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eada:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800eadc:	683b      	ldr	r3, [r7, #0]
 800eade:	891b      	ldrh	r3, [r3, #8]
 800eae0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	6959      	ldr	r1, [r3, #20]
 800eae8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eaec:	b29b      	uxth	r3, r3
 800eaee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800eaf2:	6878      	ldr	r0, [r7, #4]
 800eaf4:	f000 fa56 	bl	800efa4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800eaf8:	687a      	ldr	r2, [r7, #4]
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	781b      	ldrb	r3, [r3, #0]
 800eafe:	009b      	lsls	r3, r3, #2
 800eb00:	4413      	add	r3, r2
 800eb02:	881b      	ldrh	r3, [r3, #0]
 800eb04:	b29b      	uxth	r3, r3
 800eb06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eb0e:	817b      	strh	r3, [r7, #10]
 800eb10:	897b      	ldrh	r3, [r7, #10]
 800eb12:	f083 0310 	eor.w	r3, r3, #16
 800eb16:	817b      	strh	r3, [r7, #10]
 800eb18:	897b      	ldrh	r3, [r7, #10]
 800eb1a:	f083 0320 	eor.w	r3, r3, #32
 800eb1e:	817b      	strh	r3, [r7, #10]
 800eb20:	687a      	ldr	r2, [r7, #4]
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	781b      	ldrb	r3, [r3, #0]
 800eb26:	009b      	lsls	r3, r3, #2
 800eb28:	441a      	add	r2, r3
 800eb2a:	897b      	ldrh	r3, [r7, #10]
 800eb2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb3c:	b29b      	uxth	r3, r3
 800eb3e:	8013      	strh	r3, [r2, #0]
 800eb40:	e0d5      	b.n	800ecee <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	7b1b      	ldrb	r3, [r3, #12]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d156      	bne.n	800ebf8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	699b      	ldr	r3, [r3, #24]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d122      	bne.n	800eb98 <USB_EPStartXfer+0x9fe>
 800eb52:	683b      	ldr	r3, [r7, #0]
 800eb54:	78db      	ldrb	r3, [r3, #3]
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d11e      	bne.n	800eb98 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800eb5a:	687a      	ldr	r2, [r7, #4]
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	781b      	ldrb	r3, [r3, #0]
 800eb60:	009b      	lsls	r3, r3, #2
 800eb62:	4413      	add	r3, r2
 800eb64:	881b      	ldrh	r3, [r3, #0]
 800eb66:	b29b      	uxth	r3, r3
 800eb68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb70:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800eb74:	687a      	ldr	r2, [r7, #4]
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	009b      	lsls	r3, r3, #2
 800eb7c:	441a      	add	r2, r3
 800eb7e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800eb82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb8a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800eb8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb92:	b29b      	uxth	r3, r3
 800eb94:	8013      	strh	r3, [r2, #0]
 800eb96:	e01d      	b.n	800ebd4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800eb98:	687a      	ldr	r2, [r7, #4]
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	781b      	ldrb	r3, [r3, #0]
 800eb9e:	009b      	lsls	r3, r3, #2
 800eba0:	4413      	add	r3, r2
 800eba2:	881b      	ldrh	r3, [r3, #0]
 800eba4:	b29b      	uxth	r3, r3
 800eba6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ebaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebae:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800ebb2:	687a      	ldr	r2, [r7, #4]
 800ebb4:	683b      	ldr	r3, [r7, #0]
 800ebb6:	781b      	ldrb	r3, [r3, #0]
 800ebb8:	009b      	lsls	r3, r3, #2
 800ebba:	441a      	add	r2, r3
 800ebbc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800ebc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebd0:	b29b      	uxth	r3, r3
 800ebd2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800ebd4:	683b      	ldr	r3, [r7, #0]
 800ebd6:	699a      	ldr	r2, [r3, #24]
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	691b      	ldr	r3, [r3, #16]
 800ebdc:	429a      	cmp	r2, r3
 800ebde:	d907      	bls.n	800ebf0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	699a      	ldr	r2, [r3, #24]
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	691b      	ldr	r3, [r3, #16]
 800ebe8:	1ad2      	subs	r2, r2, r3
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	619a      	str	r2, [r3, #24]
 800ebee:	e054      	b.n	800ec9a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	619a      	str	r2, [r3, #24]
 800ebf6:	e050      	b.n	800ec9a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	78db      	ldrb	r3, [r3, #3]
 800ebfc:	2b02      	cmp	r3, #2
 800ebfe:	d142      	bne.n	800ec86 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	69db      	ldr	r3, [r3, #28]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d048      	beq.n	800ec9a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800ec08:	687a      	ldr	r2, [r7, #4]
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	781b      	ldrb	r3, [r3, #0]
 800ec0e:	009b      	lsls	r3, r3, #2
 800ec10:	4413      	add	r3, r2
 800ec12:	881b      	ldrh	r3, [r3, #0]
 800ec14:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ec18:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ec1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d005      	beq.n	800ec30 <USB_EPStartXfer+0xa96>
 800ec24:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ec28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d10b      	bne.n	800ec48 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ec30:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ec34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d12e      	bne.n	800ec9a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ec3c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ec40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d128      	bne.n	800ec9a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ec48:	687a      	ldr	r2, [r7, #4]
 800ec4a:	683b      	ldr	r3, [r7, #0]
 800ec4c:	781b      	ldrb	r3, [r3, #0]
 800ec4e:	009b      	lsls	r3, r3, #2
 800ec50:	4413      	add	r3, r2
 800ec52:	881b      	ldrh	r3, [r3, #0]
 800ec54:	b29b      	uxth	r3, r3
 800ec56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec5e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800ec62:	687a      	ldr	r2, [r7, #4]
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	781b      	ldrb	r3, [r3, #0]
 800ec68:	009b      	lsls	r3, r3, #2
 800ec6a:	441a      	add	r2, r3
 800ec6c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800ec70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec7c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ec80:	b29b      	uxth	r3, r3
 800ec82:	8013      	strh	r3, [r2, #0]
 800ec84:	e009      	b.n	800ec9a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	78db      	ldrb	r3, [r3, #3]
 800ec8a:	2b01      	cmp	r3, #1
 800ec8c:	d103      	bne.n	800ec96 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	2200      	movs	r2, #0
 800ec92:	619a      	str	r2, [r3, #24]
 800ec94:	e001      	b.n	800ec9a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800ec96:	2301      	movs	r3, #1
 800ec98:	e02a      	b.n	800ecf0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ec9a:	687a      	ldr	r2, [r7, #4]
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	781b      	ldrb	r3, [r3, #0]
 800eca0:	009b      	lsls	r3, r3, #2
 800eca2:	4413      	add	r3, r2
 800eca4:	881b      	ldrh	r3, [r3, #0]
 800eca6:	b29b      	uxth	r3, r3
 800eca8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ecac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ecb0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800ecb4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ecb8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ecbc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800ecc0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ecc4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ecc8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800eccc:	687a      	ldr	r2, [r7, #4]
 800ecce:	683b      	ldr	r3, [r7, #0]
 800ecd0:	781b      	ldrb	r3, [r3, #0]
 800ecd2:	009b      	lsls	r3, r3, #2
 800ecd4:	441a      	add	r2, r3
 800ecd6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ecda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ece2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ece6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecea:	b29b      	uxth	r3, r3
 800ecec:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ecee:	2300      	movs	r3, #0
}
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	37b0      	adds	r7, #176	@ 0xb0
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	bd80      	pop	{r7, pc}

0800ecf8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ecf8:	b480      	push	{r7}
 800ecfa:	b085      	sub	sp, #20
 800ecfc:	af00      	add	r7, sp, #0
 800ecfe:	6078      	str	r0, [r7, #4]
 800ed00:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800ed02:	683b      	ldr	r3, [r7, #0]
 800ed04:	785b      	ldrb	r3, [r3, #1]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d020      	beq.n	800ed4c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800ed0a:	687a      	ldr	r2, [r7, #4]
 800ed0c:	683b      	ldr	r3, [r7, #0]
 800ed0e:	781b      	ldrb	r3, [r3, #0]
 800ed10:	009b      	lsls	r3, r3, #2
 800ed12:	4413      	add	r3, r2
 800ed14:	881b      	ldrh	r3, [r3, #0]
 800ed16:	b29b      	uxth	r3, r3
 800ed18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ed20:	81bb      	strh	r3, [r7, #12]
 800ed22:	89bb      	ldrh	r3, [r7, #12]
 800ed24:	f083 0310 	eor.w	r3, r3, #16
 800ed28:	81bb      	strh	r3, [r7, #12]
 800ed2a:	687a      	ldr	r2, [r7, #4]
 800ed2c:	683b      	ldr	r3, [r7, #0]
 800ed2e:	781b      	ldrb	r3, [r3, #0]
 800ed30:	009b      	lsls	r3, r3, #2
 800ed32:	441a      	add	r2, r3
 800ed34:	89bb      	ldrh	r3, [r7, #12]
 800ed36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed46:	b29b      	uxth	r3, r3
 800ed48:	8013      	strh	r3, [r2, #0]
 800ed4a:	e01f      	b.n	800ed8c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800ed4c:	687a      	ldr	r2, [r7, #4]
 800ed4e:	683b      	ldr	r3, [r7, #0]
 800ed50:	781b      	ldrb	r3, [r3, #0]
 800ed52:	009b      	lsls	r3, r3, #2
 800ed54:	4413      	add	r3, r2
 800ed56:	881b      	ldrh	r3, [r3, #0]
 800ed58:	b29b      	uxth	r3, r3
 800ed5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ed5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed62:	81fb      	strh	r3, [r7, #14]
 800ed64:	89fb      	ldrh	r3, [r7, #14]
 800ed66:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ed6a:	81fb      	strh	r3, [r7, #14]
 800ed6c:	687a      	ldr	r2, [r7, #4]
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	781b      	ldrb	r3, [r3, #0]
 800ed72:	009b      	lsls	r3, r3, #2
 800ed74:	441a      	add	r2, r3
 800ed76:	89fb      	ldrh	r3, [r7, #14]
 800ed78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed88:	b29b      	uxth	r3, r3
 800ed8a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ed8c:	2300      	movs	r3, #0
}
 800ed8e:	4618      	mov	r0, r3
 800ed90:	3714      	adds	r7, #20
 800ed92:	46bd      	mov	sp, r7
 800ed94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed98:	4770      	bx	lr

0800ed9a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ed9a:	b480      	push	{r7}
 800ed9c:	b087      	sub	sp, #28
 800ed9e:	af00      	add	r7, sp, #0
 800eda0:	6078      	str	r0, [r7, #4]
 800eda2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800eda4:	683b      	ldr	r3, [r7, #0]
 800eda6:	785b      	ldrb	r3, [r3, #1]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d04c      	beq.n	800ee46 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800edac:	687a      	ldr	r2, [r7, #4]
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	781b      	ldrb	r3, [r3, #0]
 800edb2:	009b      	lsls	r3, r3, #2
 800edb4:	4413      	add	r3, r2
 800edb6:	881b      	ldrh	r3, [r3, #0]
 800edb8:	823b      	strh	r3, [r7, #16]
 800edba:	8a3b      	ldrh	r3, [r7, #16]
 800edbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d01b      	beq.n	800edfc <USB_EPClearStall+0x62>
 800edc4:	687a      	ldr	r2, [r7, #4]
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	781b      	ldrb	r3, [r3, #0]
 800edca:	009b      	lsls	r3, r3, #2
 800edcc:	4413      	add	r3, r2
 800edce:	881b      	ldrh	r3, [r3, #0]
 800edd0:	b29b      	uxth	r3, r3
 800edd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800edd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800edda:	81fb      	strh	r3, [r7, #14]
 800eddc:	687a      	ldr	r2, [r7, #4]
 800edde:	683b      	ldr	r3, [r7, #0]
 800ede0:	781b      	ldrb	r3, [r3, #0]
 800ede2:	009b      	lsls	r3, r3, #2
 800ede4:	441a      	add	r2, r3
 800ede6:	89fb      	ldrh	r3, [r7, #14]
 800ede8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800edec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800edf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800edf4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800edf8:	b29b      	uxth	r3, r3
 800edfa:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	78db      	ldrb	r3, [r3, #3]
 800ee00:	2b01      	cmp	r3, #1
 800ee02:	d06c      	beq.n	800eede <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ee04:	687a      	ldr	r2, [r7, #4]
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	781b      	ldrb	r3, [r3, #0]
 800ee0a:	009b      	lsls	r3, r3, #2
 800ee0c:	4413      	add	r3, r2
 800ee0e:	881b      	ldrh	r3, [r3, #0]
 800ee10:	b29b      	uxth	r3, r3
 800ee12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ee16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ee1a:	81bb      	strh	r3, [r7, #12]
 800ee1c:	89bb      	ldrh	r3, [r7, #12]
 800ee1e:	f083 0320 	eor.w	r3, r3, #32
 800ee22:	81bb      	strh	r3, [r7, #12]
 800ee24:	687a      	ldr	r2, [r7, #4]
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	781b      	ldrb	r3, [r3, #0]
 800ee2a:	009b      	lsls	r3, r3, #2
 800ee2c:	441a      	add	r2, r3
 800ee2e:	89bb      	ldrh	r3, [r7, #12]
 800ee30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ee3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee40:	b29b      	uxth	r3, r3
 800ee42:	8013      	strh	r3, [r2, #0]
 800ee44:	e04b      	b.n	800eede <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ee46:	687a      	ldr	r2, [r7, #4]
 800ee48:	683b      	ldr	r3, [r7, #0]
 800ee4a:	781b      	ldrb	r3, [r3, #0]
 800ee4c:	009b      	lsls	r3, r3, #2
 800ee4e:	4413      	add	r3, r2
 800ee50:	881b      	ldrh	r3, [r3, #0]
 800ee52:	82fb      	strh	r3, [r7, #22]
 800ee54:	8afb      	ldrh	r3, [r7, #22]
 800ee56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d01b      	beq.n	800ee96 <USB_EPClearStall+0xfc>
 800ee5e:	687a      	ldr	r2, [r7, #4]
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	781b      	ldrb	r3, [r3, #0]
 800ee64:	009b      	lsls	r3, r3, #2
 800ee66:	4413      	add	r3, r2
 800ee68:	881b      	ldrh	r3, [r3, #0]
 800ee6a:	b29b      	uxth	r3, r3
 800ee6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ee70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee74:	82bb      	strh	r3, [r7, #20]
 800ee76:	687a      	ldr	r2, [r7, #4]
 800ee78:	683b      	ldr	r3, [r7, #0]
 800ee7a:	781b      	ldrb	r3, [r3, #0]
 800ee7c:	009b      	lsls	r3, r3, #2
 800ee7e:	441a      	add	r2, r3
 800ee80:	8abb      	ldrh	r3, [r7, #20]
 800ee82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ee8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee92:	b29b      	uxth	r3, r3
 800ee94:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ee96:	687a      	ldr	r2, [r7, #4]
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	781b      	ldrb	r3, [r3, #0]
 800ee9c:	009b      	lsls	r3, r3, #2
 800ee9e:	4413      	add	r3, r2
 800eea0:	881b      	ldrh	r3, [r3, #0]
 800eea2:	b29b      	uxth	r3, r3
 800eea4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eea8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eeac:	827b      	strh	r3, [r7, #18]
 800eeae:	8a7b      	ldrh	r3, [r7, #18]
 800eeb0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800eeb4:	827b      	strh	r3, [r7, #18]
 800eeb6:	8a7b      	ldrh	r3, [r7, #18]
 800eeb8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800eebc:	827b      	strh	r3, [r7, #18]
 800eebe:	687a      	ldr	r2, [r7, #4]
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	781b      	ldrb	r3, [r3, #0]
 800eec4:	009b      	lsls	r3, r3, #2
 800eec6:	441a      	add	r2, r3
 800eec8:	8a7b      	ldrh	r3, [r7, #18]
 800eeca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eece:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eed2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eeda:	b29b      	uxth	r3, r3
 800eedc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800eede:	2300      	movs	r3, #0
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	371c      	adds	r7, #28
 800eee4:	46bd      	mov	sp, r7
 800eee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeea:	4770      	bx	lr

0800eeec <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800eeec:	b480      	push	{r7}
 800eeee:	b083      	sub	sp, #12
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
 800eef4:	460b      	mov	r3, r1
 800eef6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800eef8:	78fb      	ldrb	r3, [r7, #3]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d103      	bne.n	800ef06 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	2280      	movs	r2, #128	@ 0x80
 800ef02:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800ef06:	2300      	movs	r3, #0
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	370c      	adds	r7, #12
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr

0800ef14 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b083      	sub	sp, #12
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ef22:	b29b      	uxth	r3, r3
 800ef24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef2c:	b29a      	uxth	r2, r3
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800ef34:	2300      	movs	r3, #0
}
 800ef36:	4618      	mov	r0, r3
 800ef38:	370c      	adds	r7, #12
 800ef3a:	46bd      	mov	sp, r7
 800ef3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef40:	4770      	bx	lr

0800ef42 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800ef42:	b480      	push	{r7}
 800ef44:	b083      	sub	sp, #12
 800ef46:	af00      	add	r7, sp, #0
 800ef48:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ef50:	b29b      	uxth	r3, r3
 800ef52:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800ef56:	b29a      	uxth	r2, r3
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800ef5e:	2300      	movs	r3, #0
}
 800ef60:	4618      	mov	r0, r3
 800ef62:	370c      	adds	r7, #12
 800ef64:	46bd      	mov	sp, r7
 800ef66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef6a:	4770      	bx	lr

0800ef6c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800ef6c:	b480      	push	{r7}
 800ef6e:	b085      	sub	sp, #20
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ef7a:	b29b      	uxth	r3, r3
 800ef7c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ef7e:	68fb      	ldr	r3, [r7, #12]
}
 800ef80:	4618      	mov	r0, r3
 800ef82:	3714      	adds	r7, #20
 800ef84:	46bd      	mov	sp, r7
 800ef86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8a:	4770      	bx	lr

0800ef8c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800ef8c:	b480      	push	{r7}
 800ef8e:	b083      	sub	sp, #12
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]
 800ef94:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800ef96:	2300      	movs	r3, #0
}
 800ef98:	4618      	mov	r0, r3
 800ef9a:	370c      	adds	r7, #12
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa2:	4770      	bx	lr

0800efa4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800efa4:	b480      	push	{r7}
 800efa6:	b08b      	sub	sp, #44	@ 0x2c
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	60f8      	str	r0, [r7, #12]
 800efac:	60b9      	str	r1, [r7, #8]
 800efae:	4611      	mov	r1, r2
 800efb0:	461a      	mov	r2, r3
 800efb2:	460b      	mov	r3, r1
 800efb4:	80fb      	strh	r3, [r7, #6]
 800efb6:	4613      	mov	r3, r2
 800efb8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800efba:	88bb      	ldrh	r3, [r7, #4]
 800efbc:	3301      	adds	r3, #1
 800efbe:	085b      	lsrs	r3, r3, #1
 800efc0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800efc6:	68bb      	ldr	r3, [r7, #8]
 800efc8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800efca:	88fa      	ldrh	r2, [r7, #6]
 800efcc:	697b      	ldr	r3, [r7, #20]
 800efce:	4413      	add	r3, r2
 800efd0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800efd4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800efd6:	69bb      	ldr	r3, [r7, #24]
 800efd8:	627b      	str	r3, [r7, #36]	@ 0x24
 800efda:	e01c      	b.n	800f016 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800efdc:	69fb      	ldr	r3, [r7, #28]
 800efde:	781b      	ldrb	r3, [r3, #0]
 800efe0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800efe2:	69fb      	ldr	r3, [r7, #28]
 800efe4:	3301      	adds	r3, #1
 800efe6:	781b      	ldrb	r3, [r3, #0]
 800efe8:	b21b      	sxth	r3, r3
 800efea:	021b      	lsls	r3, r3, #8
 800efec:	b21a      	sxth	r2, r3
 800efee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800eff2:	4313      	orrs	r3, r2
 800eff4:	b21b      	sxth	r3, r3
 800eff6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800eff8:	6a3b      	ldr	r3, [r7, #32]
 800effa:	8a7a      	ldrh	r2, [r7, #18]
 800effc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800effe:	6a3b      	ldr	r3, [r7, #32]
 800f000:	3302      	adds	r3, #2
 800f002:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800f004:	69fb      	ldr	r3, [r7, #28]
 800f006:	3301      	adds	r3, #1
 800f008:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800f00a:	69fb      	ldr	r3, [r7, #28]
 800f00c:	3301      	adds	r3, #1
 800f00e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800f010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f012:	3b01      	subs	r3, #1
 800f014:	627b      	str	r3, [r7, #36]	@ 0x24
 800f016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d1df      	bne.n	800efdc <USB_WritePMA+0x38>
  }
}
 800f01c:	bf00      	nop
 800f01e:	bf00      	nop
 800f020:	372c      	adds	r7, #44	@ 0x2c
 800f022:	46bd      	mov	sp, r7
 800f024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f028:	4770      	bx	lr

0800f02a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f02a:	b480      	push	{r7}
 800f02c:	b08b      	sub	sp, #44	@ 0x2c
 800f02e:	af00      	add	r7, sp, #0
 800f030:	60f8      	str	r0, [r7, #12]
 800f032:	60b9      	str	r1, [r7, #8]
 800f034:	4611      	mov	r1, r2
 800f036:	461a      	mov	r2, r3
 800f038:	460b      	mov	r3, r1
 800f03a:	80fb      	strh	r3, [r7, #6]
 800f03c:	4613      	mov	r3, r2
 800f03e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800f040:	88bb      	ldrh	r3, [r7, #4]
 800f042:	085b      	lsrs	r3, r3, #1
 800f044:	b29b      	uxth	r3, r3
 800f046:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800f050:	88fa      	ldrh	r2, [r7, #6]
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	4413      	add	r3, r2
 800f056:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f05a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800f05c:	69bb      	ldr	r3, [r7, #24]
 800f05e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f060:	e018      	b.n	800f094 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800f062:	6a3b      	ldr	r3, [r7, #32]
 800f064:	881b      	ldrh	r3, [r3, #0]
 800f066:	b29b      	uxth	r3, r3
 800f068:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800f06a:	6a3b      	ldr	r3, [r7, #32]
 800f06c:	3302      	adds	r3, #2
 800f06e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800f070:	693b      	ldr	r3, [r7, #16]
 800f072:	b2da      	uxtb	r2, r3
 800f074:	69fb      	ldr	r3, [r7, #28]
 800f076:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800f078:	69fb      	ldr	r3, [r7, #28]
 800f07a:	3301      	adds	r3, #1
 800f07c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800f07e:	693b      	ldr	r3, [r7, #16]
 800f080:	0a1b      	lsrs	r3, r3, #8
 800f082:	b2da      	uxtb	r2, r3
 800f084:	69fb      	ldr	r3, [r7, #28]
 800f086:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800f088:	69fb      	ldr	r3, [r7, #28]
 800f08a:	3301      	adds	r3, #1
 800f08c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800f08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f090:	3b01      	subs	r3, #1
 800f092:	627b      	str	r3, [r7, #36]	@ 0x24
 800f094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f096:	2b00      	cmp	r3, #0
 800f098:	d1e3      	bne.n	800f062 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800f09a:	88bb      	ldrh	r3, [r7, #4]
 800f09c:	f003 0301 	and.w	r3, r3, #1
 800f0a0:	b29b      	uxth	r3, r3
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d007      	beq.n	800f0b6 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800f0a6:	6a3b      	ldr	r3, [r7, #32]
 800f0a8:	881b      	ldrh	r3, [r3, #0]
 800f0aa:	b29b      	uxth	r3, r3
 800f0ac:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800f0ae:	693b      	ldr	r3, [r7, #16]
 800f0b0:	b2da      	uxtb	r2, r3
 800f0b2:	69fb      	ldr	r3, [r7, #28]
 800f0b4:	701a      	strb	r2, [r3, #0]
  }
}
 800f0b6:	bf00      	nop
 800f0b8:	372c      	adds	r7, #44	@ 0x2c
 800f0ba:	46bd      	mov	sp, r7
 800f0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c0:	4770      	bx	lr
	...

0800f0c4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f0c4:	b580      	push	{r7, lr}
 800f0c6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800f0c8:	4904      	ldr	r1, [pc, #16]	@ (800f0dc <MX_FATFS_Init+0x18>)
 800f0ca:	4805      	ldr	r0, [pc, #20]	@ (800f0e0 <MX_FATFS_Init+0x1c>)
 800f0cc:	f003 fb10 	bl	80126f0 <FATFS_LinkDriver>
 800f0d0:	4603      	mov	r3, r0
 800f0d2:	461a      	mov	r2, r3
 800f0d4:	4b03      	ldr	r3, [pc, #12]	@ (800f0e4 <MX_FATFS_Init+0x20>)
 800f0d6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f0d8:	bf00      	nop
 800f0da:	bd80      	pop	{r7, pc}
 800f0dc:	200010d4 	.word	0x200010d4
 800f0e0:	20000024 	.word	0x20000024
 800f0e4:	200010d0 	.word	0x200010d0

0800f0e8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800f0e8:	b480      	push	{r7}
 800f0ea:	b083      	sub	sp, #12
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800f0f2:	4b06      	ldr	r3, [pc, #24]	@ (800f10c <USER_initialize+0x24>)
 800f0f4:	2201      	movs	r2, #1
 800f0f6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800f0f8:	4b04      	ldr	r3, [pc, #16]	@ (800f10c <USER_initialize+0x24>)
 800f0fa:	781b      	ldrb	r3, [r3, #0]
 800f0fc:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800f0fe:	4618      	mov	r0, r3
 800f100:	370c      	adds	r7, #12
 800f102:	46bd      	mov	sp, r7
 800f104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f108:	4770      	bx	lr
 800f10a:	bf00      	nop
 800f10c:	20000021 	.word	0x20000021

0800f110 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800f110:	b480      	push	{r7}
 800f112:	b083      	sub	sp, #12
 800f114:	af00      	add	r7, sp, #0
 800f116:	4603      	mov	r3, r0
 800f118:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800f11a:	4b06      	ldr	r3, [pc, #24]	@ (800f134 <USER_status+0x24>)
 800f11c:	2201      	movs	r2, #1
 800f11e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800f120:	4b04      	ldr	r3, [pc, #16]	@ (800f134 <USER_status+0x24>)
 800f122:	781b      	ldrb	r3, [r3, #0]
 800f124:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800f126:	4618      	mov	r0, r3
 800f128:	370c      	adds	r7, #12
 800f12a:	46bd      	mov	sp, r7
 800f12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f130:	4770      	bx	lr
 800f132:	bf00      	nop
 800f134:	20000021 	.word	0x20000021

0800f138 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800f138:	b480      	push	{r7}
 800f13a:	b085      	sub	sp, #20
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	60b9      	str	r1, [r7, #8]
 800f140:	607a      	str	r2, [r7, #4]
 800f142:	603b      	str	r3, [r7, #0]
 800f144:	4603      	mov	r3, r0
 800f146:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800f148:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800f14a:	4618      	mov	r0, r3
 800f14c:	3714      	adds	r7, #20
 800f14e:	46bd      	mov	sp, r7
 800f150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f154:	4770      	bx	lr

0800f156 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800f156:	b480      	push	{r7}
 800f158:	b085      	sub	sp, #20
 800f15a:	af00      	add	r7, sp, #0
 800f15c:	60b9      	str	r1, [r7, #8]
 800f15e:	607a      	str	r2, [r7, #4]
 800f160:	603b      	str	r3, [r7, #0]
 800f162:	4603      	mov	r3, r0
 800f164:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800f166:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800f168:	4618      	mov	r0, r3
 800f16a:	3714      	adds	r7, #20
 800f16c:	46bd      	mov	sp, r7
 800f16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f172:	4770      	bx	lr

0800f174 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800f174:	b480      	push	{r7}
 800f176:	b085      	sub	sp, #20
 800f178:	af00      	add	r7, sp, #0
 800f17a:	4603      	mov	r3, r0
 800f17c:	603a      	str	r2, [r7, #0]
 800f17e:	71fb      	strb	r3, [r7, #7]
 800f180:	460b      	mov	r3, r1
 800f182:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800f184:	2301      	movs	r3, #1
 800f186:	73fb      	strb	r3, [r7, #15]
    return res;
 800f188:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	3714      	adds	r7, #20
 800f18e:	46bd      	mov	sp, r7
 800f190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f194:	4770      	bx	lr
	...

0800f198 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f198:	b580      	push	{r7, lr}
 800f19a:	b084      	sub	sp, #16
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
 800f1a0:	460b      	mov	r3, r1
 800f1a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800f1a4:	f44f 701d 	mov.w	r0, #628	@ 0x274
 800f1a8:	f005 fbd0 	bl	801494c <USBD_static_malloc>
 800f1ac:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d109      	bne.n	800f1c8 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	32b0      	adds	r2, #176	@ 0xb0
 800f1be:	2100      	movs	r1, #0
 800f1c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800f1c4:	2302      	movs	r3, #2
 800f1c6:	e06e      	b.n	800f2a6 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	32b0      	adds	r2, #176	@ 0xb0
 800f1d2:	68f9      	ldr	r1, [r7, #12]
 800f1d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	32b0      	adds	r2, #176	@ 0xb0
 800f1e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	7c1b      	ldrb	r3, [r3, #16]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d12b      	bne.n	800f24c <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800f1f4:	4b2e      	ldr	r3, [pc, #184]	@ (800f2b0 <USBD_MSC_Init+0x118>)
 800f1f6:	7819      	ldrb	r1, [r3, #0]
 800f1f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f1fc:	2202      	movs	r2, #2
 800f1fe:	6878      	ldr	r0, [r7, #4]
 800f200:	f005 f972 	bl	80144e8 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800f204:	4b2a      	ldr	r3, [pc, #168]	@ (800f2b0 <USBD_MSC_Init+0x118>)
 800f206:	781b      	ldrb	r3, [r3, #0]
 800f208:	f003 020f 	and.w	r2, r3, #15
 800f20c:	6879      	ldr	r1, [r7, #4]
 800f20e:	4613      	mov	r3, r2
 800f210:	009b      	lsls	r3, r3, #2
 800f212:	4413      	add	r3, r2
 800f214:	009b      	lsls	r3, r3, #2
 800f216:	440b      	add	r3, r1
 800f218:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f21c:	2201      	movs	r2, #1
 800f21e:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800f220:	4b24      	ldr	r3, [pc, #144]	@ (800f2b4 <USBD_MSC_Init+0x11c>)
 800f222:	7819      	ldrb	r1, [r3, #0]
 800f224:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f228:	2202      	movs	r2, #2
 800f22a:	6878      	ldr	r0, [r7, #4]
 800f22c:	f005 f95c 	bl	80144e8 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800f230:	4b20      	ldr	r3, [pc, #128]	@ (800f2b4 <USBD_MSC_Init+0x11c>)
 800f232:	781b      	ldrb	r3, [r3, #0]
 800f234:	f003 020f 	and.w	r2, r3, #15
 800f238:	6879      	ldr	r1, [r7, #4]
 800f23a:	4613      	mov	r3, r2
 800f23c:	009b      	lsls	r3, r3, #2
 800f23e:	4413      	add	r3, r2
 800f240:	009b      	lsls	r3, r3, #2
 800f242:	440b      	add	r3, r1
 800f244:	3324      	adds	r3, #36	@ 0x24
 800f246:	2201      	movs	r2, #1
 800f248:	801a      	strh	r2, [r3, #0]
 800f24a:	e028      	b.n	800f29e <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800f24c:	4b18      	ldr	r3, [pc, #96]	@ (800f2b0 <USBD_MSC_Init+0x118>)
 800f24e:	7819      	ldrb	r1, [r3, #0]
 800f250:	2340      	movs	r3, #64	@ 0x40
 800f252:	2202      	movs	r2, #2
 800f254:	6878      	ldr	r0, [r7, #4]
 800f256:	f005 f947 	bl	80144e8 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800f25a:	4b15      	ldr	r3, [pc, #84]	@ (800f2b0 <USBD_MSC_Init+0x118>)
 800f25c:	781b      	ldrb	r3, [r3, #0]
 800f25e:	f003 020f 	and.w	r2, r3, #15
 800f262:	6879      	ldr	r1, [r7, #4]
 800f264:	4613      	mov	r3, r2
 800f266:	009b      	lsls	r3, r3, #2
 800f268:	4413      	add	r3, r2
 800f26a:	009b      	lsls	r3, r3, #2
 800f26c:	440b      	add	r3, r1
 800f26e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f272:	2201      	movs	r2, #1
 800f274:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800f276:	4b0f      	ldr	r3, [pc, #60]	@ (800f2b4 <USBD_MSC_Init+0x11c>)
 800f278:	7819      	ldrb	r1, [r3, #0]
 800f27a:	2340      	movs	r3, #64	@ 0x40
 800f27c:	2202      	movs	r2, #2
 800f27e:	6878      	ldr	r0, [r7, #4]
 800f280:	f005 f932 	bl	80144e8 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800f284:	4b0b      	ldr	r3, [pc, #44]	@ (800f2b4 <USBD_MSC_Init+0x11c>)
 800f286:	781b      	ldrb	r3, [r3, #0]
 800f288:	f003 020f 	and.w	r2, r3, #15
 800f28c:	6879      	ldr	r1, [r7, #4]
 800f28e:	4613      	mov	r3, r2
 800f290:	009b      	lsls	r3, r3, #2
 800f292:	4413      	add	r3, r2
 800f294:	009b      	lsls	r3, r3, #2
 800f296:	440b      	add	r3, r1
 800f298:	3324      	adds	r3, #36	@ 0x24
 800f29a:	2201      	movs	r2, #1
 800f29c:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f000 fa2c 	bl	800f6fc <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800f2a4:	2300      	movs	r3, #0
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3710      	adds	r7, #16
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop
 800f2b0:	2000009b 	.word	0x2000009b
 800f2b4:	2000009a 	.word	0x2000009a

0800f2b8 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b082      	sub	sp, #8
 800f2bc:	af00      	add	r7, sp, #0
 800f2be:	6078      	str	r0, [r7, #4]
 800f2c0:	460b      	mov	r3, r1
 800f2c2:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800f2c4:	4b26      	ldr	r3, [pc, #152]	@ (800f360 <USBD_MSC_DeInit+0xa8>)
 800f2c6:	781b      	ldrb	r3, [r3, #0]
 800f2c8:	4619      	mov	r1, r3
 800f2ca:	6878      	ldr	r0, [r7, #4]
 800f2cc:	f005 f94a 	bl	8014564 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800f2d0:	4b23      	ldr	r3, [pc, #140]	@ (800f360 <USBD_MSC_DeInit+0xa8>)
 800f2d2:	781b      	ldrb	r3, [r3, #0]
 800f2d4:	f003 020f 	and.w	r2, r3, #15
 800f2d8:	6879      	ldr	r1, [r7, #4]
 800f2da:	4613      	mov	r3, r2
 800f2dc:	009b      	lsls	r3, r3, #2
 800f2de:	4413      	add	r3, r2
 800f2e0:	009b      	lsls	r3, r3, #2
 800f2e2:	440b      	add	r3, r1
 800f2e4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800f2ec:	4b1d      	ldr	r3, [pc, #116]	@ (800f364 <USBD_MSC_DeInit+0xac>)
 800f2ee:	781b      	ldrb	r3, [r3, #0]
 800f2f0:	4619      	mov	r1, r3
 800f2f2:	6878      	ldr	r0, [r7, #4]
 800f2f4:	f005 f936 	bl	8014564 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800f2f8:	4b1a      	ldr	r3, [pc, #104]	@ (800f364 <USBD_MSC_DeInit+0xac>)
 800f2fa:	781b      	ldrb	r3, [r3, #0]
 800f2fc:	f003 020f 	and.w	r2, r3, #15
 800f300:	6879      	ldr	r1, [r7, #4]
 800f302:	4613      	mov	r3, r2
 800f304:	009b      	lsls	r3, r3, #2
 800f306:	4413      	add	r3, r2
 800f308:	009b      	lsls	r3, r3, #2
 800f30a:	440b      	add	r3, r1
 800f30c:	3324      	adds	r3, #36	@ 0x24
 800f30e:	2200      	movs	r2, #0
 800f310:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	32b0      	adds	r2, #176	@ 0xb0
 800f31c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d018      	beq.n	800f356 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800f324:	6878      	ldr	r0, [r7, #4]
 800f326:	f000 fa67 	bl	800f7f8 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	32b0      	adds	r2, #176	@ 0xb0
 800f334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f338:	4618      	mov	r0, r3
 800f33a:	f005 fb15 	bl	8014968 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	32b0      	adds	r2, #176	@ 0xb0
 800f348:	2100      	movs	r1, #0
 800f34a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	2200      	movs	r2, #0
 800f352:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800f356:	2300      	movs	r3, #0
}
 800f358:	4618      	mov	r0, r3
 800f35a:	3708      	adds	r7, #8
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bd80      	pop	{r7, pc}
 800f360:	2000009b 	.word	0x2000009b
 800f364:	2000009a 	.word	0x2000009a

0800f368 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b086      	sub	sp, #24
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
 800f370:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	32b0      	adds	r2, #176	@ 0xb0
 800f37c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f380:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800f382:	2300      	movs	r3, #0
 800f384:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800f386:	2300      	movs	r3, #0
 800f388:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f38a:	693b      	ldr	r3, [r7, #16]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d101      	bne.n	800f394 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800f390:	2303      	movs	r3, #3
 800f392:	e0e1      	b.n	800f558 <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	781b      	ldrb	r3, [r3, #0]
 800f398:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d053      	beq.n	800f448 <USBD_MSC_Setup+0xe0>
 800f3a0:	2b20      	cmp	r3, #32
 800f3a2:	f040 80d1 	bne.w	800f548 <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800f3a6:	683b      	ldr	r3, [r7, #0]
 800f3a8:	785b      	ldrb	r3, [r3, #1]
 800f3aa:	2bfe      	cmp	r3, #254	@ 0xfe
 800f3ac:	d002      	beq.n	800f3b4 <USBD_MSC_Setup+0x4c>
 800f3ae:	2bff      	cmp	r3, #255	@ 0xff
 800f3b0:	d02a      	beq.n	800f408 <USBD_MSC_Setup+0xa0>
 800f3b2:	e041      	b.n	800f438 <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	885b      	ldrh	r3, [r3, #2]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d11e      	bne.n	800f3fa <USBD_MSC_Setup+0x92>
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	88db      	ldrh	r3, [r3, #6]
 800f3c0:	2b01      	cmp	r3, #1
 800f3c2:	d11a      	bne.n	800f3fa <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	781b      	ldrb	r3, [r3, #0]
 800f3c8:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	da15      	bge.n	800f3fa <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f3d4:	687a      	ldr	r2, [r7, #4]
 800f3d6:	33b0      	adds	r3, #176	@ 0xb0
 800f3d8:	009b      	lsls	r3, r3, #2
 800f3da:	4413      	add	r3, r2
 800f3dc:	685b      	ldr	r3, [r3, #4]
 800f3de:	699b      	ldr	r3, [r3, #24]
 800f3e0:	4798      	blx	r3
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	461a      	mov	r2, r3
 800f3e6:	693b      	ldr	r3, [r7, #16]
 800f3e8:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800f3ea:	693b      	ldr	r3, [r7, #16]
 800f3ec:	2201      	movs	r2, #1
 800f3ee:	4619      	mov	r1, r3
 800f3f0:	6878      	ldr	r0, [r7, #4]
 800f3f2:	f003 f8cd 	bl	8012590 <USBD_CtlSendData>
 800f3f6:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f3f8:	e025      	b.n	800f446 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800f3fa:	6839      	ldr	r1, [r7, #0]
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	f003 f84a 	bl	8012496 <USBD_CtlError>
            ret = USBD_FAIL;
 800f402:	2303      	movs	r3, #3
 800f404:	75fb      	strb	r3, [r7, #23]
          break;
 800f406:	e01e      	b.n	800f446 <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	885b      	ldrh	r3, [r3, #2]
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d10c      	bne.n	800f42a <USBD_MSC_Setup+0xc2>
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	88db      	ldrh	r3, [r3, #6]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d108      	bne.n	800f42a <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	781b      	ldrb	r3, [r3, #0]
 800f41c:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800f41e:	2b00      	cmp	r3, #0
 800f420:	db03      	blt.n	800f42a <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 800f422:	6878      	ldr	r0, [r7, #4]
 800f424:	f000 f9b4 	bl	800f790 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f428:	e00d      	b.n	800f446 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800f42a:	6839      	ldr	r1, [r7, #0]
 800f42c:	6878      	ldr	r0, [r7, #4]
 800f42e:	f003 f832 	bl	8012496 <USBD_CtlError>
            ret = USBD_FAIL;
 800f432:	2303      	movs	r3, #3
 800f434:	75fb      	strb	r3, [r7, #23]
          break;
 800f436:	e006      	b.n	800f446 <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 800f438:	6839      	ldr	r1, [r7, #0]
 800f43a:	6878      	ldr	r0, [r7, #4]
 800f43c:	f003 f82b 	bl	8012496 <USBD_CtlError>
          ret = USBD_FAIL;
 800f440:	2303      	movs	r3, #3
 800f442:	75fb      	strb	r3, [r7, #23]
          break;
 800f444:	bf00      	nop
      }
      break;
 800f446:	e086      	b.n	800f556 <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f448:	683b      	ldr	r3, [r7, #0]
 800f44a:	785b      	ldrb	r3, [r3, #1]
 800f44c:	2b0b      	cmp	r3, #11
 800f44e:	d872      	bhi.n	800f536 <USBD_MSC_Setup+0x1ce>
 800f450:	a201      	add	r2, pc, #4	@ (adr r2, 800f458 <USBD_MSC_Setup+0xf0>)
 800f452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f456:	bf00      	nop
 800f458:	0800f489 	.word	0x0800f489
 800f45c:	0800f505 	.word	0x0800f505
 800f460:	0800f537 	.word	0x0800f537
 800f464:	0800f537 	.word	0x0800f537
 800f468:	0800f537 	.word	0x0800f537
 800f46c:	0800f537 	.word	0x0800f537
 800f470:	0800f537 	.word	0x0800f537
 800f474:	0800f537 	.word	0x0800f537
 800f478:	0800f537 	.word	0x0800f537
 800f47c:	0800f537 	.word	0x0800f537
 800f480:	0800f4b3 	.word	0x0800f4b3
 800f484:	0800f4dd 	.word	0x0800f4dd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f48e:	b2db      	uxtb	r3, r3
 800f490:	2b03      	cmp	r3, #3
 800f492:	d107      	bne.n	800f4a4 <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f494:	f107 030e 	add.w	r3, r7, #14
 800f498:	2202      	movs	r2, #2
 800f49a:	4619      	mov	r1, r3
 800f49c:	6878      	ldr	r0, [r7, #4]
 800f49e:	f003 f877 	bl	8012590 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f4a2:	e050      	b.n	800f546 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800f4a4:	6839      	ldr	r1, [r7, #0]
 800f4a6:	6878      	ldr	r0, [r7, #4]
 800f4a8:	f002 fff5 	bl	8012496 <USBD_CtlError>
            ret = USBD_FAIL;
 800f4ac:	2303      	movs	r3, #3
 800f4ae:	75fb      	strb	r3, [r7, #23]
          break;
 800f4b0:	e049      	b.n	800f546 <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4b8:	b2db      	uxtb	r3, r3
 800f4ba:	2b03      	cmp	r3, #3
 800f4bc:	d107      	bne.n	800f4ce <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800f4be:	693b      	ldr	r3, [r7, #16]
 800f4c0:	3304      	adds	r3, #4
 800f4c2:	2201      	movs	r2, #1
 800f4c4:	4619      	mov	r1, r3
 800f4c6:	6878      	ldr	r0, [r7, #4]
 800f4c8:	f003 f862 	bl	8012590 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f4cc:	e03b      	b.n	800f546 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800f4ce:	6839      	ldr	r1, [r7, #0]
 800f4d0:	6878      	ldr	r0, [r7, #4]
 800f4d2:	f002 ffe0 	bl	8012496 <USBD_CtlError>
            ret = USBD_FAIL;
 800f4d6:	2303      	movs	r3, #3
 800f4d8:	75fb      	strb	r3, [r7, #23]
          break;
 800f4da:	e034      	b.n	800f546 <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4e2:	b2db      	uxtb	r3, r3
 800f4e4:	2b03      	cmp	r3, #3
 800f4e6:	d106      	bne.n	800f4f6 <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	885b      	ldrh	r3, [r3, #2]
 800f4ec:	b2db      	uxtb	r3, r3
 800f4ee:	461a      	mov	r2, r3
 800f4f0:	693b      	ldr	r3, [r7, #16]
 800f4f2:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f4f4:	e027      	b.n	800f546 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800f4f6:	6839      	ldr	r1, [r7, #0]
 800f4f8:	6878      	ldr	r0, [r7, #4]
 800f4fa:	f002 ffcc 	bl	8012496 <USBD_CtlError>
            ret = USBD_FAIL;
 800f4fe:	2303      	movs	r3, #3
 800f500:	75fb      	strb	r3, [r7, #23]
          break;
 800f502:	e020      	b.n	800f546 <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f50a:	b2db      	uxtb	r3, r3
 800f50c:	2b03      	cmp	r3, #3
 800f50e:	d119      	bne.n	800f544 <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	885b      	ldrh	r3, [r3, #2]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d115      	bne.n	800f544 <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	889b      	ldrh	r3, [r3, #4]
 800f51c:	b2db      	uxtb	r3, r3
 800f51e:	4619      	mov	r1, r3
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f005 f855 	bl	80145d0 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	889b      	ldrh	r3, [r3, #4]
 800f52a:	b2db      	uxtb	r3, r3
 800f52c:	4619      	mov	r1, r3
 800f52e:	6878      	ldr	r0, [r7, #4]
 800f530:	f000 fb2e 	bl	800fb90 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800f534:	e006      	b.n	800f544 <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 800f536:	6839      	ldr	r1, [r7, #0]
 800f538:	6878      	ldr	r0, [r7, #4]
 800f53a:	f002 ffac 	bl	8012496 <USBD_CtlError>
          ret = USBD_FAIL;
 800f53e:	2303      	movs	r3, #3
 800f540:	75fb      	strb	r3, [r7, #23]
          break;
 800f542:	e000      	b.n	800f546 <USBD_MSC_Setup+0x1de>
          break;
 800f544:	bf00      	nop
      }
      break;
 800f546:	e006      	b.n	800f556 <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 800f548:	6839      	ldr	r1, [r7, #0]
 800f54a:	6878      	ldr	r0, [r7, #4]
 800f54c:	f002 ffa3 	bl	8012496 <USBD_CtlError>
      ret = USBD_FAIL;
 800f550:	2303      	movs	r3, #3
 800f552:	75fb      	strb	r3, [r7, #23]
      break;
 800f554:	bf00      	nop
  }

  return (uint8_t)ret;
 800f556:	7dfb      	ldrb	r3, [r7, #23]
}
 800f558:	4618      	mov	r0, r3
 800f55a:	3718      	adds	r7, #24
 800f55c:	46bd      	mov	sp, r7
 800f55e:	bd80      	pop	{r7, pc}

0800f560 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b082      	sub	sp, #8
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
 800f568:	460b      	mov	r3, r1
 800f56a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800f56c:	78fb      	ldrb	r3, [r7, #3]
 800f56e:	4619      	mov	r1, r3
 800f570:	6878      	ldr	r0, [r7, #4]
 800f572:	f000 f959 	bl	800f828 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800f576:	2300      	movs	r3, #0
}
 800f578:	4618      	mov	r0, r3
 800f57a:	3708      	adds	r7, #8
 800f57c:	46bd      	mov	sp, r7
 800f57e:	bd80      	pop	{r7, pc}

0800f580 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f580:	b580      	push	{r7, lr}
 800f582:	b082      	sub	sp, #8
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
 800f588:	460b      	mov	r3, r1
 800f58a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800f58c:	78fb      	ldrb	r3, [r7, #3]
 800f58e:	4619      	mov	r1, r3
 800f590:	6878      	ldr	r0, [r7, #4]
 800f592:	f000 f983 	bl	800f89c <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800f596:	2300      	movs	r3, #0
}
 800f598:	4618      	mov	r0, r3
 800f59a:	3708      	adds	r7, #8
 800f59c:	46bd      	mov	sp, r7
 800f59e:	bd80      	pop	{r7, pc}

0800f5a0 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b084      	sub	sp, #16
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800f5a8:	2181      	movs	r1, #129	@ 0x81
 800f5aa:	4812      	ldr	r0, [pc, #72]	@ (800f5f4 <USBD_MSC_GetHSCfgDesc+0x54>)
 800f5ac:	f002 f912 	bl	80117d4 <USBD_GetEpDesc>
 800f5b0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800f5b2:	2101      	movs	r1, #1
 800f5b4:	480f      	ldr	r0, [pc, #60]	@ (800f5f4 <USBD_MSC_GetHSCfgDesc+0x54>)
 800f5b6:	f002 f90d 	bl	80117d4 <USBD_GetEpDesc>
 800f5ba:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d006      	beq.n	800f5d0 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	2200      	movs	r2, #0
 800f5c6:	711a      	strb	r2, [r3, #4]
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	f042 0202 	orr.w	r2, r2, #2
 800f5ce:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800f5d0:	68bb      	ldr	r3, [r7, #8]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d006      	beq.n	800f5e4 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800f5d6:	68bb      	ldr	r3, [r7, #8]
 800f5d8:	2200      	movs	r2, #0
 800f5da:	711a      	strb	r2, [r3, #4]
 800f5dc:	2200      	movs	r2, #0
 800f5de:	f042 0202 	orr.w	r2, r2, #2
 800f5e2:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	2220      	movs	r2, #32
 800f5e8:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800f5ea:	4b02      	ldr	r3, [pc, #8]	@ (800f5f4 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	3710      	adds	r7, #16
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	bd80      	pop	{r7, pc}
 800f5f4:	20000070 	.word	0x20000070

0800f5f8 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800f5f8:	b580      	push	{r7, lr}
 800f5fa:	b084      	sub	sp, #16
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800f600:	2181      	movs	r1, #129	@ 0x81
 800f602:	4812      	ldr	r0, [pc, #72]	@ (800f64c <USBD_MSC_GetFSCfgDesc+0x54>)
 800f604:	f002 f8e6 	bl	80117d4 <USBD_GetEpDesc>
 800f608:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800f60a:	2101      	movs	r1, #1
 800f60c:	480f      	ldr	r0, [pc, #60]	@ (800f64c <USBD_MSC_GetFSCfgDesc+0x54>)
 800f60e:	f002 f8e1 	bl	80117d4 <USBD_GetEpDesc>
 800f612:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d006      	beq.n	800f628 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	2200      	movs	r2, #0
 800f61e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f622:	711a      	strb	r2, [r3, #4]
 800f624:	2200      	movs	r2, #0
 800f626:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800f628:	68bb      	ldr	r3, [r7, #8]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d006      	beq.n	800f63c <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800f62e:	68bb      	ldr	r3, [r7, #8]
 800f630:	2200      	movs	r2, #0
 800f632:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f636:	711a      	strb	r2, [r3, #4]
 800f638:	2200      	movs	r2, #0
 800f63a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2220      	movs	r2, #32
 800f640:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800f642:	4b02      	ldr	r3, [pc, #8]	@ (800f64c <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800f644:	4618      	mov	r0, r3
 800f646:	3710      	adds	r7, #16
 800f648:	46bd      	mov	sp, r7
 800f64a:	bd80      	pop	{r7, pc}
 800f64c:	20000070 	.word	0x20000070

0800f650 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f650:	b580      	push	{r7, lr}
 800f652:	b084      	sub	sp, #16
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800f658:	2181      	movs	r1, #129	@ 0x81
 800f65a:	4812      	ldr	r0, [pc, #72]	@ (800f6a4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800f65c:	f002 f8ba 	bl	80117d4 <USBD_GetEpDesc>
 800f660:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800f662:	2101      	movs	r1, #1
 800f664:	480f      	ldr	r0, [pc, #60]	@ (800f6a4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800f666:	f002 f8b5 	bl	80117d4 <USBD_GetEpDesc>
 800f66a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d006      	beq.n	800f680 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	2200      	movs	r2, #0
 800f676:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f67a:	711a      	strb	r2, [r3, #4]
 800f67c:	2200      	movs	r2, #0
 800f67e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800f680:	68bb      	ldr	r3, [r7, #8]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d006      	beq.n	800f694 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	2200      	movs	r2, #0
 800f68a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f68e:	711a      	strb	r2, [r3, #4]
 800f690:	2200      	movs	r2, #0
 800f692:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	2220      	movs	r2, #32
 800f698:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800f69a:	4b02      	ldr	r3, [pc, #8]	@ (800f6a4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3710      	adds	r7, #16
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}
 800f6a4:	20000070 	.word	0x20000070

0800f6a8 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f6a8:	b480      	push	{r7}
 800f6aa:	b083      	sub	sp, #12
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	220a      	movs	r2, #10
 800f6b4:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800f6b6:	4b03      	ldr	r3, [pc, #12]	@ (800f6c4 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	370c      	adds	r7, #12
 800f6bc:	46bd      	mov	sp, r7
 800f6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c2:	4770      	bx	lr
 800f6c4:	20000090 	.word	0x20000090

0800f6c8 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800f6c8:	b480      	push	{r7}
 800f6ca:	b083      	sub	sp, #12
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
 800f6d0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f6d2:	683b      	ldr	r3, [r7, #0]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d101      	bne.n	800f6dc <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f6d8:	2303      	movs	r3, #3
 800f6da:	e009      	b.n	800f6f0 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f6e2:	687a      	ldr	r2, [r7, #4]
 800f6e4:	33b0      	adds	r3, #176	@ 0xb0
 800f6e6:	009b      	lsls	r3, r3, #2
 800f6e8:	4413      	add	r3, r2
 800f6ea:	683a      	ldr	r2, [r7, #0]
 800f6ec:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800f6ee:	2300      	movs	r3, #0
}
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	370c      	adds	r7, #12
 800f6f4:	46bd      	mov	sp, r7
 800f6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6fa:	4770      	bx	lr

0800f6fc <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800f6fc:	b580      	push	{r7, lr}
 800f6fe:	b084      	sub	sp, #16
 800f700:	af00      	add	r7, sp, #0
 800f702:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	32b0      	adds	r2, #176	@ 0xb0
 800f70e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f712:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d032      	beq.n	800f780 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	2200      	movs	r2, #0
 800f71e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	2200      	movs	r2, #0
 800f724:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	2200      	movs	r2, #0
 800f72a:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	2200      	movs	r2, #0
 800f732:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	2200      	movs	r2, #0
 800f73a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f744:	687a      	ldr	r2, [r7, #4]
 800f746:	33b0      	adds	r3, #176	@ 0xb0
 800f748:	009b      	lsls	r3, r3, #2
 800f74a:	4413      	add	r3, r2
 800f74c:	685b      	ldr	r3, [r3, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	2000      	movs	r0, #0
 800f752:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800f754:	4b0c      	ldr	r3, [pc, #48]	@ (800f788 <MSC_BOT_Init+0x8c>)
 800f756:	781b      	ldrb	r3, [r3, #0]
 800f758:	4619      	mov	r1, r3
 800f75a:	6878      	ldr	r0, [r7, #4]
 800f75c:	f004 ff38 	bl	80145d0 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800f760:	4b0a      	ldr	r3, [pc, #40]	@ (800f78c <MSC_BOT_Init+0x90>)
 800f762:	781b      	ldrb	r3, [r3, #0]
 800f764:	4619      	mov	r1, r3
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	f004 ff32 	bl	80145d0 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800f76c:	4b06      	ldr	r3, [pc, #24]	@ (800f788 <MSC_BOT_Init+0x8c>)
 800f76e:	7819      	ldrb	r1, [r3, #0]
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800f776:	231f      	movs	r3, #31
 800f778:	6878      	ldr	r0, [r7, #4]
 800f77a:	f005 f865 	bl	8014848 <USBD_LL_PrepareReceive>
 800f77e:	e000      	b.n	800f782 <MSC_BOT_Init+0x86>
    return;
 800f780:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800f782:	3710      	adds	r7, #16
 800f784:	46bd      	mov	sp, r7
 800f786:	bd80      	pop	{r7, pc}
 800f788:	2000009b 	.word	0x2000009b
 800f78c:	2000009a 	.word	0x2000009a

0800f790 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b084      	sub	sp, #16
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	32b0      	adds	r2, #176	@ 0xb0
 800f7a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7a6:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d01b      	beq.n	800f7e6 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	2200      	movs	r2, #0
 800f7b2:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	2201      	movs	r2, #1
 800f7b8:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800f7ba:	4b0d      	ldr	r3, [pc, #52]	@ (800f7f0 <MSC_BOT_Reset+0x60>)
 800f7bc:	781b      	ldrb	r3, [r3, #0]
 800f7be:	4619      	mov	r1, r3
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f004 ff71 	bl	80146a8 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800f7c6:	4b0b      	ldr	r3, [pc, #44]	@ (800f7f4 <MSC_BOT_Reset+0x64>)
 800f7c8:	781b      	ldrb	r3, [r3, #0]
 800f7ca:	4619      	mov	r1, r3
 800f7cc:	6878      	ldr	r0, [r7, #4]
 800f7ce:	f004 ff6b 	bl	80146a8 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800f7d2:	4b08      	ldr	r3, [pc, #32]	@ (800f7f4 <MSC_BOT_Reset+0x64>)
 800f7d4:	7819      	ldrb	r1, [r3, #0]
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800f7dc:	231f      	movs	r3, #31
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f005 f832 	bl	8014848 <USBD_LL_PrepareReceive>
 800f7e4:	e000      	b.n	800f7e8 <MSC_BOT_Reset+0x58>
    return;
 800f7e6:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800f7e8:	3710      	adds	r7, #16
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	bd80      	pop	{r7, pc}
 800f7ee:	bf00      	nop
 800f7f0:	2000009a 	.word	0x2000009a
 800f7f4:	2000009b 	.word	0x2000009b

0800f7f8 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800f7f8:	b480      	push	{r7}
 800f7fa:	b085      	sub	sp, #20
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	32b0      	adds	r2, #176	@ 0xb0
 800f80a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f80e:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d002      	beq.n	800f81c <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	2200      	movs	r2, #0
 800f81a:	721a      	strb	r2, [r3, #8]
  }
}
 800f81c:	bf00      	nop
 800f81e:	3714      	adds	r7, #20
 800f820:	46bd      	mov	sp, r7
 800f822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f826:	4770      	bx	lr

0800f828 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b084      	sub	sp, #16
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
 800f830:	460b      	mov	r3, r1
 800f832:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	32b0      	adds	r2, #176	@ 0xb0
 800f83e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f842:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d020      	beq.n	800f88c <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	7a1b      	ldrb	r3, [r3, #8]
 800f84e:	2b02      	cmp	r3, #2
 800f850:	d005      	beq.n	800f85e <MSC_BOT_DataIn+0x36>
 800f852:	2b02      	cmp	r3, #2
 800f854:	db1c      	blt.n	800f890 <MSC_BOT_DataIn+0x68>
 800f856:	3b03      	subs	r3, #3
 800f858:	2b01      	cmp	r3, #1
 800f85a:	d819      	bhi.n	800f890 <MSC_BOT_DataIn+0x68>
 800f85c:	e011      	b.n	800f882 <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800f86a:	461a      	mov	r2, r3
 800f86c:	6878      	ldr	r0, [r7, #4]
 800f86e:	f000 f9c9 	bl	800fc04 <SCSI_ProcessCmd>
 800f872:	4603      	mov	r3, r0
 800f874:	2b00      	cmp	r3, #0
 800f876:	da0d      	bge.n	800f894 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f878:	2101      	movs	r1, #1
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	f000 f90c 	bl	800fa98 <MSC_BOT_SendCSW>
      }
      break;
 800f880:	e008      	b.n	800f894 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800f882:	2100      	movs	r1, #0
 800f884:	6878      	ldr	r0, [r7, #4]
 800f886:	f000 f907 	bl	800fa98 <MSC_BOT_SendCSW>
      break;
 800f88a:	e004      	b.n	800f896 <MSC_BOT_DataIn+0x6e>
    return;
 800f88c:	bf00      	nop
 800f88e:	e002      	b.n	800f896 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800f890:	bf00      	nop
 800f892:	e000      	b.n	800f896 <MSC_BOT_DataIn+0x6e>
      break;
 800f894:	bf00      	nop
  }
}
 800f896:	3710      	adds	r7, #16
 800f898:	46bd      	mov	sp, r7
 800f89a:	bd80      	pop	{r7, pc}

0800f89c <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f89c:	b580      	push	{r7, lr}
 800f89e:	b084      	sub	sp, #16
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]
 800f8a4:	460b      	mov	r3, r1
 800f8a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	32b0      	adds	r2, #176	@ 0xb0
 800f8b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f8b6:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d01c      	beq.n	800f8f8 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	7a1b      	ldrb	r3, [r3, #8]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d002      	beq.n	800f8cc <MSC_BOT_DataOut+0x30>
 800f8c6:	2b01      	cmp	r3, #1
 800f8c8:	d004      	beq.n	800f8d4 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800f8ca:	e018      	b.n	800f8fe <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800f8cc:	6878      	ldr	r0, [r7, #4]
 800f8ce:	f000 f819 	bl	800f904 <MSC_BOT_CBW_Decode>
      break;
 800f8d2:	e014      	b.n	800f8fe <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800f8e0:	461a      	mov	r2, r3
 800f8e2:	6878      	ldr	r0, [r7, #4]
 800f8e4:	f000 f98e 	bl	800fc04 <SCSI_ProcessCmd>
 800f8e8:	4603      	mov	r3, r0
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	da06      	bge.n	800f8fc <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f8ee:	2101      	movs	r1, #1
 800f8f0:	6878      	ldr	r0, [r7, #4]
 800f8f2:	f000 f8d1 	bl	800fa98 <MSC_BOT_SendCSW>
      break;
 800f8f6:	e001      	b.n	800f8fc <MSC_BOT_DataOut+0x60>
    return;
 800f8f8:	bf00      	nop
 800f8fa:	e000      	b.n	800f8fe <MSC_BOT_DataOut+0x62>
      break;
 800f8fc:	bf00      	nop
  }
}
 800f8fe:	3710      	adds	r7, #16
 800f900:	46bd      	mov	sp, r7
 800f902:	bd80      	pop	{r7, pc}

0800f904 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b084      	sub	sp, #16
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	32b0      	adds	r2, #176	@ 0xb0
 800f916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f91a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d079      	beq.n	800fa16 <MSC_BOT_CBW_Decode+0x112>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800f93a:	4b3a      	ldr	r3, [pc, #232]	@ (800fa24 <MSC_BOT_CBW_Decode+0x120>)
 800f93c:	781b      	ldrb	r3, [r3, #0]
 800f93e:	4619      	mov	r1, r3
 800f940:	6878      	ldr	r0, [r7, #4]
 800f942:	f004 ffb9 	bl	80148b8 <USBD_LL_GetRxDataSize>
 800f946:	4603      	mov	r3, r0
 800f948:	2b1f      	cmp	r3, #31
 800f94a:	d114      	bne.n	800f976 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800f952:	4a35      	ldr	r2, [pc, #212]	@ (800fa28 <MSC_BOT_CBW_Decode+0x124>)
 800f954:	4293      	cmp	r3, r2
 800f956:	d10e      	bne.n	800f976 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800f95e:	2b01      	cmp	r3, #1
 800f960:	d809      	bhi.n	800f976 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d004      	beq.n	800f976 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bCBLength > 16U))
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800f972:	2b10      	cmp	r3, #16
 800f974:	d90e      	bls.n	800f994 <MSC_BOT_CBW_Decode+0x90>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f97c:	2320      	movs	r3, #32
 800f97e:	2205      	movs	r2, #5
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f000 fe54 	bl	801062e <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	2202      	movs	r2, #2
 800f98a:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800f98c:	6878      	ldr	r0, [r7, #4]
 800f98e:	f000 f8bd 	bl	800fb0c <MSC_BOT_Abort>
 800f992:	e043      	b.n	800fa1c <MSC_BOT_CBW_Decode+0x118>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800f9a0:	461a      	mov	r2, r3
 800f9a2:	6878      	ldr	r0, [r7, #4]
 800f9a4:	f000 f92e 	bl	800fc04 <SCSI_ProcessCmd>
 800f9a8:	4603      	mov	r3, r0
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	da0c      	bge.n	800f9c8 <MSC_BOT_CBW_Decode+0xc4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	7a1b      	ldrb	r3, [r3, #8]
 800f9b2:	2b05      	cmp	r3, #5
 800f9b4:	d104      	bne.n	800f9c0 <MSC_BOT_CBW_Decode+0xbc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f9b6:	2101      	movs	r1, #1
 800f9b8:	6878      	ldr	r0, [r7, #4]
 800f9ba:	f000 f86d 	bl	800fa98 <MSC_BOT_SendCSW>
 800f9be:	e02d      	b.n	800fa1c <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 f8a3 	bl	800fb0c <MSC_BOT_Abort>
 800f9c6:	e029      	b.n	800fa1c <MSC_BOT_CBW_Decode+0x118>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	7a1b      	ldrb	r3, [r3, #8]
 800f9cc:	2b02      	cmp	r3, #2
 800f9ce:	d024      	beq.n	800fa1a <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800f9d4:	2b01      	cmp	r3, #1
 800f9d6:	d020      	beq.n	800fa1a <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800f9dc:	2b03      	cmp	r3, #3
 800f9de:	d01c      	beq.n	800fa1a <MSC_BOT_CBW_Decode+0x116>
    {
      if (hmsc->bot_data_length > 0U)
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	68db      	ldr	r3, [r3, #12]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d009      	beq.n	800f9fc <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	f103 0110 	add.w	r1, r3, #16
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	68db      	ldr	r3, [r3, #12]
 800f9f2:	461a      	mov	r2, r3
 800f9f4:	6878      	ldr	r0, [r7, #4]
 800f9f6:	f000 f819 	bl	800fa2c <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800f9fa:	e00f      	b.n	800fa1c <MSC_BOT_CBW_Decode+0x118>
      }
      else if (hmsc->bot_data_length == 0U)
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	68db      	ldr	r3, [r3, #12]
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d104      	bne.n	800fa0e <MSC_BOT_CBW_Decode+0x10a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800fa04:	2100      	movs	r1, #0
 800fa06:	6878      	ldr	r0, [r7, #4]
 800fa08:	f000 f846 	bl	800fa98 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800fa0c:	e006      	b.n	800fa1c <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800fa0e:	6878      	ldr	r0, [r7, #4]
 800fa10:	f000 f87c 	bl	800fb0c <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800fa14:	e002      	b.n	800fa1c <MSC_BOT_CBW_Decode+0x118>
    return;
 800fa16:	bf00      	nop
 800fa18:	e000      	b.n	800fa1c <MSC_BOT_CBW_Decode+0x118>
      }
    }
    else
    {
      return;
 800fa1a:	bf00      	nop
    }
  }
}
 800fa1c:	3710      	adds	r7, #16
 800fa1e:	46bd      	mov	sp, r7
 800fa20:	bd80      	pop	{r7, pc}
 800fa22:	bf00      	nop
 800fa24:	2000009b 	.word	0x2000009b
 800fa28:	43425355 	.word	0x43425355

0800fa2c <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b086      	sub	sp, #24
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	60f8      	str	r0, [r7, #12]
 800fa34:	60b9      	str	r1, [r7, #8]
 800fa36:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	32b0      	adds	r2, #176	@ 0xb0
 800fa42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa46:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800fa48:	697b      	ldr	r3, [r7, #20]
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d01e      	beq.n	800fa8c <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800fa4e:	697b      	ldr	r3, [r7, #20]
 800fa50:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800fa54:	687a      	ldr	r2, [r7, #4]
 800fa56:	4293      	cmp	r3, r2
 800fa58:	bf28      	it	cs
 800fa5a:	4613      	movcs	r3, r2
 800fa5c:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800fa5e:	697b      	ldr	r3, [r7, #20]
 800fa60:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	1ad2      	subs	r2, r2, r3
 800fa68:	697b      	ldr	r3, [r7, #20]
 800fa6a:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800fa6e:	697b      	ldr	r3, [r7, #20]
 800fa70:	2200      	movs	r2, #0
 800fa72:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800fa76:	697b      	ldr	r3, [r7, #20]
 800fa78:	2204      	movs	r2, #4
 800fa7a:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800fa7c:	4b05      	ldr	r3, [pc, #20]	@ (800fa94 <MSC_BOT_SendData+0x68>)
 800fa7e:	7819      	ldrb	r1, [r3, #0]
 800fa80:	693b      	ldr	r3, [r7, #16]
 800fa82:	68ba      	ldr	r2, [r7, #8]
 800fa84:	68f8      	ldr	r0, [r7, #12]
 800fa86:	f004 fea7 	bl	80147d8 <USBD_LL_Transmit>
 800fa8a:	e000      	b.n	800fa8e <MSC_BOT_SendData+0x62>
    return;
 800fa8c:	bf00      	nop
}
 800fa8e:	3718      	adds	r7, #24
 800fa90:	46bd      	mov	sp, r7
 800fa92:	bd80      	pop	{r7, pc}
 800fa94:	2000009a 	.word	0x2000009a

0800fa98 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800fa98:	b580      	push	{r7, lr}
 800fa9a:	b084      	sub	sp, #16
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	6078      	str	r0, [r7, #4]
 800faa0:	460b      	mov	r3, r1
 800faa2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	32b0      	adds	r2, #176	@ 0xb0
 800faae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fab2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d01d      	beq.n	800faf6 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	4a10      	ldr	r2, [pc, #64]	@ (800fb00 <MSC_BOT_SendCSW+0x68>)
 800fabe:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	78fa      	ldrb	r2, [r7, #3]
 800fac6:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	2200      	movs	r2, #0
 800face:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800fad0:	4b0c      	ldr	r3, [pc, #48]	@ (800fb04 <MSC_BOT_SendCSW+0x6c>)
 800fad2:	7819      	ldrb	r1, [r3, #0]
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800fada:	230d      	movs	r3, #13
 800fadc:	6878      	ldr	r0, [r7, #4]
 800fade:	f004 fe7b 	bl	80147d8 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800fae2:	4b09      	ldr	r3, [pc, #36]	@ (800fb08 <MSC_BOT_SendCSW+0x70>)
 800fae4:	7819      	ldrb	r1, [r3, #0]
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800faec:	231f      	movs	r3, #31
 800faee:	6878      	ldr	r0, [r7, #4]
 800faf0:	f004 feaa 	bl	8014848 <USBD_LL_PrepareReceive>
 800faf4:	e000      	b.n	800faf8 <MSC_BOT_SendCSW+0x60>
    return;
 800faf6:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800faf8:	3710      	adds	r7, #16
 800fafa:	46bd      	mov	sp, r7
 800fafc:	bd80      	pop	{r7, pc}
 800fafe:	bf00      	nop
 800fb00:	53425355 	.word	0x53425355
 800fb04:	2000009a 	.word	0x2000009a
 800fb08:	2000009b 	.word	0x2000009b

0800fb0c <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b084      	sub	sp, #16
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	32b0      	adds	r2, #176	@ 0xb0
 800fb1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb22:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d02a      	beq.n	800fb80 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d10e      	bne.n	800fb52 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d009      	beq.n	800fb52 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d105      	bne.n	800fb52 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800fb46:	4b10      	ldr	r3, [pc, #64]	@ (800fb88 <MSC_BOT_Abort+0x7c>)
 800fb48:	781b      	ldrb	r3, [r3, #0]
 800fb4a:	4619      	mov	r1, r3
 800fb4c:	6878      	ldr	r0, [r7, #4]
 800fb4e:	f004 fd75 	bl	801463c <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800fb52:	4b0e      	ldr	r3, [pc, #56]	@ (800fb8c <MSC_BOT_Abort+0x80>)
 800fb54:	781b      	ldrb	r3, [r3, #0]
 800fb56:	4619      	mov	r1, r3
 800fb58:	6878      	ldr	r0, [r7, #4]
 800fb5a:	f004 fd6f 	bl	801463c <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	7a5b      	ldrb	r3, [r3, #9]
 800fb62:	2b02      	cmp	r3, #2
 800fb64:	d10d      	bne.n	800fb82 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800fb66:	4b09      	ldr	r3, [pc, #36]	@ (800fb8c <MSC_BOT_Abort+0x80>)
 800fb68:	781b      	ldrb	r3, [r3, #0]
 800fb6a:	4619      	mov	r1, r3
 800fb6c:	6878      	ldr	r0, [r7, #4]
 800fb6e:	f004 fd65 	bl	801463c <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800fb72:	4b05      	ldr	r3, [pc, #20]	@ (800fb88 <MSC_BOT_Abort+0x7c>)
 800fb74:	781b      	ldrb	r3, [r3, #0]
 800fb76:	4619      	mov	r1, r3
 800fb78:	6878      	ldr	r0, [r7, #4]
 800fb7a:	f004 fd5f 	bl	801463c <USBD_LL_StallEP>
 800fb7e:	e000      	b.n	800fb82 <MSC_BOT_Abort+0x76>
    return;
 800fb80:	bf00      	nop
  }
}
 800fb82:	3710      	adds	r7, #16
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bd80      	pop	{r7, pc}
 800fb88:	2000009b 	.word	0x2000009b
 800fb8c:	2000009a 	.word	0x2000009a

0800fb90 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b084      	sub	sp, #16
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
 800fb98:	460b      	mov	r3, r1
 800fb9a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	32b0      	adds	r2, #176	@ 0xb0
 800fba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbaa:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d01d      	beq.n	800fbee <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	7a5b      	ldrb	r3, [r3, #9]
 800fbb6:	2b02      	cmp	r3, #2
 800fbb8:	d10c      	bne.n	800fbd4 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800fbba:	4b10      	ldr	r3, [pc, #64]	@ (800fbfc <MSC_BOT_CplClrFeature+0x6c>)
 800fbbc:	781b      	ldrb	r3, [r3, #0]
 800fbbe:	4619      	mov	r1, r3
 800fbc0:	6878      	ldr	r0, [r7, #4]
 800fbc2:	f004 fd3b 	bl	801463c <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800fbc6:	4b0e      	ldr	r3, [pc, #56]	@ (800fc00 <MSC_BOT_CplClrFeature+0x70>)
 800fbc8:	781b      	ldrb	r3, [r3, #0]
 800fbca:	4619      	mov	r1, r3
 800fbcc:	6878      	ldr	r0, [r7, #4]
 800fbce:	f004 fd35 	bl	801463c <USBD_LL_StallEP>
 800fbd2:	e00f      	b.n	800fbf4 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800fbd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	da0a      	bge.n	800fbf2 <MSC_BOT_CplClrFeature+0x62>
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	7a5b      	ldrb	r3, [r3, #9]
 800fbe0:	2b01      	cmp	r3, #1
 800fbe2:	d006      	beq.n	800fbf2 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800fbe4:	2101      	movs	r1, #1
 800fbe6:	6878      	ldr	r0, [r7, #4]
 800fbe8:	f7ff ff56 	bl	800fa98 <MSC_BOT_SendCSW>
 800fbec:	e002      	b.n	800fbf4 <MSC_BOT_CplClrFeature+0x64>
    return;
 800fbee:	bf00      	nop
 800fbf0:	e000      	b.n	800fbf4 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800fbf2:	bf00      	nop
  }
}
 800fbf4:	3710      	adds	r7, #16
 800fbf6:	46bd      	mov	sp, r7
 800fbf8:	bd80      	pop	{r7, pc}
 800fbfa:	bf00      	nop
 800fbfc:	2000009a 	.word	0x2000009a
 800fc00:	2000009b 	.word	0x2000009b

0800fc04 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800fc04:	b580      	push	{r7, lr}
 800fc06:	b086      	sub	sp, #24
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	60f8      	str	r0, [r7, #12]
 800fc0c:	460b      	mov	r3, r1
 800fc0e:	607a      	str	r2, [r7, #4]
 800fc10:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	32b0      	adds	r2, #176	@ 0xb0
 800fc1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc20:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800fc22:	693b      	ldr	r3, [r7, #16]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d102      	bne.n	800fc2e <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800fc28:	f04f 33ff 	mov.w	r3, #4294967295
 800fc2c:	e168      	b.n	800ff00 <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	781b      	ldrb	r3, [r3, #0]
 800fc32:	2baa      	cmp	r3, #170	@ 0xaa
 800fc34:	f000 8144 	beq.w	800fec0 <SCSI_ProcessCmd+0x2bc>
 800fc38:	2baa      	cmp	r3, #170	@ 0xaa
 800fc3a:	f300 8153 	bgt.w	800fee4 <SCSI_ProcessCmd+0x2e0>
 800fc3e:	2ba8      	cmp	r3, #168	@ 0xa8
 800fc40:	f000 812c 	beq.w	800fe9c <SCSI_ProcessCmd+0x298>
 800fc44:	2ba8      	cmp	r3, #168	@ 0xa8
 800fc46:	f300 814d 	bgt.w	800fee4 <SCSI_ProcessCmd+0x2e0>
 800fc4a:	2b5a      	cmp	r3, #90	@ 0x5a
 800fc4c:	f300 80c0 	bgt.w	800fdd0 <SCSI_ProcessCmd+0x1cc>
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	f2c0 8147 	blt.w	800fee4 <SCSI_ProcessCmd+0x2e0>
 800fc56:	2b5a      	cmp	r3, #90	@ 0x5a
 800fc58:	f200 8144 	bhi.w	800fee4 <SCSI_ProcessCmd+0x2e0>
 800fc5c:	a201      	add	r2, pc, #4	@ (adr r2, 800fc64 <SCSI_ProcessCmd+0x60>)
 800fc5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc62:	bf00      	nop
 800fc64:	0800fdd7 	.word	0x0800fdd7
 800fc68:	0800fee5 	.word	0x0800fee5
 800fc6c:	0800fee5 	.word	0x0800fee5
 800fc70:	0800fde9 	.word	0x0800fde9
 800fc74:	0800fee5 	.word	0x0800fee5
 800fc78:	0800fee5 	.word	0x0800fee5
 800fc7c:	0800fee5 	.word	0x0800fee5
 800fc80:	0800fee5 	.word	0x0800fee5
 800fc84:	0800fee5 	.word	0x0800fee5
 800fc88:	0800fee5 	.word	0x0800fee5
 800fc8c:	0800fee5 	.word	0x0800fee5
 800fc90:	0800fee5 	.word	0x0800fee5
 800fc94:	0800fee5 	.word	0x0800fee5
 800fc98:	0800fee5 	.word	0x0800fee5
 800fc9c:	0800fee5 	.word	0x0800fee5
 800fca0:	0800fee5 	.word	0x0800fee5
 800fca4:	0800fee5 	.word	0x0800fee5
 800fca8:	0800fee5 	.word	0x0800fee5
 800fcac:	0800fdfb 	.word	0x0800fdfb
 800fcb0:	0800fee5 	.word	0x0800fee5
 800fcb4:	0800fee5 	.word	0x0800fee5
 800fcb8:	0800fee5 	.word	0x0800fee5
 800fcbc:	0800fee5 	.word	0x0800fee5
 800fcc0:	0800fee5 	.word	0x0800fee5
 800fcc4:	0800fee5 	.word	0x0800fee5
 800fcc8:	0800fee5 	.word	0x0800fee5
 800fccc:	0800fe31 	.word	0x0800fe31
 800fcd0:	0800fe0d 	.word	0x0800fe0d
 800fcd4:	0800fee5 	.word	0x0800fee5
 800fcd8:	0800fee5 	.word	0x0800fee5
 800fcdc:	0800fe1f 	.word	0x0800fe1f
 800fce0:	0800fee5 	.word	0x0800fee5
 800fce4:	0800fee5 	.word	0x0800fee5
 800fce8:	0800fee5 	.word	0x0800fee5
 800fcec:	0800fee5 	.word	0x0800fee5
 800fcf0:	0800fe55 	.word	0x0800fe55
 800fcf4:	0800fee5 	.word	0x0800fee5
 800fcf8:	0800fe67 	.word	0x0800fe67
 800fcfc:	0800fee5 	.word	0x0800fee5
 800fd00:	0800fee5 	.word	0x0800fee5
 800fd04:	0800fe8b 	.word	0x0800fe8b
 800fd08:	0800fee5 	.word	0x0800fee5
 800fd0c:	0800feaf 	.word	0x0800feaf
 800fd10:	0800fee5 	.word	0x0800fee5
 800fd14:	0800fee5 	.word	0x0800fee5
 800fd18:	0800fee5 	.word	0x0800fee5
 800fd1c:	0800fee5 	.word	0x0800fee5
 800fd20:	0800fed3 	.word	0x0800fed3
 800fd24:	0800fee5 	.word	0x0800fee5
 800fd28:	0800fee5 	.word	0x0800fee5
 800fd2c:	0800fee5 	.word	0x0800fee5
 800fd30:	0800fee5 	.word	0x0800fee5
 800fd34:	0800fee5 	.word	0x0800fee5
 800fd38:	0800fee5 	.word	0x0800fee5
 800fd3c:	0800fee5 	.word	0x0800fee5
 800fd40:	0800fee5 	.word	0x0800fee5
 800fd44:	0800fee5 	.word	0x0800fee5
 800fd48:	0800fee5 	.word	0x0800fee5
 800fd4c:	0800fee5 	.word	0x0800fee5
 800fd50:	0800fee5 	.word	0x0800fee5
 800fd54:	0800fee5 	.word	0x0800fee5
 800fd58:	0800fee5 	.word	0x0800fee5
 800fd5c:	0800fee5 	.word	0x0800fee5
 800fd60:	0800fee5 	.word	0x0800fee5
 800fd64:	0800fee5 	.word	0x0800fee5
 800fd68:	0800fee5 	.word	0x0800fee5
 800fd6c:	0800fee5 	.word	0x0800fee5
 800fd70:	0800fee5 	.word	0x0800fee5
 800fd74:	0800fee5 	.word	0x0800fee5
 800fd78:	0800fee5 	.word	0x0800fee5
 800fd7c:	0800fee5 	.word	0x0800fee5
 800fd80:	0800fee5 	.word	0x0800fee5
 800fd84:	0800fee5 	.word	0x0800fee5
 800fd88:	0800fee5 	.word	0x0800fee5
 800fd8c:	0800fee5 	.word	0x0800fee5
 800fd90:	0800fee5 	.word	0x0800fee5
 800fd94:	0800fee5 	.word	0x0800fee5
 800fd98:	0800fee5 	.word	0x0800fee5
 800fd9c:	0800fee5 	.word	0x0800fee5
 800fda0:	0800fee5 	.word	0x0800fee5
 800fda4:	0800fee5 	.word	0x0800fee5
 800fda8:	0800fee5 	.word	0x0800fee5
 800fdac:	0800fee5 	.word	0x0800fee5
 800fdb0:	0800fee5 	.word	0x0800fee5
 800fdb4:	0800fee5 	.word	0x0800fee5
 800fdb8:	0800fee5 	.word	0x0800fee5
 800fdbc:	0800fee5 	.word	0x0800fee5
 800fdc0:	0800fee5 	.word	0x0800fee5
 800fdc4:	0800fee5 	.word	0x0800fee5
 800fdc8:	0800fee5 	.word	0x0800fee5
 800fdcc:	0800fe43 	.word	0x0800fe43
 800fdd0:	2b9e      	cmp	r3, #158	@ 0x9e
 800fdd2:	d051      	beq.n	800fe78 <SCSI_ProcessCmd+0x274>
 800fdd4:	e086      	b.n	800fee4 <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800fdd6:	7afb      	ldrb	r3, [r7, #11]
 800fdd8:	687a      	ldr	r2, [r7, #4]
 800fdda:	4619      	mov	r1, r3
 800fddc:	68f8      	ldr	r0, [r7, #12]
 800fdde:	f000 f893 	bl	800ff08 <SCSI_TestUnitReady>
 800fde2:	4603      	mov	r3, r0
 800fde4:	75fb      	strb	r3, [r7, #23]
      break;
 800fde6:	e089      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800fde8:	7afb      	ldrb	r3, [r7, #11]
 800fdea:	687a      	ldr	r2, [r7, #4]
 800fdec:	4619      	mov	r1, r3
 800fdee:	68f8      	ldr	r0, [r7, #12]
 800fdf0:	f000 fb9a 	bl	8010528 <SCSI_RequestSense>
 800fdf4:	4603      	mov	r3, r0
 800fdf6:	75fb      	strb	r3, [r7, #23]
      break;
 800fdf8:	e080      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800fdfa:	7afb      	ldrb	r3, [r7, #11]
 800fdfc:	687a      	ldr	r2, [r7, #4]
 800fdfe:	4619      	mov	r1, r3
 800fe00:	68f8      	ldr	r0, [r7, #12]
 800fe02:	f000 f8db 	bl	800ffbc <SCSI_Inquiry>
 800fe06:	4603      	mov	r3, r0
 800fe08:	75fb      	strb	r3, [r7, #23]
      break;
 800fe0a:	e077      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800fe0c:	7afb      	ldrb	r3, [r7, #11]
 800fe0e:	687a      	ldr	r2, [r7, #4]
 800fe10:	4619      	mov	r1, r3
 800fe12:	68f8      	ldr	r0, [r7, #12]
 800fe14:	f000 fc56 	bl	80106c4 <SCSI_StartStopUnit>
 800fe18:	4603      	mov	r3, r0
 800fe1a:	75fb      	strb	r3, [r7, #23]
      break;
 800fe1c:	e06e      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800fe1e:	7afb      	ldrb	r3, [r7, #11]
 800fe20:	687a      	ldr	r2, [r7, #4]
 800fe22:	4619      	mov	r1, r3
 800fe24:	68f8      	ldr	r0, [r7, #12]
 800fe26:	f000 fca2 	bl	801076e <SCSI_AllowPreventRemovable>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	75fb      	strb	r3, [r7, #23]
      break;
 800fe2e:	e065      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800fe30:	7afb      	ldrb	r3, [r7, #11]
 800fe32:	687a      	ldr	r2, [r7, #4]
 800fe34:	4619      	mov	r1, r3
 800fe36:	68f8      	ldr	r0, [r7, #12]
 800fe38:	f000 faea 	bl	8010410 <SCSI_ModeSense6>
 800fe3c:	4603      	mov	r3, r0
 800fe3e:	75fb      	strb	r3, [r7, #23]
      break;
 800fe40:	e05c      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800fe42:	7afb      	ldrb	r3, [r7, #11]
 800fe44:	687a      	ldr	r2, [r7, #4]
 800fe46:	4619      	mov	r1, r3
 800fe48:	68f8      	ldr	r0, [r7, #12]
 800fe4a:	f000 fb27 	bl	801049c <SCSI_ModeSense10>
 800fe4e:	4603      	mov	r3, r0
 800fe50:	75fb      	strb	r3, [r7, #23]
      break;
 800fe52:	e053      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800fe54:	7afb      	ldrb	r3, [r7, #11]
 800fe56:	687a      	ldr	r2, [r7, #4]
 800fe58:	4619      	mov	r1, r3
 800fe5a:	68f8      	ldr	r0, [r7, #12]
 800fe5c:	f000 fa5c 	bl	8010318 <SCSI_ReadFormatCapacity>
 800fe60:	4603      	mov	r3, r0
 800fe62:	75fb      	strb	r3, [r7, #23]
      break;
 800fe64:	e04a      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800fe66:	7afb      	ldrb	r3, [r7, #11]
 800fe68:	687a      	ldr	r2, [r7, #4]
 800fe6a:	4619      	mov	r1, r3
 800fe6c:	68f8      	ldr	r0, [r7, #12]
 800fe6e:	f000 f921 	bl	80100b4 <SCSI_ReadCapacity10>
 800fe72:	4603      	mov	r3, r0
 800fe74:	75fb      	strb	r3, [r7, #23]
      break;
 800fe76:	e041      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800fe78:	7afb      	ldrb	r3, [r7, #11]
 800fe7a:	687a      	ldr	r2, [r7, #4]
 800fe7c:	4619      	mov	r1, r3
 800fe7e:	68f8      	ldr	r0, [r7, #12]
 800fe80:	f000 f996 	bl	80101b0 <SCSI_ReadCapacity16>
 800fe84:	4603      	mov	r3, r0
 800fe86:	75fb      	strb	r3, [r7, #23]
      break;
 800fe88:	e038      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800fe8a:	7afb      	ldrb	r3, [r7, #11]
 800fe8c:	687a      	ldr	r2, [r7, #4]
 800fe8e:	4619      	mov	r1, r3
 800fe90:	68f8      	ldr	r0, [r7, #12]
 800fe92:	f000 fc99 	bl	80107c8 <SCSI_Read10>
 800fe96:	4603      	mov	r3, r0
 800fe98:	75fb      	strb	r3, [r7, #23]
      break;
 800fe9a:	e02f      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800fe9c:	7afb      	ldrb	r3, [r7, #11]
 800fe9e:	687a      	ldr	r2, [r7, #4]
 800fea0:	4619      	mov	r1, r3
 800fea2:	68f8      	ldr	r0, [r7, #12]
 800fea4:	f000 fd3a 	bl	801091c <SCSI_Read12>
 800fea8:	4603      	mov	r3, r0
 800feaa:	75fb      	strb	r3, [r7, #23]
      break;
 800feac:	e026      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800feae:	7afb      	ldrb	r3, [r7, #11]
 800feb0:	687a      	ldr	r2, [r7, #4]
 800feb2:	4619      	mov	r1, r3
 800feb4:	68f8      	ldr	r0, [r7, #12]
 800feb6:	f000 fde5 	bl	8010a84 <SCSI_Write10>
 800feba:	4603      	mov	r3, r0
 800febc:	75fb      	strb	r3, [r7, #23]
      break;
 800febe:	e01d      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800fec0:	7afb      	ldrb	r3, [r7, #11]
 800fec2:	687a      	ldr	r2, [r7, #4]
 800fec4:	4619      	mov	r1, r3
 800fec6:	68f8      	ldr	r0, [r7, #12]
 800fec8:	f000 feb2 	bl	8010c30 <SCSI_Write12>
 800fecc:	4603      	mov	r3, r0
 800fece:	75fb      	strb	r3, [r7, #23]
      break;
 800fed0:	e014      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800fed2:	7afb      	ldrb	r3, [r7, #11]
 800fed4:	687a      	ldr	r2, [r7, #4]
 800fed6:	4619      	mov	r1, r3
 800fed8:	68f8      	ldr	r0, [r7, #12]
 800feda:	f000 ff8f 	bl	8010dfc <SCSI_Verify10>
 800fede:	4603      	mov	r3, r0
 800fee0:	75fb      	strb	r3, [r7, #23]
      break;
 800fee2:	e00b      	b.n	800fefc <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800fee4:	7af9      	ldrb	r1, [r7, #11]
 800fee6:	2320      	movs	r3, #32
 800fee8:	2205      	movs	r2, #5
 800feea:	68f8      	ldr	r0, [r7, #12]
 800feec:	f000 fb9f 	bl	801062e <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800fef0:	693b      	ldr	r3, [r7, #16]
 800fef2:	2202      	movs	r2, #2
 800fef4:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800fef6:	23ff      	movs	r3, #255	@ 0xff
 800fef8:	75fb      	strb	r3, [r7, #23]
      break;
 800fefa:	bf00      	nop
  }

  return ret;
 800fefc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ff00:	4618      	mov	r0, r3
 800ff02:	3718      	adds	r7, #24
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}

0800ff08 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b086      	sub	sp, #24
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	60f8      	str	r0, [r7, #12]
 800ff10:	460b      	mov	r3, r1
 800ff12:	607a      	str	r2, [r7, #4]
 800ff14:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	32b0      	adds	r2, #176	@ 0xb0
 800ff20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ff24:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ff26:	697b      	ldr	r3, [r7, #20]
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d102      	bne.n	800ff32 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800ff2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ff30:	e03f      	b.n	800ffb2 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800ff32:	697b      	ldr	r3, [r7, #20]
 800ff34:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d00a      	beq.n	800ff52 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ff3c:	697b      	ldr	r3, [r7, #20]
 800ff3e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ff42:	2320      	movs	r3, #32
 800ff44:	2205      	movs	r2, #5
 800ff46:	68f8      	ldr	r0, [r7, #12]
 800ff48:	f000 fb71 	bl	801062e <SCSI_SenseCode>

    return -1;
 800ff4c:	f04f 33ff 	mov.w	r3, #4294967295
 800ff50:	e02f      	b.n	800ffb2 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ff52:	697b      	ldr	r3, [r7, #20]
 800ff54:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ff58:	2b02      	cmp	r3, #2
 800ff5a:	d10b      	bne.n	800ff74 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ff5c:	7af9      	ldrb	r1, [r7, #11]
 800ff5e:	233a      	movs	r3, #58	@ 0x3a
 800ff60:	2202      	movs	r2, #2
 800ff62:	68f8      	ldr	r0, [r7, #12]
 800ff64:	f000 fb63 	bl	801062e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800ff68:	697b      	ldr	r3, [r7, #20]
 800ff6a:	2205      	movs	r2, #5
 800ff6c:	721a      	strb	r2, [r3, #8]
    return -1;
 800ff6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ff72:	e01e      	b.n	800ffb2 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff7a:	68fa      	ldr	r2, [r7, #12]
 800ff7c:	33b0      	adds	r3, #176	@ 0xb0
 800ff7e:	009b      	lsls	r3, r3, #2
 800ff80:	4413      	add	r3, r2
 800ff82:	685b      	ldr	r3, [r3, #4]
 800ff84:	689b      	ldr	r3, [r3, #8]
 800ff86:	7afa      	ldrb	r2, [r7, #11]
 800ff88:	4610      	mov	r0, r2
 800ff8a:	4798      	blx	r3
 800ff8c:	4603      	mov	r3, r0
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d00b      	beq.n	800ffaa <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ff92:	7af9      	ldrb	r1, [r7, #11]
 800ff94:	233a      	movs	r3, #58	@ 0x3a
 800ff96:	2202      	movs	r2, #2
 800ff98:	68f8      	ldr	r0, [r7, #12]
 800ff9a:	f000 fb48 	bl	801062e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	2205      	movs	r2, #5
 800ffa2:	721a      	strb	r2, [r3, #8]

    return -1;
 800ffa4:	f04f 33ff 	mov.w	r3, #4294967295
 800ffa8:	e003      	b.n	800ffb2 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800ffaa:	697b      	ldr	r3, [r7, #20]
 800ffac:	2200      	movs	r2, #0
 800ffae:	60da      	str	r2, [r3, #12]

  return 0;
 800ffb0:	2300      	movs	r3, #0
}
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	3718      	adds	r7, #24
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd80      	pop	{r7, pc}
	...

0800ffbc <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b088      	sub	sp, #32
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	60f8      	str	r0, [r7, #12]
 800ffc4:	460b      	mov	r3, r1
 800ffc6:	607a      	str	r2, [r7, #4]
 800ffc8:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	32b0      	adds	r2, #176	@ 0xb0
 800ffd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ffd8:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800ffda:	69bb      	ldr	r3, [r7, #24]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d102      	bne.n	800ffe6 <SCSI_Inquiry+0x2a>
  {
    return -1;
 800ffe0:	f04f 33ff 	mov.w	r3, #4294967295
 800ffe4:	e05e      	b.n	80100a4 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800ffe6:	69bb      	ldr	r3, [r7, #24]
 800ffe8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d10a      	bne.n	8010006 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800fff0:	69bb      	ldr	r3, [r7, #24]
 800fff2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800fff6:	2320      	movs	r3, #32
 800fff8:	2205      	movs	r2, #5
 800fffa:	68f8      	ldr	r0, [r7, #12]
 800fffc:	f000 fb17 	bl	801062e <SCSI_SenseCode>
    return -1;
 8010000:	f04f 33ff 	mov.w	r3, #4294967295
 8010004:	e04e      	b.n	80100a4 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	3301      	adds	r3, #1
 801000a:	781b      	ldrb	r3, [r3, #0]
 801000c:	f003 0301 	and.w	r3, r3, #1
 8010010:	2b00      	cmp	r3, #0
 8010012:	d020      	beq.n	8010056 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	3302      	adds	r3, #2
 8010018:	781b      	ldrb	r3, [r3, #0]
 801001a:	2b00      	cmp	r3, #0
 801001c:	d105      	bne.n	801002a <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 801001e:	2206      	movs	r2, #6
 8010020:	4922      	ldr	r1, [pc, #136]	@ (80100ac <SCSI_Inquiry+0xf0>)
 8010022:	69b8      	ldr	r0, [r7, #24]
 8010024:	f001 f870 	bl	8011108 <SCSI_UpdateBotData>
 8010028:	e03b      	b.n	80100a2 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	3302      	adds	r3, #2
 801002e:	781b      	ldrb	r3, [r3, #0]
 8010030:	2b80      	cmp	r3, #128	@ 0x80
 8010032:	d105      	bne.n	8010040 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 8010034:	2208      	movs	r2, #8
 8010036:	491e      	ldr	r1, [pc, #120]	@ (80100b0 <SCSI_Inquiry+0xf4>)
 8010038:	69b8      	ldr	r0, [r7, #24]
 801003a:	f001 f865 	bl	8011108 <SCSI_UpdateBotData>
 801003e:	e030      	b.n	80100a2 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 8010040:	69bb      	ldr	r3, [r7, #24]
 8010042:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010046:	2324      	movs	r3, #36	@ 0x24
 8010048:	2205      	movs	r2, #5
 801004a:	68f8      	ldr	r0, [r7, #12]
 801004c:	f000 faef 	bl	801062e <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 8010050:	f04f 33ff 	mov.w	r3, #4294967295
 8010054:	e026      	b.n	80100a4 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801005c:	68fa      	ldr	r2, [r7, #12]
 801005e:	33b0      	adds	r3, #176	@ 0xb0
 8010060:	009b      	lsls	r3, r3, #2
 8010062:	4413      	add	r3, r2
 8010064:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8010066:	69d9      	ldr	r1, [r3, #28]
 8010068:	7afa      	ldrb	r2, [r7, #11]
 801006a:	4613      	mov	r3, r2
 801006c:	00db      	lsls	r3, r3, #3
 801006e:	4413      	add	r3, r2
 8010070:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8010072:	440b      	add	r3, r1
 8010074:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 8010076:	697b      	ldr	r3, [r7, #20]
 8010078:	3304      	adds	r3, #4
 801007a:	781b      	ldrb	r3, [r3, #0]
 801007c:	3305      	adds	r3, #5
 801007e:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	3304      	adds	r3, #4
 8010084:	781b      	ldrb	r3, [r3, #0]
 8010086:	461a      	mov	r2, r3
 8010088:	8bfb      	ldrh	r3, [r7, #30]
 801008a:	4293      	cmp	r3, r2
 801008c:	d303      	bcc.n	8010096 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	3304      	adds	r3, #4
 8010092:	781b      	ldrb	r3, [r3, #0]
 8010094:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 8010096:	8bfb      	ldrh	r3, [r7, #30]
 8010098:	461a      	mov	r2, r3
 801009a:	6979      	ldr	r1, [r7, #20]
 801009c:	69b8      	ldr	r0, [r7, #24]
 801009e:	f001 f833 	bl	8011108 <SCSI_UpdateBotData>
  }

  return 0;
 80100a2:	2300      	movs	r3, #0
}
 80100a4:	4618      	mov	r0, r3
 80100a6:	3720      	adds	r7, #32
 80100a8:	46bd      	mov	sp, r7
 80100aa:	bd80      	pop	{r7, pc}
 80100ac:	2000009c 	.word	0x2000009c
 80100b0:	200000a4 	.word	0x200000a4

080100b4 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80100b4:	b580      	push	{r7, lr}
 80100b6:	b086      	sub	sp, #24
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	60f8      	str	r0, [r7, #12]
 80100bc:	460b      	mov	r3, r1
 80100be:	607a      	str	r2, [r7, #4]
 80100c0:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	32b0      	adds	r2, #176	@ 0xb0
 80100cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100d0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80100d2:	697b      	ldr	r3, [r7, #20]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d102      	bne.n	80100de <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 80100d8:	f04f 33ff 	mov.w	r3, #4294967295
 80100dc:	e064      	b.n	80101a8 <SCSI_ReadCapacity10+0xf4>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80100e4:	68fa      	ldr	r2, [r7, #12]
 80100e6:	33b0      	adds	r3, #176	@ 0xb0
 80100e8:	009b      	lsls	r3, r3, #2
 80100ea:	4413      	add	r3, r2
 80100ec:	685b      	ldr	r3, [r3, #4]
 80100ee:	685b      	ldr	r3, [r3, #4]
 80100f0:	697a      	ldr	r2, [r7, #20]
 80100f2:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 80100f6:	697a      	ldr	r2, [r7, #20]
 80100f8:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 80100fc:	7af8      	ldrb	r0, [r7, #11]
 80100fe:	4798      	blx	r3
 8010100:	4603      	mov	r3, r0
 8010102:	74fb      	strb	r3, [r7, #19]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8010104:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d104      	bne.n	8010116 <SCSI_ReadCapacity10+0x62>
 801010c:	697b      	ldr	r3, [r7, #20]
 801010e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010112:	2b02      	cmp	r3, #2
 8010114:	d108      	bne.n	8010128 <SCSI_ReadCapacity10+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010116:	7af9      	ldrb	r1, [r7, #11]
 8010118:	233a      	movs	r3, #58	@ 0x3a
 801011a:	2202      	movs	r2, #2
 801011c:	68f8      	ldr	r0, [r7, #12]
 801011e:	f000 fa86 	bl	801062e <SCSI_SenseCode>
    return -1;
 8010122:	f04f 33ff 	mov.w	r3, #4294967295
 8010126:	e03f      	b.n	80101a8 <SCSI_ReadCapacity10+0xf4>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 8010128:	697b      	ldr	r3, [r7, #20]
 801012a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 801012e:	3b01      	subs	r3, #1
 8010130:	0e1b      	lsrs	r3, r3, #24
 8010132:	b2da      	uxtb	r2, r3
 8010134:	697b      	ldr	r3, [r7, #20]
 8010136:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 8010138:	697b      	ldr	r3, [r7, #20]
 801013a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 801013e:	3b01      	subs	r3, #1
 8010140:	0c1b      	lsrs	r3, r3, #16
 8010142:	b2da      	uxtb	r2, r3
 8010144:	697b      	ldr	r3, [r7, #20]
 8010146:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8010148:	697b      	ldr	r3, [r7, #20]
 801014a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 801014e:	3b01      	subs	r3, #1
 8010150:	0a1b      	lsrs	r3, r3, #8
 8010152:	b2da      	uxtb	r2, r3
 8010154:	697b      	ldr	r3, [r7, #20]
 8010156:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8010158:	697b      	ldr	r3, [r7, #20]
 801015a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 801015e:	b2db      	uxtb	r3, r3
 8010160:	3b01      	subs	r3, #1
 8010162:	b2da      	uxtb	r2, r3
 8010164:	697b      	ldr	r3, [r7, #20]
 8010166:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8010168:	697b      	ldr	r3, [r7, #20]
 801016a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 801016e:	161b      	asrs	r3, r3, #24
 8010170:	b2da      	uxtb	r2, r3
 8010172:	697b      	ldr	r3, [r7, #20]
 8010174:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8010176:	697b      	ldr	r3, [r7, #20]
 8010178:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 801017c:	141b      	asrs	r3, r3, #16
 801017e:	b2da      	uxtb	r2, r3
 8010180:	697b      	ldr	r3, [r7, #20]
 8010182:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8010184:	697b      	ldr	r3, [r7, #20]
 8010186:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 801018a:	0a1b      	lsrs	r3, r3, #8
 801018c:	b29b      	uxth	r3, r3
 801018e:	b2da      	uxtb	r2, r3
 8010190:	697b      	ldr	r3, [r7, #20]
 8010192:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8010194:	697b      	ldr	r3, [r7, #20]
 8010196:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 801019a:	b2da      	uxtb	r2, r3
 801019c:	697b      	ldr	r3, [r7, #20]
 801019e:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 80101a0:	697b      	ldr	r3, [r7, #20]
 80101a2:	2208      	movs	r2, #8
 80101a4:	60da      	str	r2, [r3, #12]

  return 0;
 80101a6:	2300      	movs	r3, #0

}
 80101a8:	4618      	mov	r0, r3
 80101aa:	3718      	adds	r7, #24
 80101ac:	46bd      	mov	sp, r7
 80101ae:	bd80      	pop	{r7, pc}

080101b0 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80101b0:	b580      	push	{r7, lr}
 80101b2:	b088      	sub	sp, #32
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	60f8      	str	r0, [r7, #12]
 80101b8:	460b      	mov	r3, r1
 80101ba:	607a      	str	r2, [r7, #4]
 80101bc:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	32b0      	adds	r2, #176	@ 0xb0
 80101c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101cc:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80101ce:	69bb      	ldr	r3, [r7, #24]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d102      	bne.n	80101da <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 80101d4:	f04f 33ff 	mov.w	r3, #4294967295
 80101d8:	e09a      	b.n	8010310 <SCSI_ReadCapacity16+0x160>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80101e0:	68fa      	ldr	r2, [r7, #12]
 80101e2:	33b0      	adds	r3, #176	@ 0xb0
 80101e4:	009b      	lsls	r3, r3, #2
 80101e6:	4413      	add	r3, r2
 80101e8:	685b      	ldr	r3, [r3, #4]
 80101ea:	685b      	ldr	r3, [r3, #4]
 80101ec:	69ba      	ldr	r2, [r7, #24]
 80101ee:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 80101f2:	69ba      	ldr	r2, [r7, #24]
 80101f4:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 80101f8:	7af8      	ldrb	r0, [r7, #11]
 80101fa:	4798      	blx	r3
 80101fc:	4603      	mov	r3, r0
 80101fe:	75fb      	strb	r3, [r7, #23]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8010200:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d104      	bne.n	8010212 <SCSI_ReadCapacity16+0x62>
 8010208:	69bb      	ldr	r3, [r7, #24]
 801020a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 801020e:	2b02      	cmp	r3, #2
 8010210:	d108      	bne.n	8010224 <SCSI_ReadCapacity16+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010212:	7af9      	ldrb	r1, [r7, #11]
 8010214:	233a      	movs	r3, #58	@ 0x3a
 8010216:	2202      	movs	r2, #2
 8010218:	68f8      	ldr	r0, [r7, #12]
 801021a:	f000 fa08 	bl	801062e <SCSI_SenseCode>
    return -1;
 801021e:	f04f 33ff 	mov.w	r3, #4294967295
 8010222:	e075      	b.n	8010310 <SCSI_ReadCapacity16+0x160>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	330a      	adds	r3, #10
 8010228:	781b      	ldrb	r3, [r3, #0]
 801022a:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	330b      	adds	r3, #11
 8010230:	781b      	ldrb	r3, [r3, #0]
 8010232:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010234:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	330c      	adds	r3, #12
 801023a:	781b      	ldrb	r3, [r3, #0]
 801023c:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 801023e:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 8010240:	687a      	ldr	r2, [r7, #4]
 8010242:	320d      	adds	r2, #13
 8010244:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8010246:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8010248:	69bb      	ldr	r3, [r7, #24]
 801024a:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 801024c:	2300      	movs	r3, #0
 801024e:	61fb      	str	r3, [r7, #28]
 8010250:	e008      	b.n	8010264 <SCSI_ReadCapacity16+0xb4>
  {
    hmsc->bot_data[idx] = 0U;
 8010252:	69ba      	ldr	r2, [r7, #24]
 8010254:	69fb      	ldr	r3, [r7, #28]
 8010256:	4413      	add	r3, r2
 8010258:	3310      	adds	r3, #16
 801025a:	2200      	movs	r2, #0
 801025c:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 801025e:	69fb      	ldr	r3, [r7, #28]
 8010260:	3301      	adds	r3, #1
 8010262:	61fb      	str	r3, [r7, #28]
 8010264:	69bb      	ldr	r3, [r7, #24]
 8010266:	68db      	ldr	r3, [r3, #12]
 8010268:	69fa      	ldr	r2, [r7, #28]
 801026a:	429a      	cmp	r2, r3
 801026c:	d3f1      	bcc.n	8010252 <SCSI_ReadCapacity16+0xa2>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 801026e:	69bb      	ldr	r3, [r7, #24]
 8010270:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8010274:	3b01      	subs	r3, #1
 8010276:	0e1b      	lsrs	r3, r3, #24
 8010278:	b2da      	uxtb	r2, r3
 801027a:	69bb      	ldr	r3, [r7, #24]
 801027c:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 801027e:	69bb      	ldr	r3, [r7, #24]
 8010280:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8010284:	3b01      	subs	r3, #1
 8010286:	0c1b      	lsrs	r3, r3, #16
 8010288:	b2da      	uxtb	r2, r3
 801028a:	69bb      	ldr	r3, [r7, #24]
 801028c:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 801028e:	69bb      	ldr	r3, [r7, #24]
 8010290:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8010294:	3b01      	subs	r3, #1
 8010296:	0a1b      	lsrs	r3, r3, #8
 8010298:	b2da      	uxtb	r2, r3
 801029a:	69bb      	ldr	r3, [r7, #24]
 801029c:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 801029e:	69bb      	ldr	r3, [r7, #24]
 80102a0:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80102a4:	b2db      	uxtb	r3, r3
 80102a6:	3b01      	subs	r3, #1
 80102a8:	b2da      	uxtb	r2, r3
 80102aa:	69bb      	ldr	r3, [r7, #24]
 80102ac:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 80102ae:	69bb      	ldr	r3, [r7, #24]
 80102b0:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80102b4:	161b      	asrs	r3, r3, #24
 80102b6:	b2da      	uxtb	r2, r3
 80102b8:	69bb      	ldr	r3, [r7, #24]
 80102ba:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 80102bc:	69bb      	ldr	r3, [r7, #24]
 80102be:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80102c2:	141b      	asrs	r3, r3, #16
 80102c4:	b2da      	uxtb	r2, r3
 80102c6:	69bb      	ldr	r3, [r7, #24]
 80102c8:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 80102ca:	69bb      	ldr	r3, [r7, #24]
 80102cc:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80102d0:	0a1b      	lsrs	r3, r3, #8
 80102d2:	b29b      	uxth	r3, r3
 80102d4:	b2da      	uxtb	r2, r3
 80102d6:	69bb      	ldr	r3, [r7, #24]
 80102d8:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 80102da:	69bb      	ldr	r3, [r7, #24]
 80102dc:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80102e0:	b2da      	uxtb	r2, r3
 80102e2:	69bb      	ldr	r3, [r7, #24]
 80102e4:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	330a      	adds	r3, #10
 80102ea:	781b      	ldrb	r3, [r3, #0]
 80102ec:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	330b      	adds	r3, #11
 80102f2:	781b      	ldrb	r3, [r3, #0]
 80102f4:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80102f6:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	330c      	adds	r3, #12
 80102fc:	781b      	ldrb	r3, [r3, #0]
 80102fe:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8010300:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 8010302:	687a      	ldr	r2, [r7, #4]
 8010304:	320d      	adds	r2, #13
 8010306:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8010308:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 801030a:	69bb      	ldr	r3, [r7, #24]
 801030c:	60da      	str	r2, [r3, #12]

  return 0;
 801030e:	2300      	movs	r3, #0
}
 8010310:	4618      	mov	r0, r3
 8010312:	3720      	adds	r7, #32
 8010314:	46bd      	mov	sp, r7
 8010316:	bd80      	pop	{r7, pc}

08010318 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010318:	b580      	push	{r7, lr}
 801031a:	b088      	sub	sp, #32
 801031c:	af00      	add	r7, sp, #0
 801031e:	60f8      	str	r0, [r7, #12]
 8010320:	460b      	mov	r3, r1
 8010322:	607a      	str	r2, [r7, #4]
 8010324:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	32b0      	adds	r2, #176	@ 0xb0
 8010330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010334:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8010336:	69bb      	ldr	r3, [r7, #24]
 8010338:	2b00      	cmp	r3, #0
 801033a:	d102      	bne.n	8010342 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 801033c:	f04f 33ff 	mov.w	r3, #4294967295
 8010340:	e061      	b.n	8010406 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010348:	68fa      	ldr	r2, [r7, #12]
 801034a:	33b0      	adds	r3, #176	@ 0xb0
 801034c:	009b      	lsls	r3, r3, #2
 801034e:	4413      	add	r3, r2
 8010350:	685b      	ldr	r3, [r3, #4]
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	f107 0214 	add.w	r2, r7, #20
 8010358:	f107 0110 	add.w	r1, r7, #16
 801035c:	7af8      	ldrb	r0, [r7, #11]
 801035e:	4798      	blx	r3
 8010360:	4603      	mov	r3, r0
 8010362:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8010364:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010368:	2b00      	cmp	r3, #0
 801036a:	d104      	bne.n	8010376 <SCSI_ReadFormatCapacity+0x5e>
 801036c:	69bb      	ldr	r3, [r7, #24]
 801036e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010372:	2b02      	cmp	r3, #2
 8010374:	d108      	bne.n	8010388 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010376:	7af9      	ldrb	r1, [r7, #11]
 8010378:	233a      	movs	r3, #58	@ 0x3a
 801037a:	2202      	movs	r2, #2
 801037c:	68f8      	ldr	r0, [r7, #12]
 801037e:	f000 f956 	bl	801062e <SCSI_SenseCode>
    return -1;
 8010382:	f04f 33ff 	mov.w	r3, #4294967295
 8010386:	e03e      	b.n	8010406 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 8010388:	2300      	movs	r3, #0
 801038a:	83fb      	strh	r3, [r7, #30]
 801038c:	e007      	b.n	801039e <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 801038e:	8bfb      	ldrh	r3, [r7, #30]
 8010390:	69ba      	ldr	r2, [r7, #24]
 8010392:	4413      	add	r3, r2
 8010394:	2200      	movs	r2, #0
 8010396:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8010398:	8bfb      	ldrh	r3, [r7, #30]
 801039a:	3301      	adds	r3, #1
 801039c:	83fb      	strh	r3, [r7, #30]
 801039e:	8bfb      	ldrh	r3, [r7, #30]
 80103a0:	2b0b      	cmp	r3, #11
 80103a2:	d9f4      	bls.n	801038e <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 80103a4:	69bb      	ldr	r3, [r7, #24]
 80103a6:	2208      	movs	r2, #8
 80103a8:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 80103aa:	693b      	ldr	r3, [r7, #16]
 80103ac:	3b01      	subs	r3, #1
 80103ae:	0e1b      	lsrs	r3, r3, #24
 80103b0:	b2da      	uxtb	r2, r3
 80103b2:	69bb      	ldr	r3, [r7, #24]
 80103b4:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 80103b6:	693b      	ldr	r3, [r7, #16]
 80103b8:	3b01      	subs	r3, #1
 80103ba:	0c1b      	lsrs	r3, r3, #16
 80103bc:	b2da      	uxtb	r2, r3
 80103be:	69bb      	ldr	r3, [r7, #24]
 80103c0:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 80103c2:	693b      	ldr	r3, [r7, #16]
 80103c4:	3b01      	subs	r3, #1
 80103c6:	0a1b      	lsrs	r3, r3, #8
 80103c8:	b2da      	uxtb	r2, r3
 80103ca:	69bb      	ldr	r3, [r7, #24]
 80103cc:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 80103ce:	693b      	ldr	r3, [r7, #16]
 80103d0:	b2db      	uxtb	r3, r3
 80103d2:	3b01      	subs	r3, #1
 80103d4:	b2da      	uxtb	r2, r3
 80103d6:	69bb      	ldr	r3, [r7, #24]
 80103d8:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 80103da:	69bb      	ldr	r3, [r7, #24]
 80103dc:	2202      	movs	r2, #2
 80103de:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 80103e0:	8abb      	ldrh	r3, [r7, #20]
 80103e2:	141b      	asrs	r3, r3, #16
 80103e4:	b2da      	uxtb	r2, r3
 80103e6:	69bb      	ldr	r3, [r7, #24]
 80103e8:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 80103ea:	8abb      	ldrh	r3, [r7, #20]
 80103ec:	0a1b      	lsrs	r3, r3, #8
 80103ee:	b29b      	uxth	r3, r3
 80103f0:	b2da      	uxtb	r2, r3
 80103f2:	69bb      	ldr	r3, [r7, #24]
 80103f4:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 80103f6:	8abb      	ldrh	r3, [r7, #20]
 80103f8:	b2da      	uxtb	r2, r3
 80103fa:	69bb      	ldr	r3, [r7, #24]
 80103fc:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 80103fe:	69bb      	ldr	r3, [r7, #24]
 8010400:	220c      	movs	r2, #12
 8010402:	60da      	str	r2, [r3, #12]

  return 0;
 8010404:	2300      	movs	r3, #0
}
 8010406:	4618      	mov	r0, r3
 8010408:	3720      	adds	r7, #32
 801040a:	46bd      	mov	sp, r7
 801040c:	bd80      	pop	{r7, pc}
	...

08010410 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b086      	sub	sp, #24
 8010414:	af00      	add	r7, sp, #0
 8010416:	60f8      	str	r0, [r7, #12]
 8010418:	460b      	mov	r3, r1
 801041a:	607a      	str	r2, [r7, #4]
 801041c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	32b0      	adds	r2, #176	@ 0xb0
 8010428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801042c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 801042e:	2304      	movs	r3, #4
 8010430:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8010432:	693b      	ldr	r3, [r7, #16]
 8010434:	2b00      	cmp	r3, #0
 8010436:	d102      	bne.n	801043e <SCSI_ModeSense6+0x2e>
  {
    return -1;
 8010438:	f04f 33ff 	mov.w	r3, #4294967295
 801043c:	e027      	b.n	801048e <SCSI_ModeSense6+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010444:	68fa      	ldr	r2, [r7, #12]
 8010446:	33b0      	adds	r3, #176	@ 0xb0
 8010448:	009b      	lsls	r3, r3, #2
 801044a:	4413      	add	r3, r2
 801044c:	685b      	ldr	r3, [r3, #4]
 801044e:	68db      	ldr	r3, [r3, #12]
 8010450:	7afa      	ldrb	r2, [r7, #11]
 8010452:	4610      	mov	r0, r2
 8010454:	4798      	blx	r3
 8010456:	4603      	mov	r3, r0
 8010458:	2b00      	cmp	r3, #0
 801045a:	d006      	beq.n	801046a <SCSI_ModeSense6+0x5a>
  {
    MSC_Mode_Sense6_data[2] |= 0x80U;
 801045c:	4b0e      	ldr	r3, [pc, #56]	@ (8010498 <SCSI_ModeSense6+0x88>)
 801045e:	789b      	ldrb	r3, [r3, #2]
 8010460:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010464:	b2da      	uxtb	r2, r3
 8010466:	4b0c      	ldr	r3, [pc, #48]	@ (8010498 <SCSI_ModeSense6+0x88>)
 8010468:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	3304      	adds	r3, #4
 801046e:	781b      	ldrb	r3, [r3, #0]
 8010470:	461a      	mov	r2, r3
 8010472:	8afb      	ldrh	r3, [r7, #22]
 8010474:	4293      	cmp	r3, r2
 8010476:	d303      	bcc.n	8010480 <SCSI_ModeSense6+0x70>
  {
    len = params[4];
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	3304      	adds	r3, #4
 801047c:	781b      	ldrb	r3, [r3, #0]
 801047e:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8010480:	8afb      	ldrh	r3, [r7, #22]
 8010482:	461a      	mov	r2, r3
 8010484:	4904      	ldr	r1, [pc, #16]	@ (8010498 <SCSI_ModeSense6+0x88>)
 8010486:	6938      	ldr	r0, [r7, #16]
 8010488:	f000 fe3e 	bl	8011108 <SCSI_UpdateBotData>

  return 0;
 801048c:	2300      	movs	r3, #0
}
 801048e:	4618      	mov	r0, r3
 8010490:	3718      	adds	r7, #24
 8010492:	46bd      	mov	sp, r7
 8010494:	bd80      	pop	{r7, pc}
 8010496:	bf00      	nop
 8010498:	200000ac 	.word	0x200000ac

0801049c <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801049c:	b580      	push	{r7, lr}
 801049e:	b086      	sub	sp, #24
 80104a0:	af00      	add	r7, sp, #0
 80104a2:	60f8      	str	r0, [r7, #12]
 80104a4:	460b      	mov	r3, r1
 80104a6:	607a      	str	r2, [r7, #4]
 80104a8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	32b0      	adds	r2, #176	@ 0xb0
 80104b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104b8:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 80104ba:	2308      	movs	r3, #8
 80104bc:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80104be:	693b      	ldr	r3, [r7, #16]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d102      	bne.n	80104ca <SCSI_ModeSense10+0x2e>
  {
    return -1;
 80104c4:	f04f 33ff 	mov.w	r3, #4294967295
 80104c8:	e027      	b.n	801051a <SCSI_ModeSense10+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80104d0:	68fa      	ldr	r2, [r7, #12]
 80104d2:	33b0      	adds	r3, #176	@ 0xb0
 80104d4:	009b      	lsls	r3, r3, #2
 80104d6:	4413      	add	r3, r2
 80104d8:	685b      	ldr	r3, [r3, #4]
 80104da:	68db      	ldr	r3, [r3, #12]
 80104dc:	7afa      	ldrb	r2, [r7, #11]
 80104de:	4610      	mov	r0, r2
 80104e0:	4798      	blx	r3
 80104e2:	4603      	mov	r3, r0
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d006      	beq.n	80104f6 <SCSI_ModeSense10+0x5a>
  {
    MSC_Mode_Sense10_data[3] |= 0x80U;
 80104e8:	4b0e      	ldr	r3, [pc, #56]	@ (8010524 <SCSI_ModeSense10+0x88>)
 80104ea:	78db      	ldrb	r3, [r3, #3]
 80104ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80104f0:	b2da      	uxtb	r2, r3
 80104f2:	4b0c      	ldr	r3, [pc, #48]	@ (8010524 <SCSI_ModeSense10+0x88>)
 80104f4:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	3308      	adds	r3, #8
 80104fa:	781b      	ldrb	r3, [r3, #0]
 80104fc:	461a      	mov	r2, r3
 80104fe:	8afb      	ldrh	r3, [r7, #22]
 8010500:	4293      	cmp	r3, r2
 8010502:	d303      	bcc.n	801050c <SCSI_ModeSense10+0x70>
  {
    len = params[8];
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	3308      	adds	r3, #8
 8010508:	781b      	ldrb	r3, [r3, #0]
 801050a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 801050c:	8afb      	ldrh	r3, [r7, #22]
 801050e:	461a      	mov	r2, r3
 8010510:	4904      	ldr	r1, [pc, #16]	@ (8010524 <SCSI_ModeSense10+0x88>)
 8010512:	6938      	ldr	r0, [r7, #16]
 8010514:	f000 fdf8 	bl	8011108 <SCSI_UpdateBotData>

  return 0;
 8010518:	2300      	movs	r3, #0
}
 801051a:	4618      	mov	r0, r3
 801051c:	3718      	adds	r7, #24
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}
 8010522:	bf00      	nop
 8010524:	200000b0 	.word	0x200000b0

08010528 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010528:	b580      	push	{r7, lr}
 801052a:	b086      	sub	sp, #24
 801052c:	af00      	add	r7, sp, #0
 801052e:	60f8      	str	r0, [r7, #12]
 8010530:	460b      	mov	r3, r1
 8010532:	607a      	str	r2, [r7, #4]
 8010534:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	32b0      	adds	r2, #176	@ 0xb0
 8010540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010544:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8010546:	693b      	ldr	r3, [r7, #16]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d102      	bne.n	8010552 <SCSI_RequestSense+0x2a>
  {
    return -1;
 801054c:	f04f 33ff 	mov.w	r3, #4294967295
 8010550:	e069      	b.n	8010626 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8010552:	693b      	ldr	r3, [r7, #16]
 8010554:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010558:	2b00      	cmp	r3, #0
 801055a:	d10a      	bne.n	8010572 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801055c:	693b      	ldr	r3, [r7, #16]
 801055e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010562:	2320      	movs	r3, #32
 8010564:	2205      	movs	r2, #5
 8010566:	68f8      	ldr	r0, [r7, #12]
 8010568:	f000 f861 	bl	801062e <SCSI_SenseCode>
    return -1;
 801056c:	f04f 33ff 	mov.w	r3, #4294967295
 8010570:	e059      	b.n	8010626 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8010572:	2300      	movs	r3, #0
 8010574:	75fb      	strb	r3, [r7, #23]
 8010576:	e007      	b.n	8010588 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 8010578:	7dfb      	ldrb	r3, [r7, #23]
 801057a:	693a      	ldr	r2, [r7, #16]
 801057c:	4413      	add	r3, r2
 801057e:	2200      	movs	r2, #0
 8010580:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8010582:	7dfb      	ldrb	r3, [r7, #23]
 8010584:	3301      	adds	r3, #1
 8010586:	75fb      	strb	r3, [r7, #23]
 8010588:	7dfb      	ldrb	r3, [r7, #23]
 801058a:	2b11      	cmp	r3, #17
 801058c:	d9f4      	bls.n	8010578 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 801058e:	693b      	ldr	r3, [r7, #16]
 8010590:	2270      	movs	r2, #112	@ 0x70
 8010592:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8010594:	693b      	ldr	r3, [r7, #16]
 8010596:	220c      	movs	r2, #12
 8010598:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 801059a:	693b      	ldr	r3, [r7, #16]
 801059c:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 80105a0:	693b      	ldr	r3, [r7, #16]
 80105a2:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80105a6:	429a      	cmp	r2, r3
 80105a8:	d02e      	beq.n	8010608 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 80105aa:	693b      	ldr	r3, [r7, #16]
 80105ac:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80105b0:	461a      	mov	r2, r3
 80105b2:	693b      	ldr	r3, [r7, #16]
 80105b4:	3248      	adds	r2, #72	@ 0x48
 80105b6:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 80105ba:	693b      	ldr	r3, [r7, #16]
 80105bc:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 80105be:	693b      	ldr	r3, [r7, #16]
 80105c0:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80105c4:	693a      	ldr	r2, [r7, #16]
 80105c6:	3348      	adds	r3, #72	@ 0x48
 80105c8:	00db      	lsls	r3, r3, #3
 80105ca:	4413      	add	r3, r2
 80105cc:	791a      	ldrb	r2, [r3, #4]
 80105ce:	693b      	ldr	r3, [r7, #16]
 80105d0:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 80105d2:	693b      	ldr	r3, [r7, #16]
 80105d4:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80105d8:	693a      	ldr	r2, [r7, #16]
 80105da:	3348      	adds	r3, #72	@ 0x48
 80105dc:	00db      	lsls	r3, r3, #3
 80105de:	4413      	add	r3, r2
 80105e0:	795a      	ldrb	r2, [r3, #5]
 80105e2:	693b      	ldr	r3, [r7, #16]
 80105e4:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 80105e6:	693b      	ldr	r3, [r7, #16]
 80105e8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80105ec:	3301      	adds	r3, #1
 80105ee:	b2da      	uxtb	r2, r3
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 80105f6:	693b      	ldr	r3, [r7, #16]
 80105f8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80105fc:	2b04      	cmp	r3, #4
 80105fe:	d103      	bne.n	8010608 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 8010600:	693b      	ldr	r3, [r7, #16]
 8010602:	2200      	movs	r2, #0
 8010604:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8010608:	693b      	ldr	r3, [r7, #16]
 801060a:	2212      	movs	r2, #18
 801060c:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	3304      	adds	r3, #4
 8010612:	781b      	ldrb	r3, [r3, #0]
 8010614:	2b12      	cmp	r3, #18
 8010616:	d805      	bhi.n	8010624 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	3304      	adds	r3, #4
 801061c:	781b      	ldrb	r3, [r3, #0]
 801061e:	461a      	mov	r2, r3
 8010620:	693b      	ldr	r3, [r7, #16]
 8010622:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8010624:	2300      	movs	r3, #0
}
 8010626:	4618      	mov	r0, r3
 8010628:	3718      	adds	r7, #24
 801062a:	46bd      	mov	sp, r7
 801062c:	bd80      	pop	{r7, pc}

0801062e <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 801062e:	b480      	push	{r7}
 8010630:	b085      	sub	sp, #20
 8010632:	af00      	add	r7, sp, #0
 8010634:	6078      	str	r0, [r7, #4]
 8010636:	4608      	mov	r0, r1
 8010638:	4611      	mov	r1, r2
 801063a:	461a      	mov	r2, r3
 801063c:	4603      	mov	r3, r0
 801063e:	70fb      	strb	r3, [r7, #3]
 8010640:	460b      	mov	r3, r1
 8010642:	70bb      	strb	r3, [r7, #2]
 8010644:	4613      	mov	r3, r2
 8010646:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	32b0      	adds	r2, #176	@ 0xb0
 8010652:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010656:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d02c      	beq.n	80106b8 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010664:	461a      	mov	r2, r3
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	3248      	adds	r2, #72	@ 0x48
 801066a:	78b9      	ldrb	r1, [r7, #2]
 801066c:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010676:	68fa      	ldr	r2, [r7, #12]
 8010678:	3348      	adds	r3, #72	@ 0x48
 801067a:	00db      	lsls	r3, r3, #3
 801067c:	4413      	add	r3, r2
 801067e:	787a      	ldrb	r2, [r7, #1]
 8010680:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010688:	68fa      	ldr	r2, [r7, #12]
 801068a:	3348      	adds	r3, #72	@ 0x48
 801068c:	00db      	lsls	r3, r3, #3
 801068e:	4413      	add	r3, r2
 8010690:	2200      	movs	r2, #0
 8010692:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 801069a:	3301      	adds	r3, #1
 801069c:	b2da      	uxtb	r2, r3
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80106aa:	2b04      	cmp	r3, #4
 80106ac:	d105      	bne.n	80106ba <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	2200      	movs	r2, #0
 80106b2:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 80106b6:	e000      	b.n	80106ba <SCSI_SenseCode+0x8c>
    return;
 80106b8:	bf00      	nop
  }
}
 80106ba:	3714      	adds	r7, #20
 80106bc:	46bd      	mov	sp, r7
 80106be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c2:	4770      	bx	lr

080106c4 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b086      	sub	sp, #24
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	60f8      	str	r0, [r7, #12]
 80106cc:	460b      	mov	r3, r1
 80106ce:	607a      	str	r2, [r7, #4]
 80106d0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	32b0      	adds	r2, #176	@ 0xb0
 80106dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106e0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80106e2:	697b      	ldr	r3, [r7, #20]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d102      	bne.n	80106ee <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 80106e8:	f04f 33ff 	mov.w	r3, #4294967295
 80106ec:	e03b      	b.n	8010766 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 80106ee:	697b      	ldr	r3, [r7, #20]
 80106f0:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	d10f      	bne.n	8010718 <SCSI_StartStopUnit+0x54>
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	3304      	adds	r3, #4
 80106fc:	781b      	ldrb	r3, [r3, #0]
 80106fe:	f003 0303 	and.w	r3, r3, #3
 8010702:	2b02      	cmp	r3, #2
 8010704:	d108      	bne.n	8010718 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8010706:	7af9      	ldrb	r1, [r7, #11]
 8010708:	2324      	movs	r3, #36	@ 0x24
 801070a:	2205      	movs	r2, #5
 801070c:	68f8      	ldr	r0, [r7, #12]
 801070e:	f7ff ff8e 	bl	801062e <SCSI_SenseCode>

    return -1;
 8010712:	f04f 33ff 	mov.w	r3, #4294967295
 8010716:	e026      	b.n	8010766 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	3304      	adds	r3, #4
 801071c:	781b      	ldrb	r3, [r3, #0]
 801071e:	f003 0303 	and.w	r3, r3, #3
 8010722:	2b01      	cmp	r3, #1
 8010724:	d104      	bne.n	8010730 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8010726:	697b      	ldr	r3, [r7, #20]
 8010728:	2200      	movs	r2, #0
 801072a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 801072e:	e016      	b.n	801075e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	3304      	adds	r3, #4
 8010734:	781b      	ldrb	r3, [r3, #0]
 8010736:	f003 0303 	and.w	r3, r3, #3
 801073a:	2b02      	cmp	r3, #2
 801073c:	d104      	bne.n	8010748 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 801073e:	697b      	ldr	r3, [r7, #20]
 8010740:	2202      	movs	r2, #2
 8010742:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8010746:	e00a      	b.n	801075e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	3304      	adds	r3, #4
 801074c:	781b      	ldrb	r3, [r3, #0]
 801074e:	f003 0303 	and.w	r3, r3, #3
 8010752:	2b03      	cmp	r3, #3
 8010754:	d103      	bne.n	801075e <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8010756:	697b      	ldr	r3, [r7, #20]
 8010758:	2200      	movs	r2, #0
 801075a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 801075e:	697b      	ldr	r3, [r7, #20]
 8010760:	2200      	movs	r2, #0
 8010762:	60da      	str	r2, [r3, #12]

  return 0;
 8010764:	2300      	movs	r3, #0
}
 8010766:	4618      	mov	r0, r3
 8010768:	3718      	adds	r7, #24
 801076a:	46bd      	mov	sp, r7
 801076c:	bd80      	pop	{r7, pc}

0801076e <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801076e:	b480      	push	{r7}
 8010770:	b087      	sub	sp, #28
 8010772:	af00      	add	r7, sp, #0
 8010774:	60f8      	str	r0, [r7, #12]
 8010776:	460b      	mov	r3, r1
 8010778:	607a      	str	r2, [r7, #4]
 801077a:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	32b0      	adds	r2, #176	@ 0xb0
 8010786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801078a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 801078c:	697b      	ldr	r3, [r7, #20]
 801078e:	2b00      	cmp	r3, #0
 8010790:	d102      	bne.n	8010798 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 8010792:	f04f 33ff 	mov.w	r3, #4294967295
 8010796:	e011      	b.n	80107bc <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	3304      	adds	r3, #4
 801079c:	781b      	ldrb	r3, [r3, #0]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d104      	bne.n	80107ac <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80107a2:	697b      	ldr	r3, [r7, #20]
 80107a4:	2200      	movs	r2, #0
 80107a6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 80107aa:	e003      	b.n	80107b4 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 80107ac:	697b      	ldr	r3, [r7, #20]
 80107ae:	2201      	movs	r2, #1
 80107b0:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 80107b4:	697b      	ldr	r3, [r7, #20]
 80107b6:	2200      	movs	r2, #0
 80107b8:	60da      	str	r2, [r3, #12]

  return 0;
 80107ba:	2300      	movs	r3, #0
}
 80107bc:	4618      	mov	r0, r3
 80107be:	371c      	adds	r7, #28
 80107c0:	46bd      	mov	sp, r7
 80107c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c6:	4770      	bx	lr

080107c8 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80107c8:	b580      	push	{r7, lr}
 80107ca:	b086      	sub	sp, #24
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	60f8      	str	r0, [r7, #12]
 80107d0:	460b      	mov	r3, r1
 80107d2:	607a      	str	r2, [r7, #4]
 80107d4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	32b0      	adds	r2, #176	@ 0xb0
 80107e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107e4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d102      	bne.n	80107f2 <SCSI_Read10+0x2a>
  {
    return -1;
 80107ec:	f04f 33ff 	mov.w	r3, #4294967295
 80107f0:	e090      	b.n	8010914 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80107f2:	697b      	ldr	r3, [r7, #20]
 80107f4:	7a1b      	ldrb	r3, [r3, #8]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	f040 8082 	bne.w	8010900 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 80107fc:	697b      	ldr	r3, [r7, #20]
 80107fe:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010802:	b25b      	sxtb	r3, r3
 8010804:	2b00      	cmp	r3, #0
 8010806:	db0a      	blt.n	801081e <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010808:	697b      	ldr	r3, [r7, #20]
 801080a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801080e:	2320      	movs	r3, #32
 8010810:	2205      	movs	r2, #5
 8010812:	68f8      	ldr	r0, [r7, #12]
 8010814:	f7ff ff0b 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010818:	f04f 33ff 	mov.w	r3, #4294967295
 801081c:	e07a      	b.n	8010914 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 801081e:	697b      	ldr	r3, [r7, #20]
 8010820:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010824:	2b02      	cmp	r3, #2
 8010826:	d108      	bne.n	801083a <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010828:	7af9      	ldrb	r1, [r7, #11]
 801082a:	233a      	movs	r3, #58	@ 0x3a
 801082c:	2202      	movs	r2, #2
 801082e:	68f8      	ldr	r0, [r7, #12]
 8010830:	f7ff fefd 	bl	801062e <SCSI_SenseCode>

      return -1;
 8010834:	f04f 33ff 	mov.w	r3, #4294967295
 8010838:	e06c      	b.n	8010914 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010840:	68fa      	ldr	r2, [r7, #12]
 8010842:	33b0      	adds	r3, #176	@ 0xb0
 8010844:	009b      	lsls	r3, r3, #2
 8010846:	4413      	add	r3, r2
 8010848:	685b      	ldr	r3, [r3, #4]
 801084a:	689b      	ldr	r3, [r3, #8]
 801084c:	7afa      	ldrb	r2, [r7, #11]
 801084e:	4610      	mov	r0, r2
 8010850:	4798      	blx	r3
 8010852:	4603      	mov	r3, r0
 8010854:	2b00      	cmp	r3, #0
 8010856:	d008      	beq.n	801086a <SCSI_Read10+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010858:	7af9      	ldrb	r1, [r7, #11]
 801085a:	233a      	movs	r3, #58	@ 0x3a
 801085c:	2202      	movs	r2, #2
 801085e:	68f8      	ldr	r0, [r7, #12]
 8010860:	f7ff fee5 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010864:	f04f 33ff 	mov.w	r3, #4294967295
 8010868:	e054      	b.n	8010914 <SCSI_Read10+0x14c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	3302      	adds	r3, #2
 801086e:	781b      	ldrb	r3, [r3, #0]
 8010870:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	3303      	adds	r3, #3
 8010876:	781b      	ldrb	r3, [r3, #0]
 8010878:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 801087a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	3304      	adds	r3, #4
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8010884:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8010886:	687a      	ldr	r2, [r7, #4]
 8010888:	3205      	adds	r2, #5
 801088a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 801088c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 801088e:	697b      	ldr	r3, [r7, #20]
 8010890:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	3307      	adds	r3, #7
 8010898:	781b      	ldrb	r3, [r3, #0]
 801089a:	021b      	lsls	r3, r3, #8
 801089c:	687a      	ldr	r2, [r7, #4]
 801089e:	3208      	adds	r2, #8
 80108a0:	7812      	ldrb	r2, [r2, #0]
 80108a2:	431a      	orrs	r2, r3
 80108a4:	697b      	ldr	r3, [r7, #20]
 80108a6:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 80108b0:	697b      	ldr	r3, [r7, #20]
 80108b2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80108b6:	7af9      	ldrb	r1, [r7, #11]
 80108b8:	68f8      	ldr	r0, [r7, #12]
 80108ba:	f000 fadc 	bl	8010e76 <SCSI_CheckAddressRange>
 80108be:	4603      	mov	r3, r0
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	da02      	bge.n	80108ca <SCSI_Read10+0x102>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 80108c4:	f04f 33ff 	mov.w	r3, #4294967295
 80108c8:	e024      	b.n	8010914 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 80108ca:	697b      	ldr	r3, [r7, #20]
 80108cc:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80108d0:	697b      	ldr	r3, [r7, #20]
 80108d2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80108d6:	6979      	ldr	r1, [r7, #20]
 80108d8:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 80108dc:	fb01 f303 	mul.w	r3, r1, r3
 80108e0:	429a      	cmp	r2, r3
 80108e2:	d00a      	beq.n	80108fa <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80108e4:	697b      	ldr	r3, [r7, #20]
 80108e6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80108ea:	2320      	movs	r3, #32
 80108ec:	2205      	movs	r2, #5
 80108ee:	68f8      	ldr	r0, [r7, #12]
 80108f0:	f7ff fe9d 	bl	801062e <SCSI_SenseCode>
      return -1;
 80108f4:	f04f 33ff 	mov.w	r3, #4294967295
 80108f8:	e00c      	b.n	8010914 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 80108fa:	697b      	ldr	r3, [r7, #20]
 80108fc:	2202      	movs	r2, #2
 80108fe:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8010900:	697b      	ldr	r3, [r7, #20]
 8010902:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010906:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8010908:	7afb      	ldrb	r3, [r7, #11]
 801090a:	4619      	mov	r1, r3
 801090c:	68f8      	ldr	r0, [r7, #12]
 801090e:	f000 fadf 	bl	8010ed0 <SCSI_ProcessRead>
 8010912:	4603      	mov	r3, r0
}
 8010914:	4618      	mov	r0, r3
 8010916:	3718      	adds	r7, #24
 8010918:	46bd      	mov	sp, r7
 801091a:	bd80      	pop	{r7, pc}

0801091c <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801091c:	b580      	push	{r7, lr}
 801091e:	b086      	sub	sp, #24
 8010920:	af00      	add	r7, sp, #0
 8010922:	60f8      	str	r0, [r7, #12]
 8010924:	460b      	mov	r3, r1
 8010926:	607a      	str	r2, [r7, #4]
 8010928:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801092a:	68fb      	ldr	r3, [r7, #12]
 801092c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	32b0      	adds	r2, #176	@ 0xb0
 8010934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010938:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 801093a:	697b      	ldr	r3, [r7, #20]
 801093c:	2b00      	cmp	r3, #0
 801093e:	d102      	bne.n	8010946 <SCSI_Read12+0x2a>
  {
    return -1;
 8010940:	f04f 33ff 	mov.w	r3, #4294967295
 8010944:	e09a      	b.n	8010a7c <SCSI_Read12+0x160>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8010946:	697b      	ldr	r3, [r7, #20]
 8010948:	7a1b      	ldrb	r3, [r3, #8]
 801094a:	2b00      	cmp	r3, #0
 801094c:	f040 808c 	bne.w	8010a68 <SCSI_Read12+0x14c>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8010950:	697b      	ldr	r3, [r7, #20]
 8010952:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010956:	b25b      	sxtb	r3, r3
 8010958:	2b00      	cmp	r3, #0
 801095a:	db0a      	blt.n	8010972 <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801095c:	697b      	ldr	r3, [r7, #20]
 801095e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010962:	2320      	movs	r3, #32
 8010964:	2205      	movs	r2, #5
 8010966:	68f8      	ldr	r0, [r7, #12]
 8010968:	f7ff fe61 	bl	801062e <SCSI_SenseCode>
      return -1;
 801096c:	f04f 33ff 	mov.w	r3, #4294967295
 8010970:	e084      	b.n	8010a7c <SCSI_Read12+0x160>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010978:	2b02      	cmp	r3, #2
 801097a:	d108      	bne.n	801098e <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 801097c:	7af9      	ldrb	r1, [r7, #11]
 801097e:	233a      	movs	r3, #58	@ 0x3a
 8010980:	2202      	movs	r2, #2
 8010982:	68f8      	ldr	r0, [r7, #12]
 8010984:	f7ff fe53 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010988:	f04f 33ff 	mov.w	r3, #4294967295
 801098c:	e076      	b.n	8010a7c <SCSI_Read12+0x160>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010994:	68fa      	ldr	r2, [r7, #12]
 8010996:	33b0      	adds	r3, #176	@ 0xb0
 8010998:	009b      	lsls	r3, r3, #2
 801099a:	4413      	add	r3, r2
 801099c:	685b      	ldr	r3, [r3, #4]
 801099e:	689b      	ldr	r3, [r3, #8]
 80109a0:	7afa      	ldrb	r2, [r7, #11]
 80109a2:	4610      	mov	r0, r2
 80109a4:	4798      	blx	r3
 80109a6:	4603      	mov	r3, r0
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d008      	beq.n	80109be <SCSI_Read12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80109ac:	7af9      	ldrb	r1, [r7, #11]
 80109ae:	233a      	movs	r3, #58	@ 0x3a
 80109b0:	2202      	movs	r2, #2
 80109b2:	68f8      	ldr	r0, [r7, #12]
 80109b4:	f7ff fe3b 	bl	801062e <SCSI_SenseCode>
      return -1;
 80109b8:	f04f 33ff 	mov.w	r3, #4294967295
 80109bc:	e05e      	b.n	8010a7c <SCSI_Read12+0x160>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	3302      	adds	r3, #2
 80109c2:	781b      	ldrb	r3, [r3, #0]
 80109c4:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	3303      	adds	r3, #3
 80109ca:	781b      	ldrb	r3, [r3, #0]
 80109cc:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80109ce:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	3304      	adds	r3, #4
 80109d4:	781b      	ldrb	r3, [r3, #0]
 80109d6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 80109d8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 80109da:	687a      	ldr	r2, [r7, #4]
 80109dc:	3205      	adds	r2, #5
 80109de:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 80109e0:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80109e2:	697b      	ldr	r3, [r7, #20]
 80109e4:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	3306      	adds	r3, #6
 80109ec:	781b      	ldrb	r3, [r3, #0]
 80109ee:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	3307      	adds	r3, #7
 80109f4:	781b      	ldrb	r3, [r3, #0]
 80109f6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 80109f8:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	3308      	adds	r3, #8
 80109fe:	781b      	ldrb	r3, [r3, #0]
 8010a00:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 8010a02:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 8010a04:	687a      	ldr	r2, [r7, #4]
 8010a06:	3209      	adds	r2, #9
 8010a08:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 8010a0a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8010a0c:	697b      	ldr	r3, [r7, #20]
 8010a0e:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8010a12:	697b      	ldr	r3, [r7, #20]
 8010a14:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8010a18:	697b      	ldr	r3, [r7, #20]
 8010a1a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010a1e:	7af9      	ldrb	r1, [r7, #11]
 8010a20:	68f8      	ldr	r0, [r7, #12]
 8010a22:	f000 fa28 	bl	8010e76 <SCSI_CheckAddressRange>
 8010a26:	4603      	mov	r3, r0
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	da02      	bge.n	8010a32 <SCSI_Read12+0x116>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8010a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8010a30:	e024      	b.n	8010a7c <SCSI_Read12+0x160>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8010a32:	697b      	ldr	r3, [r7, #20]
 8010a34:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8010a38:	697b      	ldr	r3, [r7, #20]
 8010a3a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010a3e:	6979      	ldr	r1, [r7, #20]
 8010a40:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 8010a44:	fb01 f303 	mul.w	r3, r1, r3
 8010a48:	429a      	cmp	r2, r3
 8010a4a:	d00a      	beq.n	8010a62 <SCSI_Read12+0x146>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010a4c:	697b      	ldr	r3, [r7, #20]
 8010a4e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010a52:	2320      	movs	r3, #32
 8010a54:	2205      	movs	r2, #5
 8010a56:	68f8      	ldr	r0, [r7, #12]
 8010a58:	f7ff fde9 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8010a60:	e00c      	b.n	8010a7c <SCSI_Read12+0x160>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8010a62:	697b      	ldr	r3, [r7, #20]
 8010a64:	2202      	movs	r2, #2
 8010a66:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8010a68:	697b      	ldr	r3, [r7, #20]
 8010a6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a6e:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8010a70:	7afb      	ldrb	r3, [r7, #11]
 8010a72:	4619      	mov	r1, r3
 8010a74:	68f8      	ldr	r0, [r7, #12]
 8010a76:	f000 fa2b 	bl	8010ed0 <SCSI_ProcessRead>
 8010a7a:	4603      	mov	r3, r0
}
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	3718      	adds	r7, #24
 8010a80:	46bd      	mov	sp, r7
 8010a82:	bd80      	pop	{r7, pc}

08010a84 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b086      	sub	sp, #24
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	60f8      	str	r0, [r7, #12]
 8010a8c:	460b      	mov	r3, r1
 8010a8e:	607a      	str	r2, [r7, #4]
 8010a90:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	32b0      	adds	r2, #176	@ 0xb0
 8010a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010aa0:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 8010aa2:	697b      	ldr	r3, [r7, #20]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d102      	bne.n	8010aae <SCSI_Write10+0x2a>
  {
    return -1;
 8010aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8010aac:	e0ba      	b.n	8010c24 <SCSI_Write10+0x1a0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8010aae:	697b      	ldr	r3, [r7, #20]
 8010ab0:	7a1b      	ldrb	r3, [r3, #8]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	f040 80b0 	bne.w	8010c18 <SCSI_Write10+0x194>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8010ab8:	697b      	ldr	r3, [r7, #20]
 8010aba:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d10a      	bne.n	8010ad8 <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010ac2:	697b      	ldr	r3, [r7, #20]
 8010ac4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010ac8:	2320      	movs	r3, #32
 8010aca:	2205      	movs	r2, #5
 8010acc:	68f8      	ldr	r0, [r7, #12]
 8010ace:	f7ff fdae 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8010ad6:	e0a5      	b.n	8010c24 <SCSI_Write10+0x1a0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8010ad8:	697b      	ldr	r3, [r7, #20]
 8010ada:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010ade:	b25b      	sxtb	r3, r3
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	da0a      	bge.n	8010afa <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010ae4:	697b      	ldr	r3, [r7, #20]
 8010ae6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010aea:	2320      	movs	r3, #32
 8010aec:	2205      	movs	r2, #5
 8010aee:	68f8      	ldr	r0, [r7, #12]
 8010af0:	f7ff fd9d 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010af4:	f04f 33ff 	mov.w	r3, #4294967295
 8010af8:	e094      	b.n	8010c24 <SCSI_Write10+0x1a0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010b00:	68fa      	ldr	r2, [r7, #12]
 8010b02:	33b0      	adds	r3, #176	@ 0xb0
 8010b04:	009b      	lsls	r3, r3, #2
 8010b06:	4413      	add	r3, r2
 8010b08:	685b      	ldr	r3, [r3, #4]
 8010b0a:	689b      	ldr	r3, [r3, #8]
 8010b0c:	7afa      	ldrb	r2, [r7, #11]
 8010b0e:	4610      	mov	r0, r2
 8010b10:	4798      	blx	r3
 8010b12:	4603      	mov	r3, r0
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d008      	beq.n	8010b2a <SCSI_Write10+0xa6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010b18:	7af9      	ldrb	r1, [r7, #11]
 8010b1a:	233a      	movs	r3, #58	@ 0x3a
 8010b1c:	2202      	movs	r2, #2
 8010b1e:	68f8      	ldr	r0, [r7, #12]
 8010b20:	f7ff fd85 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010b24:	f04f 33ff 	mov.w	r3, #4294967295
 8010b28:	e07c      	b.n	8010c24 <SCSI_Write10+0x1a0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010b30:	68fa      	ldr	r2, [r7, #12]
 8010b32:	33b0      	adds	r3, #176	@ 0xb0
 8010b34:	009b      	lsls	r3, r3, #2
 8010b36:	4413      	add	r3, r2
 8010b38:	685b      	ldr	r3, [r3, #4]
 8010b3a:	68db      	ldr	r3, [r3, #12]
 8010b3c:	7afa      	ldrb	r2, [r7, #11]
 8010b3e:	4610      	mov	r0, r2
 8010b40:	4798      	blx	r3
 8010b42:	4603      	mov	r3, r0
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d008      	beq.n	8010b5a <SCSI_Write10+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8010b48:	7af9      	ldrb	r1, [r7, #11]
 8010b4a:	2327      	movs	r3, #39	@ 0x27
 8010b4c:	2202      	movs	r2, #2
 8010b4e:	68f8      	ldr	r0, [r7, #12]
 8010b50:	f7ff fd6d 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010b54:	f04f 33ff 	mov.w	r3, #4294967295
 8010b58:	e064      	b.n	8010c24 <SCSI_Write10+0x1a0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	3302      	adds	r3, #2
 8010b5e:	781b      	ldrb	r3, [r3, #0]
 8010b60:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	3303      	adds	r3, #3
 8010b66:	781b      	ldrb	r3, [r3, #0]
 8010b68:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8010b6a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	3304      	adds	r3, #4
 8010b70:	781b      	ldrb	r3, [r3, #0]
 8010b72:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8010b74:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8010b76:	687a      	ldr	r2, [r7, #4]
 8010b78:	3205      	adds	r2, #5
 8010b7a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8010b7c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8010b7e:	697b      	ldr	r3, [r7, #20]
 8010b80:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	3307      	adds	r3, #7
 8010b88:	781b      	ldrb	r3, [r3, #0]
 8010b8a:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 8010b8c:	687a      	ldr	r2, [r7, #4]
 8010b8e:	3208      	adds	r2, #8
 8010b90:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 8010b92:	431a      	orrs	r2, r3
 8010b94:	697b      	ldr	r3, [r7, #20]
 8010b96:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8010b9a:	697b      	ldr	r3, [r7, #20]
 8010b9c:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8010ba0:	697b      	ldr	r3, [r7, #20]
 8010ba2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010ba6:	7af9      	ldrb	r1, [r7, #11]
 8010ba8:	68f8      	ldr	r0, [r7, #12]
 8010baa:	f000 f964 	bl	8010e76 <SCSI_CheckAddressRange>
 8010bae:	4603      	mov	r3, r0
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	da02      	bge.n	8010bba <SCSI_Write10+0x136>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8010bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8010bb8:	e034      	b.n	8010c24 <SCSI_Write10+0x1a0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8010bba:	697b      	ldr	r3, [r7, #20]
 8010bbc:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010bc0:	697a      	ldr	r2, [r7, #20]
 8010bc2:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8010bc6:	fb02 f303 	mul.w	r3, r2, r3
 8010bca:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010bd2:	693a      	ldr	r2, [r7, #16]
 8010bd4:	429a      	cmp	r2, r3
 8010bd6:	d00a      	beq.n	8010bee <SCSI_Write10+0x16a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010bd8:	697b      	ldr	r3, [r7, #20]
 8010bda:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010bde:	2320      	movs	r3, #32
 8010be0:	2205      	movs	r2, #5
 8010be2:	68f8      	ldr	r0, [r7, #12]
 8010be4:	f7ff fd23 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010be8:	f04f 33ff 	mov.w	r3, #4294967295
 8010bec:	e01a      	b.n	8010c24 <SCSI_Write10+0x1a0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8010bee:	693b      	ldr	r3, [r7, #16]
 8010bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010bf4:	bf28      	it	cs
 8010bf6:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010bfa:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8010bfc:	697b      	ldr	r3, [r7, #20]
 8010bfe:	2201      	movs	r2, #1
 8010c00:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8010c02:	4b0a      	ldr	r3, [pc, #40]	@ (8010c2c <SCSI_Write10+0x1a8>)
 8010c04:	7819      	ldrb	r1, [r3, #0]
 8010c06:	697b      	ldr	r3, [r7, #20]
 8010c08:	f103 0210 	add.w	r2, r3, #16
 8010c0c:	693b      	ldr	r3, [r7, #16]
 8010c0e:	68f8      	ldr	r0, [r7, #12]
 8010c10:	f003 fe1a 	bl	8014848 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8010c14:	2300      	movs	r3, #0
 8010c16:	e005      	b.n	8010c24 <SCSI_Write10+0x1a0>
    return SCSI_ProcessWrite(pdev, lun);
 8010c18:	7afb      	ldrb	r3, [r7, #11]
 8010c1a:	4619      	mov	r1, r3
 8010c1c:	68f8      	ldr	r0, [r7, #12]
 8010c1e:	f000 f9dd 	bl	8010fdc <SCSI_ProcessWrite>
 8010c22:	4603      	mov	r3, r0
}
 8010c24:	4618      	mov	r0, r3
 8010c26:	3718      	adds	r7, #24
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}
 8010c2c:	2000009b 	.word	0x2000009b

08010c30 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b086      	sub	sp, #24
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	60f8      	str	r0, [r7, #12]
 8010c38:	460b      	mov	r3, r1
 8010c3a:	607a      	str	r2, [r7, #4]
 8010c3c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	32b0      	adds	r2, #176	@ 0xb0
 8010c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c4c:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 8010c4e:	697b      	ldr	r3, [r7, #20]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d102      	bne.n	8010c5a <SCSI_Write12+0x2a>
  {
    return -1;
 8010c54:	f04f 33ff 	mov.w	r3, #4294967295
 8010c58:	e0ca      	b.n	8010df0 <SCSI_Write12+0x1c0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8010c5a:	697b      	ldr	r3, [r7, #20]
 8010c5c:	7a1b      	ldrb	r3, [r3, #8]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	f040 80c0 	bne.w	8010de4 <SCSI_Write12+0x1b4>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8010c64:	697b      	ldr	r3, [r7, #20]
 8010c66:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d10a      	bne.n	8010c84 <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010c6e:	697b      	ldr	r3, [r7, #20]
 8010c70:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010c74:	2320      	movs	r3, #32
 8010c76:	2205      	movs	r2, #5
 8010c78:	68f8      	ldr	r0, [r7, #12]
 8010c7a:	f7ff fcd8 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8010c82:	e0b5      	b.n	8010df0 <SCSI_Write12+0x1c0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8010c84:	697b      	ldr	r3, [r7, #20]
 8010c86:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010c8a:	b25b      	sxtb	r3, r3
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	da0a      	bge.n	8010ca6 <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010c90:	697b      	ldr	r3, [r7, #20]
 8010c92:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010c96:	2320      	movs	r3, #32
 8010c98:	2205      	movs	r2, #5
 8010c9a:	68f8      	ldr	r0, [r7, #12]
 8010c9c:	f7ff fcc7 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8010ca4:	e0a4      	b.n	8010df0 <SCSI_Write12+0x1c0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010cac:	68fa      	ldr	r2, [r7, #12]
 8010cae:	33b0      	adds	r3, #176	@ 0xb0
 8010cb0:	009b      	lsls	r3, r3, #2
 8010cb2:	4413      	add	r3, r2
 8010cb4:	685b      	ldr	r3, [r3, #4]
 8010cb6:	689b      	ldr	r3, [r3, #8]
 8010cb8:	7afa      	ldrb	r2, [r7, #11]
 8010cba:	4610      	mov	r0, r2
 8010cbc:	4798      	blx	r3
 8010cbe:	4603      	mov	r3, r0
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d00b      	beq.n	8010cdc <SCSI_Write12+0xac>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010cc4:	7af9      	ldrb	r1, [r7, #11]
 8010cc6:	233a      	movs	r3, #58	@ 0x3a
 8010cc8:	2202      	movs	r2, #2
 8010cca:	68f8      	ldr	r0, [r7, #12]
 8010ccc:	f7ff fcaf 	bl	801062e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8010cd0:	697b      	ldr	r3, [r7, #20]
 8010cd2:	2205      	movs	r2, #5
 8010cd4:	721a      	strb	r2, [r3, #8]
      return -1;
 8010cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8010cda:	e089      	b.n	8010df0 <SCSI_Write12+0x1c0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010ce2:	68fa      	ldr	r2, [r7, #12]
 8010ce4:	33b0      	adds	r3, #176	@ 0xb0
 8010ce6:	009b      	lsls	r3, r3, #2
 8010ce8:	4413      	add	r3, r2
 8010cea:	685b      	ldr	r3, [r3, #4]
 8010cec:	68db      	ldr	r3, [r3, #12]
 8010cee:	7afa      	ldrb	r2, [r7, #11]
 8010cf0:	4610      	mov	r0, r2
 8010cf2:	4798      	blx	r3
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d00b      	beq.n	8010d12 <SCSI_Write12+0xe2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8010cfa:	7af9      	ldrb	r1, [r7, #11]
 8010cfc:	2327      	movs	r3, #39	@ 0x27
 8010cfe:	2202      	movs	r2, #2
 8010d00:	68f8      	ldr	r0, [r7, #12]
 8010d02:	f7ff fc94 	bl	801062e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8010d06:	697b      	ldr	r3, [r7, #20]
 8010d08:	2205      	movs	r2, #5
 8010d0a:	721a      	strb	r2, [r3, #8]
      return -1;
 8010d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8010d10:	e06e      	b.n	8010df0 <SCSI_Write12+0x1c0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	3302      	adds	r3, #2
 8010d16:	781b      	ldrb	r3, [r3, #0]
 8010d18:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	3303      	adds	r3, #3
 8010d1e:	781b      	ldrb	r3, [r3, #0]
 8010d20:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8010d22:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	3304      	adds	r3, #4
 8010d28:	781b      	ldrb	r3, [r3, #0]
 8010d2a:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8010d2c:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8010d2e:	687a      	ldr	r2, [r7, #4]
 8010d30:	3205      	adds	r2, #5
 8010d32:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8010d34:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8010d36:	697b      	ldr	r3, [r7, #20]
 8010d38:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	3306      	adds	r3, #6
 8010d40:	781b      	ldrb	r3, [r3, #0]
 8010d42:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	3307      	adds	r3, #7
 8010d48:	781b      	ldrb	r3, [r3, #0]
 8010d4a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8010d4c:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	3308      	adds	r3, #8
 8010d52:	781b      	ldrb	r3, [r3, #0]
 8010d54:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 8010d56:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 8010d58:	687a      	ldr	r2, [r7, #4]
 8010d5a:	3209      	adds	r2, #9
 8010d5c:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 8010d5e:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8010d60:	697b      	ldr	r3, [r7, #20]
 8010d62:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8010d66:	697b      	ldr	r3, [r7, #20]
 8010d68:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8010d6c:	697b      	ldr	r3, [r7, #20]
 8010d6e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010d72:	7af9      	ldrb	r1, [r7, #11]
 8010d74:	68f8      	ldr	r0, [r7, #12]
 8010d76:	f000 f87e 	bl	8010e76 <SCSI_CheckAddressRange>
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	da02      	bge.n	8010d86 <SCSI_Write12+0x156>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8010d80:	f04f 33ff 	mov.w	r3, #4294967295
 8010d84:	e034      	b.n	8010df0 <SCSI_Write12+0x1c0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8010d86:	697b      	ldr	r3, [r7, #20]
 8010d88:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010d8c:	697a      	ldr	r2, [r7, #20]
 8010d8e:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8010d92:	fb02 f303 	mul.w	r3, r2, r3
 8010d96:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8010d98:	697b      	ldr	r3, [r7, #20]
 8010d9a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010d9e:	693a      	ldr	r2, [r7, #16]
 8010da0:	429a      	cmp	r2, r3
 8010da2:	d00a      	beq.n	8010dba <SCSI_Write12+0x18a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010da4:	697b      	ldr	r3, [r7, #20]
 8010da6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010daa:	2320      	movs	r3, #32
 8010dac:	2205      	movs	r2, #5
 8010dae:	68f8      	ldr	r0, [r7, #12]
 8010db0:	f7ff fc3d 	bl	801062e <SCSI_SenseCode>
      return -1;
 8010db4:	f04f 33ff 	mov.w	r3, #4294967295
 8010db8:	e01a      	b.n	8010df0 <SCSI_Write12+0x1c0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8010dba:	693b      	ldr	r3, [r7, #16]
 8010dbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010dc0:	bf28      	it	cs
 8010dc2:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010dc6:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8010dc8:	697b      	ldr	r3, [r7, #20]
 8010dca:	2201      	movs	r2, #1
 8010dcc:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8010dce:	4b0a      	ldr	r3, [pc, #40]	@ (8010df8 <SCSI_Write12+0x1c8>)
 8010dd0:	7819      	ldrb	r1, [r3, #0]
 8010dd2:	697b      	ldr	r3, [r7, #20]
 8010dd4:	f103 0210 	add.w	r2, r3, #16
 8010dd8:	693b      	ldr	r3, [r7, #16]
 8010dda:	68f8      	ldr	r0, [r7, #12]
 8010ddc:	f003 fd34 	bl	8014848 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8010de0:	2300      	movs	r3, #0
 8010de2:	e005      	b.n	8010df0 <SCSI_Write12+0x1c0>
    return SCSI_ProcessWrite(pdev, lun);
 8010de4:	7afb      	ldrb	r3, [r7, #11]
 8010de6:	4619      	mov	r1, r3
 8010de8:	68f8      	ldr	r0, [r7, #12]
 8010dea:	f000 f8f7 	bl	8010fdc <SCSI_ProcessWrite>
 8010dee:	4603      	mov	r3, r0
}
 8010df0:	4618      	mov	r0, r3
 8010df2:	3718      	adds	r7, #24
 8010df4:	46bd      	mov	sp, r7
 8010df6:	bd80      	pop	{r7, pc}
 8010df8:	2000009b 	.word	0x2000009b

08010dfc <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b086      	sub	sp, #24
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	60f8      	str	r0, [r7, #12]
 8010e04:	460b      	mov	r3, r1
 8010e06:	607a      	str	r2, [r7, #4]
 8010e08:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	32b0      	adds	r2, #176	@ 0xb0
 8010e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e18:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8010e1a:	697b      	ldr	r3, [r7, #20]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d102      	bne.n	8010e26 <SCSI_Verify10+0x2a>
  {
    return -1;
 8010e20:	f04f 33ff 	mov.w	r3, #4294967295
 8010e24:	e023      	b.n	8010e6e <SCSI_Verify10+0x72>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	3301      	adds	r3, #1
 8010e2a:	781b      	ldrb	r3, [r3, #0]
 8010e2c:	f003 0302 	and.w	r3, r3, #2
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d008      	beq.n	8010e46 <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8010e34:	7af9      	ldrb	r1, [r7, #11]
 8010e36:	2324      	movs	r3, #36	@ 0x24
 8010e38:	2205      	movs	r2, #5
 8010e3a:	68f8      	ldr	r0, [r7, #12]
 8010e3c:	f7ff fbf7 	bl	801062e <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8010e40:	f04f 33ff 	mov.w	r3, #4294967295
 8010e44:	e013      	b.n	8010e6e <SCSI_Verify10+0x72>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 8010e46:	697b      	ldr	r3, [r7, #20]
 8010e48:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8010e4c:	697b      	ldr	r3, [r7, #20]
 8010e4e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010e52:	7af9      	ldrb	r1, [r7, #11]
 8010e54:	68f8      	ldr	r0, [r7, #12]
 8010e56:	f000 f80e 	bl	8010e76 <SCSI_CheckAddressRange>
 8010e5a:	4603      	mov	r3, r0
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	da02      	bge.n	8010e66 <SCSI_Verify10+0x6a>
  {
    return -1; /* error */
 8010e60:	f04f 33ff 	mov.w	r3, #4294967295
 8010e64:	e003      	b.n	8010e6e <SCSI_Verify10+0x72>
  }

  hmsc->bot_data_length = 0U;
 8010e66:	697b      	ldr	r3, [r7, #20]
 8010e68:	2200      	movs	r2, #0
 8010e6a:	60da      	str	r2, [r3, #12]

  return 0;
 8010e6c:	2300      	movs	r3, #0
}
 8010e6e:	4618      	mov	r0, r3
 8010e70:	3718      	adds	r7, #24
 8010e72:	46bd      	mov	sp, r7
 8010e74:	bd80      	pop	{r7, pc}

08010e76 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8010e76:	b580      	push	{r7, lr}
 8010e78:	b086      	sub	sp, #24
 8010e7a:	af00      	add	r7, sp, #0
 8010e7c:	60f8      	str	r0, [r7, #12]
 8010e7e:	607a      	str	r2, [r7, #4]
 8010e80:	603b      	str	r3, [r7, #0]
 8010e82:	460b      	mov	r3, r1
 8010e84:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	32b0      	adds	r2, #176	@ 0xb0
 8010e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e94:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8010e96:	697b      	ldr	r3, [r7, #20]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d102      	bne.n	8010ea2 <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 8010e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8010ea0:	e011      	b.n	8010ec6 <SCSI_CheckAddressRange+0x50>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 8010ea2:	687a      	ldr	r2, [r7, #4]
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	441a      	add	r2, r3
 8010ea8:	697b      	ldr	r3, [r7, #20]
 8010eaa:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8010eae:	429a      	cmp	r2, r3
 8010eb0:	d908      	bls.n	8010ec4 <SCSI_CheckAddressRange+0x4e>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8010eb2:	7af9      	ldrb	r1, [r7, #11]
 8010eb4:	2321      	movs	r3, #33	@ 0x21
 8010eb6:	2205      	movs	r2, #5
 8010eb8:	68f8      	ldr	r0, [r7, #12]
 8010eba:	f7ff fbb8 	bl	801062e <SCSI_SenseCode>
    return -1;
 8010ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8010ec2:	e000      	b.n	8010ec6 <SCSI_CheckAddressRange+0x50>
  }

  return 0;
 8010ec4:	2300      	movs	r3, #0
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	3718      	adds	r7, #24
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
	...

08010ed0 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8010ed0:	b590      	push	{r4, r7, lr}
 8010ed2:	b085      	sub	sp, #20
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	6078      	str	r0, [r7, #4]
 8010ed8:	460b      	mov	r3, r1
 8010eda:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	32b0      	adds	r2, #176	@ 0xb0
 8010ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010eea:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d102      	bne.n	8010ef8 <SCSI_ProcessRead+0x28>
  {
    return -1;
 8010ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8010ef6:	e06a      	b.n	8010fce <SCSI_ProcessRead+0xfe>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010efe:	68fa      	ldr	r2, [r7, #12]
 8010f00:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8010f04:	fb02 f303 	mul.w	r3, r2, r3
 8010f08:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8010f0a:	68bb      	ldr	r3, [r7, #8]
 8010f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010f10:	bf28      	it	cs
 8010f12:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010f16:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010f1e:	687a      	ldr	r2, [r7, #4]
 8010f20:	33b0      	adds	r3, #176	@ 0xb0
 8010f22:	009b      	lsls	r3, r3, #2
 8010f24:	4413      	add	r3, r2
 8010f26:	685b      	ldr	r3, [r3, #4]
 8010f28:	691c      	ldr	r4, [r3, #16]
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	f103 0110 	add.w	r1, r3, #16
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	68bb      	ldr	r3, [r7, #8]
 8010f40:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8010f44:	b29b      	uxth	r3, r3
 8010f46:	78f8      	ldrb	r0, [r7, #3]
 8010f48:	47a0      	blx	r4
 8010f4a:	4603      	mov	r3, r0
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	da08      	bge.n	8010f62 <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8010f50:	78f9      	ldrb	r1, [r7, #3]
 8010f52:	2311      	movs	r3, #17
 8010f54:	2204      	movs	r2, #4
 8010f56:	6878      	ldr	r0, [r7, #4]
 8010f58:	f7ff fb69 	bl	801062e <SCSI_SenseCode>
    return -1;
 8010f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8010f60:	e035      	b.n	8010fce <SCSI_ProcessRead+0xfe>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 8010f62:	4b1d      	ldr	r3, [pc, #116]	@ (8010fd8 <SCSI_ProcessRead+0x108>)
 8010f64:	7819      	ldrb	r1, [r3, #0]
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	f103 0210 	add.w	r2, r3, #16
 8010f6c:	68bb      	ldr	r3, [r7, #8]
 8010f6e:	6878      	ldr	r0, [r7, #4]
 8010f70:	f003 fc32 	bl	80147d8 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8010f80:	4619      	mov	r1, r3
 8010f82:	68bb      	ldr	r3, [r7, #8]
 8010f84:	fbb3 f3f1 	udiv	r3, r3, r1
 8010f88:	441a      	add	r2, r3
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8010f9c:	4619      	mov	r1, r3
 8010f9e:	68bb      	ldr	r3, [r7, #8]
 8010fa0:	fbb3 f3f1 	udiv	r3, r3, r1
 8010fa4:	1ad2      	subs	r2, r2, r3
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8010fb2:	68bb      	ldr	r3, [r7, #8]
 8010fb4:	1ad2      	subs	r2, r2, r3
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d102      	bne.n	8010fcc <SCSI_ProcessRead+0xfc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	2203      	movs	r2, #3
 8010fca:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 8010fcc:	2300      	movs	r3, #0
}
 8010fce:	4618      	mov	r0, r3
 8010fd0:	3714      	adds	r7, #20
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	bd90      	pop	{r4, r7, pc}
 8010fd6:	bf00      	nop
 8010fd8:	2000009a 	.word	0x2000009a

08010fdc <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8010fdc:	b590      	push	{r4, r7, lr}
 8010fde:	b085      	sub	sp, #20
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	6078      	str	r0, [r7, #4]
 8010fe4:	460b      	mov	r3, r1
 8010fe6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	32b0      	adds	r2, #176	@ 0xb0
 8010ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ff6:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d102      	bne.n	8011004 <SCSI_ProcessWrite+0x28>
  {
    return -1;
 8010ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8011002:	e07a      	b.n	80110fa <SCSI_ProcessWrite+0x11e>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 801100a:	68fa      	ldr	r2, [r7, #12]
 801100c:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8011010:	fb02 f303 	mul.w	r3, r2, r3
 8011014:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8011016:	68bb      	ldr	r3, [r7, #8]
 8011018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801101c:	bf28      	it	cs
 801101e:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8011022:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801102a:	687a      	ldr	r2, [r7, #4]
 801102c:	33b0      	adds	r3, #176	@ 0xb0
 801102e:	009b      	lsls	r3, r3, #2
 8011030:	4413      	add	r3, r2
 8011032:	685b      	ldr	r3, [r3, #4]
 8011034:	695c      	ldr	r4, [r3, #20]
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	f103 0110 	add.w	r1, r3, #16
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8011048:	4618      	mov	r0, r3
 801104a:	68bb      	ldr	r3, [r7, #8]
 801104c:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 8011050:	b29b      	uxth	r3, r3
 8011052:	78f8      	ldrb	r0, [r7, #3]
 8011054:	47a0      	blx	r4
 8011056:	4603      	mov	r3, r0
 8011058:	2b00      	cmp	r3, #0
 801105a:	da08      	bge.n	801106e <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 801105c:	78f9      	ldrb	r1, [r7, #3]
 801105e:	2303      	movs	r3, #3
 8011060:	2204      	movs	r2, #4
 8011062:	6878      	ldr	r0, [r7, #4]
 8011064:	f7ff fae3 	bl	801062e <SCSI_SenseCode>
    return -1;
 8011068:	f04f 33ff 	mov.w	r3, #4294967295
 801106c:	e045      	b.n	80110fa <SCSI_ProcessWrite+0x11e>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 801107a:	4619      	mov	r1, r3
 801107c:	68bb      	ldr	r3, [r7, #8]
 801107e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011082:	441a      	add	r2, r3
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8011096:	4619      	mov	r1, r3
 8011098:	68bb      	ldr	r3, [r7, #8]
 801109a:	fbb3 f3f1 	udiv	r3, r3, r1
 801109e:	1ad2      	subs	r2, r2, r3
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 80110ac:	68bb      	ldr	r3, [r7, #8]
 80110ae:	1ad2      	subs	r2, r2, r3
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d104      	bne.n	80110ca <SCSI_ProcessWrite+0xee>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80110c0:	2100      	movs	r1, #0
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f7fe fce8 	bl	800fa98 <MSC_BOT_SendCSW>
 80110c8:	e016      	b.n	80110f8 <SCSI_ProcessWrite+0x11c>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80110d0:	68fa      	ldr	r2, [r7, #12]
 80110d2:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 80110d6:	fb02 f303 	mul.w	r3, r2, r3
 80110da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80110de:	bf28      	it	cs
 80110e0:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80110e4:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80110e6:	4b07      	ldr	r3, [pc, #28]	@ (8011104 <SCSI_ProcessWrite+0x128>)
 80110e8:	7819      	ldrb	r1, [r3, #0]
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	f103 0210 	add.w	r2, r3, #16
 80110f0:	68bb      	ldr	r3, [r7, #8]
 80110f2:	6878      	ldr	r0, [r7, #4]
 80110f4:	f003 fba8 	bl	8014848 <USBD_LL_PrepareReceive>
  }

  return 0;
 80110f8:	2300      	movs	r3, #0
}
 80110fa:	4618      	mov	r0, r3
 80110fc:	3714      	adds	r7, #20
 80110fe:	46bd      	mov	sp, r7
 8011100:	bd90      	pop	{r4, r7, pc}
 8011102:	bf00      	nop
 8011104:	2000009b 	.word	0x2000009b

08011108 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 8011108:	b480      	push	{r7}
 801110a:	b087      	sub	sp, #28
 801110c:	af00      	add	r7, sp, #0
 801110e:	60f8      	str	r0, [r7, #12]
 8011110:	60b9      	str	r1, [r7, #8]
 8011112:	4613      	mov	r3, r2
 8011114:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 8011116:	88fb      	ldrh	r3, [r7, #6]
 8011118:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d102      	bne.n	8011126 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 8011120:	f04f 33ff 	mov.w	r3, #4294967295
 8011124:	e013      	b.n	801114e <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 8011126:	8afa      	ldrh	r2, [r7, #22]
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 801112c:	e00b      	b.n	8011146 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 801112e:	8afb      	ldrh	r3, [r7, #22]
 8011130:	3b01      	subs	r3, #1
 8011132:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 8011134:	8afb      	ldrh	r3, [r7, #22]
 8011136:	68ba      	ldr	r2, [r7, #8]
 8011138:	441a      	add	r2, r3
 801113a:	8afb      	ldrh	r3, [r7, #22]
 801113c:	7811      	ldrb	r1, [r2, #0]
 801113e:	68fa      	ldr	r2, [r7, #12]
 8011140:	4413      	add	r3, r2
 8011142:	460a      	mov	r2, r1
 8011144:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 8011146:	8afb      	ldrh	r3, [r7, #22]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d1f0      	bne.n	801112e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 801114c:	2300      	movs	r3, #0
}
 801114e:	4618      	mov	r0, r3
 8011150:	371c      	adds	r7, #28
 8011152:	46bd      	mov	sp, r7
 8011154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011158:	4770      	bx	lr

0801115a <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801115a:	b580      	push	{r7, lr}
 801115c:	b086      	sub	sp, #24
 801115e:	af00      	add	r7, sp, #0
 8011160:	60f8      	str	r0, [r7, #12]
 8011162:	60b9      	str	r1, [r7, #8]
 8011164:	4613      	mov	r3, r2
 8011166:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d101      	bne.n	8011172 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801116e:	2303      	movs	r3, #3
 8011170:	e01f      	b.n	80111b2 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	2200      	movs	r2, #0
 8011176:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	2200      	movs	r2, #0
 801117e:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	2200      	movs	r2, #0
 8011186:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801118a:	68bb      	ldr	r3, [r7, #8]
 801118c:	2b00      	cmp	r3, #0
 801118e:	d003      	beq.n	8011198 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	68ba      	ldr	r2, [r7, #8]
 8011194:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	2201      	movs	r2, #1
 801119c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	79fa      	ldrb	r2, [r7, #7]
 80111a4:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80111a6:	68f8      	ldr	r0, [r7, #12]
 80111a8:	f003 f914 	bl	80143d4 <USBD_LL_Init>
 80111ac:	4603      	mov	r3, r0
 80111ae:	75fb      	strb	r3, [r7, #23]

  return ret;
 80111b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80111b2:	4618      	mov	r0, r3
 80111b4:	3718      	adds	r7, #24
 80111b6:	46bd      	mov	sp, r7
 80111b8:	bd80      	pop	{r7, pc}

080111ba <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80111ba:	b580      	push	{r7, lr}
 80111bc:	b084      	sub	sp, #16
 80111be:	af00      	add	r7, sp, #0
 80111c0:	6078      	str	r0, [r7, #4]
 80111c2:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80111c4:	2300      	movs	r3, #0
 80111c6:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80111c8:	683b      	ldr	r3, [r7, #0]
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d101      	bne.n	80111d2 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80111ce:	2303      	movs	r3, #3
 80111d0:	e025      	b.n	801121e <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	683a      	ldr	r2, [r7, #0]
 80111d6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	32ae      	adds	r2, #174	@ 0xae
 80111e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80111e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d00f      	beq.n	801120e <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	32ae      	adds	r2, #174	@ 0xae
 80111f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80111fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111fe:	f107 020e 	add.w	r2, r7, #14
 8011202:	4610      	mov	r0, r2
 8011204:	4798      	blx	r3
 8011206:	4602      	mov	r2, r0
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011214:	1c5a      	adds	r2, r3, #1
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801121c:	2300      	movs	r3, #0
}
 801121e:	4618      	mov	r0, r3
 8011220:	3710      	adds	r7, #16
 8011222:	46bd      	mov	sp, r7
 8011224:	bd80      	pop	{r7, pc}

08011226 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011226:	b580      	push	{r7, lr}
 8011228:	b082      	sub	sp, #8
 801122a:	af00      	add	r7, sp, #0
 801122c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801122e:	6878      	ldr	r0, [r7, #4]
 8011230:	f003 f928 	bl	8014484 <USBD_LL_Start>
 8011234:	4603      	mov	r3, r0
}
 8011236:	4618      	mov	r0, r3
 8011238:	3708      	adds	r7, #8
 801123a:	46bd      	mov	sp, r7
 801123c:	bd80      	pop	{r7, pc}

0801123e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801123e:	b480      	push	{r7}
 8011240:	b083      	sub	sp, #12
 8011242:	af00      	add	r7, sp, #0
 8011244:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011246:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8011248:	4618      	mov	r0, r3
 801124a:	370c      	adds	r7, #12
 801124c:	46bd      	mov	sp, r7
 801124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011252:	4770      	bx	lr

08011254 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011254:	b580      	push	{r7, lr}
 8011256:	b084      	sub	sp, #16
 8011258:	af00      	add	r7, sp, #0
 801125a:	6078      	str	r0, [r7, #4]
 801125c:	460b      	mov	r3, r1
 801125e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011260:	2300      	movs	r3, #0
 8011262:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801126a:	2b00      	cmp	r3, #0
 801126c:	d009      	beq.n	8011282 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	78fa      	ldrb	r2, [r7, #3]
 8011278:	4611      	mov	r1, r2
 801127a:	6878      	ldr	r0, [r7, #4]
 801127c:	4798      	blx	r3
 801127e:	4603      	mov	r3, r0
 8011280:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011282:	7bfb      	ldrb	r3, [r7, #15]
}
 8011284:	4618      	mov	r0, r3
 8011286:	3710      	adds	r7, #16
 8011288:	46bd      	mov	sp, r7
 801128a:	bd80      	pop	{r7, pc}

0801128c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801128c:	b580      	push	{r7, lr}
 801128e:	b084      	sub	sp, #16
 8011290:	af00      	add	r7, sp, #0
 8011292:	6078      	str	r0, [r7, #4]
 8011294:	460b      	mov	r3, r1
 8011296:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011298:	2300      	movs	r3, #0
 801129a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80112a2:	685b      	ldr	r3, [r3, #4]
 80112a4:	78fa      	ldrb	r2, [r7, #3]
 80112a6:	4611      	mov	r1, r2
 80112a8:	6878      	ldr	r0, [r7, #4]
 80112aa:	4798      	blx	r3
 80112ac:	4603      	mov	r3, r0
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d001      	beq.n	80112b6 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80112b2:	2303      	movs	r3, #3
 80112b4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80112b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3710      	adds	r7, #16
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}

080112c0 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b084      	sub	sp, #16
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	6078      	str	r0, [r7, #4]
 80112c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80112d0:	6839      	ldr	r1, [r7, #0]
 80112d2:	4618      	mov	r0, r3
 80112d4:	f001 f8a5 	bl	8012422 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	2201      	movs	r2, #1
 80112dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80112e6:	461a      	mov	r2, r3
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80112f4:	f003 031f 	and.w	r3, r3, #31
 80112f8:	2b02      	cmp	r3, #2
 80112fa:	d01a      	beq.n	8011332 <USBD_LL_SetupStage+0x72>
 80112fc:	2b02      	cmp	r3, #2
 80112fe:	d822      	bhi.n	8011346 <USBD_LL_SetupStage+0x86>
 8011300:	2b00      	cmp	r3, #0
 8011302:	d002      	beq.n	801130a <USBD_LL_SetupStage+0x4a>
 8011304:	2b01      	cmp	r3, #1
 8011306:	d00a      	beq.n	801131e <USBD_LL_SetupStage+0x5e>
 8011308:	e01d      	b.n	8011346 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011310:	4619      	mov	r1, r3
 8011312:	6878      	ldr	r0, [r7, #4]
 8011314:	f000 fad2 	bl	80118bc <USBD_StdDevReq>
 8011318:	4603      	mov	r3, r0
 801131a:	73fb      	strb	r3, [r7, #15]
      break;
 801131c:	e020      	b.n	8011360 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011324:	4619      	mov	r1, r3
 8011326:	6878      	ldr	r0, [r7, #4]
 8011328:	f000 fb3a 	bl	80119a0 <USBD_StdItfReq>
 801132c:	4603      	mov	r3, r0
 801132e:	73fb      	strb	r3, [r7, #15]
      break;
 8011330:	e016      	b.n	8011360 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011338:	4619      	mov	r1, r3
 801133a:	6878      	ldr	r0, [r7, #4]
 801133c:	f000 fb9c 	bl	8011a78 <USBD_StdEPReq>
 8011340:	4603      	mov	r3, r0
 8011342:	73fb      	strb	r3, [r7, #15]
      break;
 8011344:	e00c      	b.n	8011360 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801134c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011350:	b2db      	uxtb	r3, r3
 8011352:	4619      	mov	r1, r3
 8011354:	6878      	ldr	r0, [r7, #4]
 8011356:	f003 f971 	bl	801463c <USBD_LL_StallEP>
 801135a:	4603      	mov	r3, r0
 801135c:	73fb      	strb	r3, [r7, #15]
      break;
 801135e:	bf00      	nop
  }

  return ret;
 8011360:	7bfb      	ldrb	r3, [r7, #15]
}
 8011362:	4618      	mov	r0, r3
 8011364:	3710      	adds	r7, #16
 8011366:	46bd      	mov	sp, r7
 8011368:	bd80      	pop	{r7, pc}

0801136a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801136a:	b580      	push	{r7, lr}
 801136c:	b086      	sub	sp, #24
 801136e:	af00      	add	r7, sp, #0
 8011370:	60f8      	str	r0, [r7, #12]
 8011372:	460b      	mov	r3, r1
 8011374:	607a      	str	r2, [r7, #4]
 8011376:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8011378:	2300      	movs	r3, #0
 801137a:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801137c:	7afb      	ldrb	r3, [r7, #11]
 801137e:	2b00      	cmp	r3, #0
 8011380:	d16e      	bne.n	8011460 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8011388:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011390:	2b03      	cmp	r3, #3
 8011392:	f040 8098 	bne.w	80114c6 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8011396:	693b      	ldr	r3, [r7, #16]
 8011398:	689a      	ldr	r2, [r3, #8]
 801139a:	693b      	ldr	r3, [r7, #16]
 801139c:	68db      	ldr	r3, [r3, #12]
 801139e:	429a      	cmp	r2, r3
 80113a0:	d913      	bls.n	80113ca <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80113a2:	693b      	ldr	r3, [r7, #16]
 80113a4:	689a      	ldr	r2, [r3, #8]
 80113a6:	693b      	ldr	r3, [r7, #16]
 80113a8:	68db      	ldr	r3, [r3, #12]
 80113aa:	1ad2      	subs	r2, r2, r3
 80113ac:	693b      	ldr	r3, [r7, #16]
 80113ae:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80113b0:	693b      	ldr	r3, [r7, #16]
 80113b2:	68da      	ldr	r2, [r3, #12]
 80113b4:	693b      	ldr	r3, [r7, #16]
 80113b6:	689b      	ldr	r3, [r3, #8]
 80113b8:	4293      	cmp	r3, r2
 80113ba:	bf28      	it	cs
 80113bc:	4613      	movcs	r3, r2
 80113be:	461a      	mov	r2, r3
 80113c0:	6879      	ldr	r1, [r7, #4]
 80113c2:	68f8      	ldr	r0, [r7, #12]
 80113c4:	f001 f910 	bl	80125e8 <USBD_CtlContinueRx>
 80113c8:	e07d      	b.n	80114c6 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80113d0:	f003 031f 	and.w	r3, r3, #31
 80113d4:	2b02      	cmp	r3, #2
 80113d6:	d014      	beq.n	8011402 <USBD_LL_DataOutStage+0x98>
 80113d8:	2b02      	cmp	r3, #2
 80113da:	d81d      	bhi.n	8011418 <USBD_LL_DataOutStage+0xae>
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d002      	beq.n	80113e6 <USBD_LL_DataOutStage+0x7c>
 80113e0:	2b01      	cmp	r3, #1
 80113e2:	d003      	beq.n	80113ec <USBD_LL_DataOutStage+0x82>
 80113e4:	e018      	b.n	8011418 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80113e6:	2300      	movs	r3, #0
 80113e8:	75bb      	strb	r3, [r7, #22]
            break;
 80113ea:	e018      	b.n	801141e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80113f2:	b2db      	uxtb	r3, r3
 80113f4:	4619      	mov	r1, r3
 80113f6:	68f8      	ldr	r0, [r7, #12]
 80113f8:	f000 f9d2 	bl	80117a0 <USBD_CoreFindIF>
 80113fc:	4603      	mov	r3, r0
 80113fe:	75bb      	strb	r3, [r7, #22]
            break;
 8011400:	e00d      	b.n	801141e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8011408:	b2db      	uxtb	r3, r3
 801140a:	4619      	mov	r1, r3
 801140c:	68f8      	ldr	r0, [r7, #12]
 801140e:	f000 f9d4 	bl	80117ba <USBD_CoreFindEP>
 8011412:	4603      	mov	r3, r0
 8011414:	75bb      	strb	r3, [r7, #22]
            break;
 8011416:	e002      	b.n	801141e <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8011418:	2300      	movs	r3, #0
 801141a:	75bb      	strb	r3, [r7, #22]
            break;
 801141c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801141e:	7dbb      	ldrb	r3, [r7, #22]
 8011420:	2b00      	cmp	r3, #0
 8011422:	d119      	bne.n	8011458 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801142a:	b2db      	uxtb	r3, r3
 801142c:	2b03      	cmp	r3, #3
 801142e:	d113      	bne.n	8011458 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8011430:	7dba      	ldrb	r2, [r7, #22]
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	32ae      	adds	r2, #174	@ 0xae
 8011436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801143a:	691b      	ldr	r3, [r3, #16]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d00b      	beq.n	8011458 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8011440:	7dba      	ldrb	r2, [r7, #22]
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8011448:	7dba      	ldrb	r2, [r7, #22]
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	32ae      	adds	r2, #174	@ 0xae
 801144e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011452:	691b      	ldr	r3, [r3, #16]
 8011454:	68f8      	ldr	r0, [r7, #12]
 8011456:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011458:	68f8      	ldr	r0, [r7, #12]
 801145a:	f001 f8d6 	bl	801260a <USBD_CtlSendStatus>
 801145e:	e032      	b.n	80114c6 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8011460:	7afb      	ldrb	r3, [r7, #11]
 8011462:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011466:	b2db      	uxtb	r3, r3
 8011468:	4619      	mov	r1, r3
 801146a:	68f8      	ldr	r0, [r7, #12]
 801146c:	f000 f9a5 	bl	80117ba <USBD_CoreFindEP>
 8011470:	4603      	mov	r3, r0
 8011472:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011474:	7dbb      	ldrb	r3, [r7, #22]
 8011476:	2bff      	cmp	r3, #255	@ 0xff
 8011478:	d025      	beq.n	80114c6 <USBD_LL_DataOutStage+0x15c>
 801147a:	7dbb      	ldrb	r3, [r7, #22]
 801147c:	2b00      	cmp	r3, #0
 801147e:	d122      	bne.n	80114c6 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011486:	b2db      	uxtb	r3, r3
 8011488:	2b03      	cmp	r3, #3
 801148a:	d117      	bne.n	80114bc <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801148c:	7dba      	ldrb	r2, [r7, #22]
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	32ae      	adds	r2, #174	@ 0xae
 8011492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011496:	699b      	ldr	r3, [r3, #24]
 8011498:	2b00      	cmp	r3, #0
 801149a:	d00f      	beq.n	80114bc <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801149c:	7dba      	ldrb	r2, [r7, #22]
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80114a4:	7dba      	ldrb	r2, [r7, #22]
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	32ae      	adds	r2, #174	@ 0xae
 80114aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114ae:	699b      	ldr	r3, [r3, #24]
 80114b0:	7afa      	ldrb	r2, [r7, #11]
 80114b2:	4611      	mov	r1, r2
 80114b4:	68f8      	ldr	r0, [r7, #12]
 80114b6:	4798      	blx	r3
 80114b8:	4603      	mov	r3, r0
 80114ba:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80114bc:	7dfb      	ldrb	r3, [r7, #23]
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d001      	beq.n	80114c6 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80114c2:	7dfb      	ldrb	r3, [r7, #23]
 80114c4:	e000      	b.n	80114c8 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80114c6:	2300      	movs	r3, #0
}
 80114c8:	4618      	mov	r0, r3
 80114ca:	3718      	adds	r7, #24
 80114cc:	46bd      	mov	sp, r7
 80114ce:	bd80      	pop	{r7, pc}

080114d0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80114d0:	b580      	push	{r7, lr}
 80114d2:	b086      	sub	sp, #24
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	60f8      	str	r0, [r7, #12]
 80114d8:	460b      	mov	r3, r1
 80114da:	607a      	str	r2, [r7, #4]
 80114dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80114de:	7afb      	ldrb	r3, [r7, #11]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d16f      	bne.n	80115c4 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	3314      	adds	r3, #20
 80114e8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80114f0:	2b02      	cmp	r3, #2
 80114f2:	d15a      	bne.n	80115aa <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80114f4:	693b      	ldr	r3, [r7, #16]
 80114f6:	689a      	ldr	r2, [r3, #8]
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	68db      	ldr	r3, [r3, #12]
 80114fc:	429a      	cmp	r2, r3
 80114fe:	d914      	bls.n	801152a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011500:	693b      	ldr	r3, [r7, #16]
 8011502:	689a      	ldr	r2, [r3, #8]
 8011504:	693b      	ldr	r3, [r7, #16]
 8011506:	68db      	ldr	r3, [r3, #12]
 8011508:	1ad2      	subs	r2, r2, r3
 801150a:	693b      	ldr	r3, [r7, #16]
 801150c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801150e:	693b      	ldr	r3, [r7, #16]
 8011510:	689b      	ldr	r3, [r3, #8]
 8011512:	461a      	mov	r2, r3
 8011514:	6879      	ldr	r1, [r7, #4]
 8011516:	68f8      	ldr	r0, [r7, #12]
 8011518:	f001 f855 	bl	80125c6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801151c:	2300      	movs	r3, #0
 801151e:	2200      	movs	r2, #0
 8011520:	2100      	movs	r1, #0
 8011522:	68f8      	ldr	r0, [r7, #12]
 8011524:	f003 f990 	bl	8014848 <USBD_LL_PrepareReceive>
 8011528:	e03f      	b.n	80115aa <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801152a:	693b      	ldr	r3, [r7, #16]
 801152c:	68da      	ldr	r2, [r3, #12]
 801152e:	693b      	ldr	r3, [r7, #16]
 8011530:	689b      	ldr	r3, [r3, #8]
 8011532:	429a      	cmp	r2, r3
 8011534:	d11c      	bne.n	8011570 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011536:	693b      	ldr	r3, [r7, #16]
 8011538:	685a      	ldr	r2, [r3, #4]
 801153a:	693b      	ldr	r3, [r7, #16]
 801153c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801153e:	429a      	cmp	r2, r3
 8011540:	d316      	bcc.n	8011570 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011542:	693b      	ldr	r3, [r7, #16]
 8011544:	685a      	ldr	r2, [r3, #4]
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801154c:	429a      	cmp	r2, r3
 801154e:	d20f      	bcs.n	8011570 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011550:	2200      	movs	r2, #0
 8011552:	2100      	movs	r1, #0
 8011554:	68f8      	ldr	r0, [r7, #12]
 8011556:	f001 f836 	bl	80125c6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	2200      	movs	r2, #0
 801155e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011562:	2300      	movs	r3, #0
 8011564:	2200      	movs	r2, #0
 8011566:	2100      	movs	r1, #0
 8011568:	68f8      	ldr	r0, [r7, #12]
 801156a:	f003 f96d 	bl	8014848 <USBD_LL_PrepareReceive>
 801156e:	e01c      	b.n	80115aa <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011576:	b2db      	uxtb	r3, r3
 8011578:	2b03      	cmp	r3, #3
 801157a:	d10f      	bne.n	801159c <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011582:	68db      	ldr	r3, [r3, #12]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d009      	beq.n	801159c <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8011588:	68fb      	ldr	r3, [r7, #12]
 801158a:	2200      	movs	r2, #0
 801158c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011596:	68db      	ldr	r3, [r3, #12]
 8011598:	68f8      	ldr	r0, [r7, #12]
 801159a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801159c:	2180      	movs	r1, #128	@ 0x80
 801159e:	68f8      	ldr	r0, [r7, #12]
 80115a0:	f003 f84c 	bl	801463c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80115a4:	68f8      	ldr	r0, [r7, #12]
 80115a6:	f001 f843 	bl	8012630 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d03a      	beq.n	801162a <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80115b4:	68f8      	ldr	r0, [r7, #12]
 80115b6:	f7ff fe42 	bl	801123e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	2200      	movs	r2, #0
 80115be:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80115c2:	e032      	b.n	801162a <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80115c4:	7afb      	ldrb	r3, [r7, #11]
 80115c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80115ca:	b2db      	uxtb	r3, r3
 80115cc:	4619      	mov	r1, r3
 80115ce:	68f8      	ldr	r0, [r7, #12]
 80115d0:	f000 f8f3 	bl	80117ba <USBD_CoreFindEP>
 80115d4:	4603      	mov	r3, r0
 80115d6:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80115d8:	7dfb      	ldrb	r3, [r7, #23]
 80115da:	2bff      	cmp	r3, #255	@ 0xff
 80115dc:	d025      	beq.n	801162a <USBD_LL_DataInStage+0x15a>
 80115de:	7dfb      	ldrb	r3, [r7, #23]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d122      	bne.n	801162a <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80115ea:	b2db      	uxtb	r3, r3
 80115ec:	2b03      	cmp	r3, #3
 80115ee:	d11c      	bne.n	801162a <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80115f0:	7dfa      	ldrb	r2, [r7, #23]
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	32ae      	adds	r2, #174	@ 0xae
 80115f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80115fa:	695b      	ldr	r3, [r3, #20]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d014      	beq.n	801162a <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8011600:	7dfa      	ldrb	r2, [r7, #23]
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8011608:	7dfa      	ldrb	r2, [r7, #23]
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	32ae      	adds	r2, #174	@ 0xae
 801160e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011612:	695b      	ldr	r3, [r3, #20]
 8011614:	7afa      	ldrb	r2, [r7, #11]
 8011616:	4611      	mov	r1, r2
 8011618:	68f8      	ldr	r0, [r7, #12]
 801161a:	4798      	blx	r3
 801161c:	4603      	mov	r3, r0
 801161e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8011620:	7dbb      	ldrb	r3, [r7, #22]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d001      	beq.n	801162a <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8011626:	7dbb      	ldrb	r3, [r7, #22]
 8011628:	e000      	b.n	801162c <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801162a:	2300      	movs	r3, #0
}
 801162c:	4618      	mov	r0, r3
 801162e:	3718      	adds	r7, #24
 8011630:	46bd      	mov	sp, r7
 8011632:	bd80      	pop	{r7, pc}

08011634 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011634:	b580      	push	{r7, lr}
 8011636:	b084      	sub	sp, #16
 8011638:	af00      	add	r7, sp, #0
 801163a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801163c:	2300      	movs	r3, #0
 801163e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	2201      	movs	r2, #1
 8011644:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	2200      	movs	r2, #0
 801164c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	2200      	movs	r2, #0
 8011654:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2200      	movs	r2, #0
 801165a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	2200      	movs	r2, #0
 8011662:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801166c:	2b00      	cmp	r3, #0
 801166e:	d014      	beq.n	801169a <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011676:	685b      	ldr	r3, [r3, #4]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d00e      	beq.n	801169a <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011682:	685b      	ldr	r3, [r3, #4]
 8011684:	687a      	ldr	r2, [r7, #4]
 8011686:	6852      	ldr	r2, [r2, #4]
 8011688:	b2d2      	uxtb	r2, r2
 801168a:	4611      	mov	r1, r2
 801168c:	6878      	ldr	r0, [r7, #4]
 801168e:	4798      	blx	r3
 8011690:	4603      	mov	r3, r0
 8011692:	2b00      	cmp	r3, #0
 8011694:	d001      	beq.n	801169a <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8011696:	2303      	movs	r3, #3
 8011698:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801169a:	2340      	movs	r3, #64	@ 0x40
 801169c:	2200      	movs	r2, #0
 801169e:	2100      	movs	r1, #0
 80116a0:	6878      	ldr	r0, [r7, #4]
 80116a2:	f002 ff21 	bl	80144e8 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	2201      	movs	r2, #1
 80116aa:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	2240      	movs	r2, #64	@ 0x40
 80116b2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80116b6:	2340      	movs	r3, #64	@ 0x40
 80116b8:	2200      	movs	r2, #0
 80116ba:	2180      	movs	r1, #128	@ 0x80
 80116bc:	6878      	ldr	r0, [r7, #4]
 80116be:	f002 ff13 	bl	80144e8 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	2201      	movs	r2, #1
 80116c6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	2240      	movs	r2, #64	@ 0x40
 80116cc:	621a      	str	r2, [r3, #32]

  return ret;
 80116ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80116d0:	4618      	mov	r0, r3
 80116d2:	3710      	adds	r7, #16
 80116d4:	46bd      	mov	sp, r7
 80116d6:	bd80      	pop	{r7, pc}

080116d8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80116d8:	b480      	push	{r7}
 80116da:	b083      	sub	sp, #12
 80116dc:	af00      	add	r7, sp, #0
 80116de:	6078      	str	r0, [r7, #4]
 80116e0:	460b      	mov	r3, r1
 80116e2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	78fa      	ldrb	r2, [r7, #3]
 80116e8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80116ea:	2300      	movs	r3, #0
}
 80116ec:	4618      	mov	r0, r3
 80116ee:	370c      	adds	r7, #12
 80116f0:	46bd      	mov	sp, r7
 80116f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116f6:	4770      	bx	lr

080116f8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80116f8:	b480      	push	{r7}
 80116fa:	b083      	sub	sp, #12
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011706:	b2db      	uxtb	r3, r3
 8011708:	2b04      	cmp	r3, #4
 801170a:	d006      	beq.n	801171a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011712:	b2da      	uxtb	r2, r3
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	2204      	movs	r2, #4
 801171e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8011722:	2300      	movs	r3, #0
}
 8011724:	4618      	mov	r0, r3
 8011726:	370c      	adds	r7, #12
 8011728:	46bd      	mov	sp, r7
 801172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801172e:	4770      	bx	lr

08011730 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011730:	b480      	push	{r7}
 8011732:	b083      	sub	sp, #12
 8011734:	af00      	add	r7, sp, #0
 8011736:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801173e:	b2db      	uxtb	r3, r3
 8011740:	2b04      	cmp	r3, #4
 8011742:	d106      	bne.n	8011752 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801174a:	b2da      	uxtb	r2, r3
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8011752:	2300      	movs	r3, #0
}
 8011754:	4618      	mov	r0, r3
 8011756:	370c      	adds	r7, #12
 8011758:	46bd      	mov	sp, r7
 801175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801175e:	4770      	bx	lr

08011760 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011760:	b580      	push	{r7, lr}
 8011762:	b082      	sub	sp, #8
 8011764:	af00      	add	r7, sp, #0
 8011766:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801176e:	b2db      	uxtb	r3, r3
 8011770:	2b03      	cmp	r3, #3
 8011772:	d110      	bne.n	8011796 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801177a:	2b00      	cmp	r3, #0
 801177c:	d00b      	beq.n	8011796 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011784:	69db      	ldr	r3, [r3, #28]
 8011786:	2b00      	cmp	r3, #0
 8011788:	d005      	beq.n	8011796 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011790:	69db      	ldr	r3, [r3, #28]
 8011792:	6878      	ldr	r0, [r7, #4]
 8011794:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8011796:	2300      	movs	r3, #0
}
 8011798:	4618      	mov	r0, r3
 801179a:	3708      	adds	r7, #8
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}

080117a0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80117a0:	b480      	push	{r7}
 80117a2:	b083      	sub	sp, #12
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	6078      	str	r0, [r7, #4]
 80117a8:	460b      	mov	r3, r1
 80117aa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80117ac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80117ae:	4618      	mov	r0, r3
 80117b0:	370c      	adds	r7, #12
 80117b2:	46bd      	mov	sp, r7
 80117b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b8:	4770      	bx	lr

080117ba <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80117ba:	b480      	push	{r7}
 80117bc:	b083      	sub	sp, #12
 80117be:	af00      	add	r7, sp, #0
 80117c0:	6078      	str	r0, [r7, #4]
 80117c2:	460b      	mov	r3, r1
 80117c4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80117c6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80117c8:	4618      	mov	r0, r3
 80117ca:	370c      	adds	r7, #12
 80117cc:	46bd      	mov	sp, r7
 80117ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d2:	4770      	bx	lr

080117d4 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b086      	sub	sp, #24
 80117d8:	af00      	add	r7, sp, #0
 80117da:	6078      	str	r0, [r7, #4]
 80117dc:	460b      	mov	r3, r1
 80117de:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80117e8:	2300      	movs	r3, #0
 80117ea:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	885b      	ldrh	r3, [r3, #2]
 80117f0:	b29b      	uxth	r3, r3
 80117f2:	68fa      	ldr	r2, [r7, #12]
 80117f4:	7812      	ldrb	r2, [r2, #0]
 80117f6:	4293      	cmp	r3, r2
 80117f8:	d91f      	bls.n	801183a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	781b      	ldrb	r3, [r3, #0]
 80117fe:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8011800:	e013      	b.n	801182a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8011802:	f107 030a 	add.w	r3, r7, #10
 8011806:	4619      	mov	r1, r3
 8011808:	6978      	ldr	r0, [r7, #20]
 801180a:	f000 f81b 	bl	8011844 <USBD_GetNextDesc>
 801180e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8011810:	697b      	ldr	r3, [r7, #20]
 8011812:	785b      	ldrb	r3, [r3, #1]
 8011814:	2b05      	cmp	r3, #5
 8011816:	d108      	bne.n	801182a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8011818:	697b      	ldr	r3, [r7, #20]
 801181a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801181c:	693b      	ldr	r3, [r7, #16]
 801181e:	789b      	ldrb	r3, [r3, #2]
 8011820:	78fa      	ldrb	r2, [r7, #3]
 8011822:	429a      	cmp	r2, r3
 8011824:	d008      	beq.n	8011838 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8011826:	2300      	movs	r3, #0
 8011828:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	885b      	ldrh	r3, [r3, #2]
 801182e:	b29a      	uxth	r2, r3
 8011830:	897b      	ldrh	r3, [r7, #10]
 8011832:	429a      	cmp	r2, r3
 8011834:	d8e5      	bhi.n	8011802 <USBD_GetEpDesc+0x2e>
 8011836:	e000      	b.n	801183a <USBD_GetEpDesc+0x66>
          break;
 8011838:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801183a:	693b      	ldr	r3, [r7, #16]
}
 801183c:	4618      	mov	r0, r3
 801183e:	3718      	adds	r7, #24
 8011840:	46bd      	mov	sp, r7
 8011842:	bd80      	pop	{r7, pc}

08011844 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8011844:	b480      	push	{r7}
 8011846:	b085      	sub	sp, #20
 8011848:	af00      	add	r7, sp, #0
 801184a:	6078      	str	r0, [r7, #4]
 801184c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8011852:	683b      	ldr	r3, [r7, #0]
 8011854:	881b      	ldrh	r3, [r3, #0]
 8011856:	68fa      	ldr	r2, [r7, #12]
 8011858:	7812      	ldrb	r2, [r2, #0]
 801185a:	4413      	add	r3, r2
 801185c:	b29a      	uxth	r2, r3
 801185e:	683b      	ldr	r3, [r7, #0]
 8011860:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	781b      	ldrb	r3, [r3, #0]
 8011866:	461a      	mov	r2, r3
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	4413      	add	r3, r2
 801186c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801186e:	68fb      	ldr	r3, [r7, #12]
}
 8011870:	4618      	mov	r0, r3
 8011872:	3714      	adds	r7, #20
 8011874:	46bd      	mov	sp, r7
 8011876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801187a:	4770      	bx	lr

0801187c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801187c:	b480      	push	{r7}
 801187e:	b087      	sub	sp, #28
 8011880:	af00      	add	r7, sp, #0
 8011882:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011888:	697b      	ldr	r3, [r7, #20]
 801188a:	781b      	ldrb	r3, [r3, #0]
 801188c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801188e:	697b      	ldr	r3, [r7, #20]
 8011890:	3301      	adds	r3, #1
 8011892:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011894:	697b      	ldr	r3, [r7, #20]
 8011896:	781b      	ldrb	r3, [r3, #0]
 8011898:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801189a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801189e:	021b      	lsls	r3, r3, #8
 80118a0:	b21a      	sxth	r2, r3
 80118a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80118a6:	4313      	orrs	r3, r2
 80118a8:	b21b      	sxth	r3, r3
 80118aa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80118ac:	89fb      	ldrh	r3, [r7, #14]
}
 80118ae:	4618      	mov	r0, r3
 80118b0:	371c      	adds	r7, #28
 80118b2:	46bd      	mov	sp, r7
 80118b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118b8:	4770      	bx	lr
	...

080118bc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80118bc:	b580      	push	{r7, lr}
 80118be:	b084      	sub	sp, #16
 80118c0:	af00      	add	r7, sp, #0
 80118c2:	6078      	str	r0, [r7, #4]
 80118c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80118c6:	2300      	movs	r3, #0
 80118c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80118ca:	683b      	ldr	r3, [r7, #0]
 80118cc:	781b      	ldrb	r3, [r3, #0]
 80118ce:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80118d2:	2b40      	cmp	r3, #64	@ 0x40
 80118d4:	d005      	beq.n	80118e2 <USBD_StdDevReq+0x26>
 80118d6:	2b40      	cmp	r3, #64	@ 0x40
 80118d8:	d857      	bhi.n	801198a <USBD_StdDevReq+0xce>
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d00f      	beq.n	80118fe <USBD_StdDevReq+0x42>
 80118de:	2b20      	cmp	r3, #32
 80118e0:	d153      	bne.n	801198a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	32ae      	adds	r2, #174	@ 0xae
 80118ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118f0:	689b      	ldr	r3, [r3, #8]
 80118f2:	6839      	ldr	r1, [r7, #0]
 80118f4:	6878      	ldr	r0, [r7, #4]
 80118f6:	4798      	blx	r3
 80118f8:	4603      	mov	r3, r0
 80118fa:	73fb      	strb	r3, [r7, #15]
      break;
 80118fc:	e04a      	b.n	8011994 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80118fe:	683b      	ldr	r3, [r7, #0]
 8011900:	785b      	ldrb	r3, [r3, #1]
 8011902:	2b09      	cmp	r3, #9
 8011904:	d83b      	bhi.n	801197e <USBD_StdDevReq+0xc2>
 8011906:	a201      	add	r2, pc, #4	@ (adr r2, 801190c <USBD_StdDevReq+0x50>)
 8011908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801190c:	08011961 	.word	0x08011961
 8011910:	08011975 	.word	0x08011975
 8011914:	0801197f 	.word	0x0801197f
 8011918:	0801196b 	.word	0x0801196b
 801191c:	0801197f 	.word	0x0801197f
 8011920:	0801193f 	.word	0x0801193f
 8011924:	08011935 	.word	0x08011935
 8011928:	0801197f 	.word	0x0801197f
 801192c:	08011957 	.word	0x08011957
 8011930:	08011949 	.word	0x08011949
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011934:	6839      	ldr	r1, [r7, #0]
 8011936:	6878      	ldr	r0, [r7, #4]
 8011938:	f000 fa3c 	bl	8011db4 <USBD_GetDescriptor>
          break;
 801193c:	e024      	b.n	8011988 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801193e:	6839      	ldr	r1, [r7, #0]
 8011940:	6878      	ldr	r0, [r7, #4]
 8011942:	f000 fbcb 	bl	80120dc <USBD_SetAddress>
          break;
 8011946:	e01f      	b.n	8011988 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011948:	6839      	ldr	r1, [r7, #0]
 801194a:	6878      	ldr	r0, [r7, #4]
 801194c:	f000 fc0a 	bl	8012164 <USBD_SetConfig>
 8011950:	4603      	mov	r3, r0
 8011952:	73fb      	strb	r3, [r7, #15]
          break;
 8011954:	e018      	b.n	8011988 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011956:	6839      	ldr	r1, [r7, #0]
 8011958:	6878      	ldr	r0, [r7, #4]
 801195a:	f000 fcad 	bl	80122b8 <USBD_GetConfig>
          break;
 801195e:	e013      	b.n	8011988 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8011960:	6839      	ldr	r1, [r7, #0]
 8011962:	6878      	ldr	r0, [r7, #4]
 8011964:	f000 fcde 	bl	8012324 <USBD_GetStatus>
          break;
 8011968:	e00e      	b.n	8011988 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801196a:	6839      	ldr	r1, [r7, #0]
 801196c:	6878      	ldr	r0, [r7, #4]
 801196e:	f000 fd0d 	bl	801238c <USBD_SetFeature>
          break;
 8011972:	e009      	b.n	8011988 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011974:	6839      	ldr	r1, [r7, #0]
 8011976:	6878      	ldr	r0, [r7, #4]
 8011978:	f000 fd31 	bl	80123de <USBD_ClrFeature>
          break;
 801197c:	e004      	b.n	8011988 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801197e:	6839      	ldr	r1, [r7, #0]
 8011980:	6878      	ldr	r0, [r7, #4]
 8011982:	f000 fd88 	bl	8012496 <USBD_CtlError>
          break;
 8011986:	bf00      	nop
      }
      break;
 8011988:	e004      	b.n	8011994 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801198a:	6839      	ldr	r1, [r7, #0]
 801198c:	6878      	ldr	r0, [r7, #4]
 801198e:	f000 fd82 	bl	8012496 <USBD_CtlError>
      break;
 8011992:	bf00      	nop
  }

  return ret;
 8011994:	7bfb      	ldrb	r3, [r7, #15]
}
 8011996:	4618      	mov	r0, r3
 8011998:	3710      	adds	r7, #16
 801199a:	46bd      	mov	sp, r7
 801199c:	bd80      	pop	{r7, pc}
 801199e:	bf00      	nop

080119a0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80119a0:	b580      	push	{r7, lr}
 80119a2:	b084      	sub	sp, #16
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	6078      	str	r0, [r7, #4]
 80119a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80119aa:	2300      	movs	r3, #0
 80119ac:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80119ae:	683b      	ldr	r3, [r7, #0]
 80119b0:	781b      	ldrb	r3, [r3, #0]
 80119b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80119b6:	2b40      	cmp	r3, #64	@ 0x40
 80119b8:	d005      	beq.n	80119c6 <USBD_StdItfReq+0x26>
 80119ba:	2b40      	cmp	r3, #64	@ 0x40
 80119bc:	d852      	bhi.n	8011a64 <USBD_StdItfReq+0xc4>
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d001      	beq.n	80119c6 <USBD_StdItfReq+0x26>
 80119c2:	2b20      	cmp	r3, #32
 80119c4:	d14e      	bne.n	8011a64 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80119cc:	b2db      	uxtb	r3, r3
 80119ce:	3b01      	subs	r3, #1
 80119d0:	2b02      	cmp	r3, #2
 80119d2:	d840      	bhi.n	8011a56 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80119d4:	683b      	ldr	r3, [r7, #0]
 80119d6:	889b      	ldrh	r3, [r3, #4]
 80119d8:	b2db      	uxtb	r3, r3
 80119da:	2b01      	cmp	r3, #1
 80119dc:	d836      	bhi.n	8011a4c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80119de:	683b      	ldr	r3, [r7, #0]
 80119e0:	889b      	ldrh	r3, [r3, #4]
 80119e2:	b2db      	uxtb	r3, r3
 80119e4:	4619      	mov	r1, r3
 80119e6:	6878      	ldr	r0, [r7, #4]
 80119e8:	f7ff feda 	bl	80117a0 <USBD_CoreFindIF>
 80119ec:	4603      	mov	r3, r0
 80119ee:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80119f0:	7bbb      	ldrb	r3, [r7, #14]
 80119f2:	2bff      	cmp	r3, #255	@ 0xff
 80119f4:	d01d      	beq.n	8011a32 <USBD_StdItfReq+0x92>
 80119f6:	7bbb      	ldrb	r3, [r7, #14]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d11a      	bne.n	8011a32 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80119fc:	7bba      	ldrb	r2, [r7, #14]
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	32ae      	adds	r2, #174	@ 0xae
 8011a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a06:	689b      	ldr	r3, [r3, #8]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d00f      	beq.n	8011a2c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8011a0c:	7bba      	ldrb	r2, [r7, #14]
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011a14:	7bba      	ldrb	r2, [r7, #14]
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	32ae      	adds	r2, #174	@ 0xae
 8011a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a1e:	689b      	ldr	r3, [r3, #8]
 8011a20:	6839      	ldr	r1, [r7, #0]
 8011a22:	6878      	ldr	r0, [r7, #4]
 8011a24:	4798      	blx	r3
 8011a26:	4603      	mov	r3, r0
 8011a28:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011a2a:	e004      	b.n	8011a36 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8011a2c:	2303      	movs	r3, #3
 8011a2e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011a30:	e001      	b.n	8011a36 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8011a32:	2303      	movs	r3, #3
 8011a34:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011a36:	683b      	ldr	r3, [r7, #0]
 8011a38:	88db      	ldrh	r3, [r3, #6]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d110      	bne.n	8011a60 <USBD_StdItfReq+0xc0>
 8011a3e:	7bfb      	ldrb	r3, [r7, #15]
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d10d      	bne.n	8011a60 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011a44:	6878      	ldr	r0, [r7, #4]
 8011a46:	f000 fde0 	bl	801260a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011a4a:	e009      	b.n	8011a60 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8011a4c:	6839      	ldr	r1, [r7, #0]
 8011a4e:	6878      	ldr	r0, [r7, #4]
 8011a50:	f000 fd21 	bl	8012496 <USBD_CtlError>
          break;
 8011a54:	e004      	b.n	8011a60 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8011a56:	6839      	ldr	r1, [r7, #0]
 8011a58:	6878      	ldr	r0, [r7, #4]
 8011a5a:	f000 fd1c 	bl	8012496 <USBD_CtlError>
          break;
 8011a5e:	e000      	b.n	8011a62 <USBD_StdItfReq+0xc2>
          break;
 8011a60:	bf00      	nop
      }
      break;
 8011a62:	e004      	b.n	8011a6e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8011a64:	6839      	ldr	r1, [r7, #0]
 8011a66:	6878      	ldr	r0, [r7, #4]
 8011a68:	f000 fd15 	bl	8012496 <USBD_CtlError>
      break;
 8011a6c:	bf00      	nop
  }

  return ret;
 8011a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a70:	4618      	mov	r0, r3
 8011a72:	3710      	adds	r7, #16
 8011a74:	46bd      	mov	sp, r7
 8011a76:	bd80      	pop	{r7, pc}

08011a78 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011a78:	b580      	push	{r7, lr}
 8011a7a:	b084      	sub	sp, #16
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	6078      	str	r0, [r7, #4]
 8011a80:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8011a82:	2300      	movs	r3, #0
 8011a84:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8011a86:	683b      	ldr	r3, [r7, #0]
 8011a88:	889b      	ldrh	r3, [r3, #4]
 8011a8a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011a8c:	683b      	ldr	r3, [r7, #0]
 8011a8e:	781b      	ldrb	r3, [r3, #0]
 8011a90:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011a94:	2b40      	cmp	r3, #64	@ 0x40
 8011a96:	d007      	beq.n	8011aa8 <USBD_StdEPReq+0x30>
 8011a98:	2b40      	cmp	r3, #64	@ 0x40
 8011a9a:	f200 817f 	bhi.w	8011d9c <USBD_StdEPReq+0x324>
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d02a      	beq.n	8011af8 <USBD_StdEPReq+0x80>
 8011aa2:	2b20      	cmp	r3, #32
 8011aa4:	f040 817a 	bne.w	8011d9c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8011aa8:	7bbb      	ldrb	r3, [r7, #14]
 8011aaa:	4619      	mov	r1, r3
 8011aac:	6878      	ldr	r0, [r7, #4]
 8011aae:	f7ff fe84 	bl	80117ba <USBD_CoreFindEP>
 8011ab2:	4603      	mov	r3, r0
 8011ab4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011ab6:	7b7b      	ldrb	r3, [r7, #13]
 8011ab8:	2bff      	cmp	r3, #255	@ 0xff
 8011aba:	f000 8174 	beq.w	8011da6 <USBD_StdEPReq+0x32e>
 8011abe:	7b7b      	ldrb	r3, [r7, #13]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	f040 8170 	bne.w	8011da6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8011ac6:	7b7a      	ldrb	r2, [r7, #13]
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8011ace:	7b7a      	ldrb	r2, [r7, #13]
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	32ae      	adds	r2, #174	@ 0xae
 8011ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ad8:	689b      	ldr	r3, [r3, #8]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	f000 8163 	beq.w	8011da6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8011ae0:	7b7a      	ldrb	r2, [r7, #13]
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	32ae      	adds	r2, #174	@ 0xae
 8011ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011aea:	689b      	ldr	r3, [r3, #8]
 8011aec:	6839      	ldr	r1, [r7, #0]
 8011aee:	6878      	ldr	r0, [r7, #4]
 8011af0:	4798      	blx	r3
 8011af2:	4603      	mov	r3, r0
 8011af4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8011af6:	e156      	b.n	8011da6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011af8:	683b      	ldr	r3, [r7, #0]
 8011afa:	785b      	ldrb	r3, [r3, #1]
 8011afc:	2b03      	cmp	r3, #3
 8011afe:	d008      	beq.n	8011b12 <USBD_StdEPReq+0x9a>
 8011b00:	2b03      	cmp	r3, #3
 8011b02:	f300 8145 	bgt.w	8011d90 <USBD_StdEPReq+0x318>
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	f000 809b 	beq.w	8011c42 <USBD_StdEPReq+0x1ca>
 8011b0c:	2b01      	cmp	r3, #1
 8011b0e:	d03c      	beq.n	8011b8a <USBD_StdEPReq+0x112>
 8011b10:	e13e      	b.n	8011d90 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b18:	b2db      	uxtb	r3, r3
 8011b1a:	2b02      	cmp	r3, #2
 8011b1c:	d002      	beq.n	8011b24 <USBD_StdEPReq+0xac>
 8011b1e:	2b03      	cmp	r3, #3
 8011b20:	d016      	beq.n	8011b50 <USBD_StdEPReq+0xd8>
 8011b22:	e02c      	b.n	8011b7e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011b24:	7bbb      	ldrb	r3, [r7, #14]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d00d      	beq.n	8011b46 <USBD_StdEPReq+0xce>
 8011b2a:	7bbb      	ldrb	r3, [r7, #14]
 8011b2c:	2b80      	cmp	r3, #128	@ 0x80
 8011b2e:	d00a      	beq.n	8011b46 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011b30:	7bbb      	ldrb	r3, [r7, #14]
 8011b32:	4619      	mov	r1, r3
 8011b34:	6878      	ldr	r0, [r7, #4]
 8011b36:	f002 fd81 	bl	801463c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011b3a:	2180      	movs	r1, #128	@ 0x80
 8011b3c:	6878      	ldr	r0, [r7, #4]
 8011b3e:	f002 fd7d 	bl	801463c <USBD_LL_StallEP>
 8011b42:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011b44:	e020      	b.n	8011b88 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8011b46:	6839      	ldr	r1, [r7, #0]
 8011b48:	6878      	ldr	r0, [r7, #4]
 8011b4a:	f000 fca4 	bl	8012496 <USBD_CtlError>
              break;
 8011b4e:	e01b      	b.n	8011b88 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011b50:	683b      	ldr	r3, [r7, #0]
 8011b52:	885b      	ldrh	r3, [r3, #2]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d10e      	bne.n	8011b76 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011b58:	7bbb      	ldrb	r3, [r7, #14]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d00b      	beq.n	8011b76 <USBD_StdEPReq+0xfe>
 8011b5e:	7bbb      	ldrb	r3, [r7, #14]
 8011b60:	2b80      	cmp	r3, #128	@ 0x80
 8011b62:	d008      	beq.n	8011b76 <USBD_StdEPReq+0xfe>
 8011b64:	683b      	ldr	r3, [r7, #0]
 8011b66:	88db      	ldrh	r3, [r3, #6]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d104      	bne.n	8011b76 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011b6c:	7bbb      	ldrb	r3, [r7, #14]
 8011b6e:	4619      	mov	r1, r3
 8011b70:	6878      	ldr	r0, [r7, #4]
 8011b72:	f002 fd63 	bl	801463c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8011b76:	6878      	ldr	r0, [r7, #4]
 8011b78:	f000 fd47 	bl	801260a <USBD_CtlSendStatus>

              break;
 8011b7c:	e004      	b.n	8011b88 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8011b7e:	6839      	ldr	r1, [r7, #0]
 8011b80:	6878      	ldr	r0, [r7, #4]
 8011b82:	f000 fc88 	bl	8012496 <USBD_CtlError>
              break;
 8011b86:	bf00      	nop
          }
          break;
 8011b88:	e107      	b.n	8011d9a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b90:	b2db      	uxtb	r3, r3
 8011b92:	2b02      	cmp	r3, #2
 8011b94:	d002      	beq.n	8011b9c <USBD_StdEPReq+0x124>
 8011b96:	2b03      	cmp	r3, #3
 8011b98:	d016      	beq.n	8011bc8 <USBD_StdEPReq+0x150>
 8011b9a:	e04b      	b.n	8011c34 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011b9c:	7bbb      	ldrb	r3, [r7, #14]
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d00d      	beq.n	8011bbe <USBD_StdEPReq+0x146>
 8011ba2:	7bbb      	ldrb	r3, [r7, #14]
 8011ba4:	2b80      	cmp	r3, #128	@ 0x80
 8011ba6:	d00a      	beq.n	8011bbe <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011ba8:	7bbb      	ldrb	r3, [r7, #14]
 8011baa:	4619      	mov	r1, r3
 8011bac:	6878      	ldr	r0, [r7, #4]
 8011bae:	f002 fd45 	bl	801463c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011bb2:	2180      	movs	r1, #128	@ 0x80
 8011bb4:	6878      	ldr	r0, [r7, #4]
 8011bb6:	f002 fd41 	bl	801463c <USBD_LL_StallEP>
 8011bba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011bbc:	e040      	b.n	8011c40 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8011bbe:	6839      	ldr	r1, [r7, #0]
 8011bc0:	6878      	ldr	r0, [r7, #4]
 8011bc2:	f000 fc68 	bl	8012496 <USBD_CtlError>
              break;
 8011bc6:	e03b      	b.n	8011c40 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011bc8:	683b      	ldr	r3, [r7, #0]
 8011bca:	885b      	ldrh	r3, [r3, #2]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d136      	bne.n	8011c3e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011bd0:	7bbb      	ldrb	r3, [r7, #14]
 8011bd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d004      	beq.n	8011be4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011bda:	7bbb      	ldrb	r3, [r7, #14]
 8011bdc:	4619      	mov	r1, r3
 8011bde:	6878      	ldr	r0, [r7, #4]
 8011be0:	f002 fd62 	bl	80146a8 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011be4:	6878      	ldr	r0, [r7, #4]
 8011be6:	f000 fd10 	bl	801260a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8011bea:	7bbb      	ldrb	r3, [r7, #14]
 8011bec:	4619      	mov	r1, r3
 8011bee:	6878      	ldr	r0, [r7, #4]
 8011bf0:	f7ff fde3 	bl	80117ba <USBD_CoreFindEP>
 8011bf4:	4603      	mov	r3, r0
 8011bf6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011bf8:	7b7b      	ldrb	r3, [r7, #13]
 8011bfa:	2bff      	cmp	r3, #255	@ 0xff
 8011bfc:	d01f      	beq.n	8011c3e <USBD_StdEPReq+0x1c6>
 8011bfe:	7b7b      	ldrb	r3, [r7, #13]
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d11c      	bne.n	8011c3e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8011c04:	7b7a      	ldrb	r2, [r7, #13]
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8011c0c:	7b7a      	ldrb	r2, [r7, #13]
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	32ae      	adds	r2, #174	@ 0xae
 8011c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c16:	689b      	ldr	r3, [r3, #8]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d010      	beq.n	8011c3e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011c1c:	7b7a      	ldrb	r2, [r7, #13]
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	32ae      	adds	r2, #174	@ 0xae
 8011c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c26:	689b      	ldr	r3, [r3, #8]
 8011c28:	6839      	ldr	r1, [r7, #0]
 8011c2a:	6878      	ldr	r0, [r7, #4]
 8011c2c:	4798      	blx	r3
 8011c2e:	4603      	mov	r3, r0
 8011c30:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8011c32:	e004      	b.n	8011c3e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8011c34:	6839      	ldr	r1, [r7, #0]
 8011c36:	6878      	ldr	r0, [r7, #4]
 8011c38:	f000 fc2d 	bl	8012496 <USBD_CtlError>
              break;
 8011c3c:	e000      	b.n	8011c40 <USBD_StdEPReq+0x1c8>
              break;
 8011c3e:	bf00      	nop
          }
          break;
 8011c40:	e0ab      	b.n	8011d9a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011c48:	b2db      	uxtb	r3, r3
 8011c4a:	2b02      	cmp	r3, #2
 8011c4c:	d002      	beq.n	8011c54 <USBD_StdEPReq+0x1dc>
 8011c4e:	2b03      	cmp	r3, #3
 8011c50:	d032      	beq.n	8011cb8 <USBD_StdEPReq+0x240>
 8011c52:	e097      	b.n	8011d84 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011c54:	7bbb      	ldrb	r3, [r7, #14]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d007      	beq.n	8011c6a <USBD_StdEPReq+0x1f2>
 8011c5a:	7bbb      	ldrb	r3, [r7, #14]
 8011c5c:	2b80      	cmp	r3, #128	@ 0x80
 8011c5e:	d004      	beq.n	8011c6a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8011c60:	6839      	ldr	r1, [r7, #0]
 8011c62:	6878      	ldr	r0, [r7, #4]
 8011c64:	f000 fc17 	bl	8012496 <USBD_CtlError>
                break;
 8011c68:	e091      	b.n	8011d8e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011c6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	da0b      	bge.n	8011c8a <USBD_StdEPReq+0x212>
 8011c72:	7bbb      	ldrb	r3, [r7, #14]
 8011c74:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011c78:	4613      	mov	r3, r2
 8011c7a:	009b      	lsls	r3, r3, #2
 8011c7c:	4413      	add	r3, r2
 8011c7e:	009b      	lsls	r3, r3, #2
 8011c80:	3310      	adds	r3, #16
 8011c82:	687a      	ldr	r2, [r7, #4]
 8011c84:	4413      	add	r3, r2
 8011c86:	3304      	adds	r3, #4
 8011c88:	e00b      	b.n	8011ca2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011c8a:	7bbb      	ldrb	r3, [r7, #14]
 8011c8c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011c90:	4613      	mov	r3, r2
 8011c92:	009b      	lsls	r3, r3, #2
 8011c94:	4413      	add	r3, r2
 8011c96:	009b      	lsls	r3, r3, #2
 8011c98:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011c9c:	687a      	ldr	r2, [r7, #4]
 8011c9e:	4413      	add	r3, r2
 8011ca0:	3304      	adds	r3, #4
 8011ca2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011ca4:	68bb      	ldr	r3, [r7, #8]
 8011ca6:	2200      	movs	r2, #0
 8011ca8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011caa:	68bb      	ldr	r3, [r7, #8]
 8011cac:	2202      	movs	r2, #2
 8011cae:	4619      	mov	r1, r3
 8011cb0:	6878      	ldr	r0, [r7, #4]
 8011cb2:	f000 fc6d 	bl	8012590 <USBD_CtlSendData>
              break;
 8011cb6:	e06a      	b.n	8011d8e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011cb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	da11      	bge.n	8011ce4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011cc0:	7bbb      	ldrb	r3, [r7, #14]
 8011cc2:	f003 020f 	and.w	r2, r3, #15
 8011cc6:	6879      	ldr	r1, [r7, #4]
 8011cc8:	4613      	mov	r3, r2
 8011cca:	009b      	lsls	r3, r3, #2
 8011ccc:	4413      	add	r3, r2
 8011cce:	009b      	lsls	r3, r3, #2
 8011cd0:	440b      	add	r3, r1
 8011cd2:	3324      	adds	r3, #36	@ 0x24
 8011cd4:	881b      	ldrh	r3, [r3, #0]
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d117      	bne.n	8011d0a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011cda:	6839      	ldr	r1, [r7, #0]
 8011cdc:	6878      	ldr	r0, [r7, #4]
 8011cde:	f000 fbda 	bl	8012496 <USBD_CtlError>
                  break;
 8011ce2:	e054      	b.n	8011d8e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011ce4:	7bbb      	ldrb	r3, [r7, #14]
 8011ce6:	f003 020f 	and.w	r2, r3, #15
 8011cea:	6879      	ldr	r1, [r7, #4]
 8011cec:	4613      	mov	r3, r2
 8011cee:	009b      	lsls	r3, r3, #2
 8011cf0:	4413      	add	r3, r2
 8011cf2:	009b      	lsls	r3, r3, #2
 8011cf4:	440b      	add	r3, r1
 8011cf6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011cfa:	881b      	ldrh	r3, [r3, #0]
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d104      	bne.n	8011d0a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011d00:	6839      	ldr	r1, [r7, #0]
 8011d02:	6878      	ldr	r0, [r7, #4]
 8011d04:	f000 fbc7 	bl	8012496 <USBD_CtlError>
                  break;
 8011d08:	e041      	b.n	8011d8e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011d0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	da0b      	bge.n	8011d2a <USBD_StdEPReq+0x2b2>
 8011d12:	7bbb      	ldrb	r3, [r7, #14]
 8011d14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011d18:	4613      	mov	r3, r2
 8011d1a:	009b      	lsls	r3, r3, #2
 8011d1c:	4413      	add	r3, r2
 8011d1e:	009b      	lsls	r3, r3, #2
 8011d20:	3310      	adds	r3, #16
 8011d22:	687a      	ldr	r2, [r7, #4]
 8011d24:	4413      	add	r3, r2
 8011d26:	3304      	adds	r3, #4
 8011d28:	e00b      	b.n	8011d42 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011d2a:	7bbb      	ldrb	r3, [r7, #14]
 8011d2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011d30:	4613      	mov	r3, r2
 8011d32:	009b      	lsls	r3, r3, #2
 8011d34:	4413      	add	r3, r2
 8011d36:	009b      	lsls	r3, r3, #2
 8011d38:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011d3c:	687a      	ldr	r2, [r7, #4]
 8011d3e:	4413      	add	r3, r2
 8011d40:	3304      	adds	r3, #4
 8011d42:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011d44:	7bbb      	ldrb	r3, [r7, #14]
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d002      	beq.n	8011d50 <USBD_StdEPReq+0x2d8>
 8011d4a:	7bbb      	ldrb	r3, [r7, #14]
 8011d4c:	2b80      	cmp	r3, #128	@ 0x80
 8011d4e:	d103      	bne.n	8011d58 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8011d50:	68bb      	ldr	r3, [r7, #8]
 8011d52:	2200      	movs	r2, #0
 8011d54:	601a      	str	r2, [r3, #0]
 8011d56:	e00e      	b.n	8011d76 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011d58:	7bbb      	ldrb	r3, [r7, #14]
 8011d5a:	4619      	mov	r1, r3
 8011d5c:	6878      	ldr	r0, [r7, #4]
 8011d5e:	f002 fcd9 	bl	8014714 <USBD_LL_IsStallEP>
 8011d62:	4603      	mov	r3, r0
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d003      	beq.n	8011d70 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8011d68:	68bb      	ldr	r3, [r7, #8]
 8011d6a:	2201      	movs	r2, #1
 8011d6c:	601a      	str	r2, [r3, #0]
 8011d6e:	e002      	b.n	8011d76 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8011d70:	68bb      	ldr	r3, [r7, #8]
 8011d72:	2200      	movs	r2, #0
 8011d74:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011d76:	68bb      	ldr	r3, [r7, #8]
 8011d78:	2202      	movs	r2, #2
 8011d7a:	4619      	mov	r1, r3
 8011d7c:	6878      	ldr	r0, [r7, #4]
 8011d7e:	f000 fc07 	bl	8012590 <USBD_CtlSendData>
              break;
 8011d82:	e004      	b.n	8011d8e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8011d84:	6839      	ldr	r1, [r7, #0]
 8011d86:	6878      	ldr	r0, [r7, #4]
 8011d88:	f000 fb85 	bl	8012496 <USBD_CtlError>
              break;
 8011d8c:	bf00      	nop
          }
          break;
 8011d8e:	e004      	b.n	8011d9a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8011d90:	6839      	ldr	r1, [r7, #0]
 8011d92:	6878      	ldr	r0, [r7, #4]
 8011d94:	f000 fb7f 	bl	8012496 <USBD_CtlError>
          break;
 8011d98:	bf00      	nop
      }
      break;
 8011d9a:	e005      	b.n	8011da8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8011d9c:	6839      	ldr	r1, [r7, #0]
 8011d9e:	6878      	ldr	r0, [r7, #4]
 8011da0:	f000 fb79 	bl	8012496 <USBD_CtlError>
      break;
 8011da4:	e000      	b.n	8011da8 <USBD_StdEPReq+0x330>
      break;
 8011da6:	bf00      	nop
  }

  return ret;
 8011da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011daa:	4618      	mov	r0, r3
 8011dac:	3710      	adds	r7, #16
 8011dae:	46bd      	mov	sp, r7
 8011db0:	bd80      	pop	{r7, pc}
	...

08011db4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b084      	sub	sp, #16
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	6078      	str	r0, [r7, #4]
 8011dbc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011dbe:	2300      	movs	r3, #0
 8011dc0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8011dc2:	2300      	movs	r3, #0
 8011dc4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011dca:	683b      	ldr	r3, [r7, #0]
 8011dcc:	885b      	ldrh	r3, [r3, #2]
 8011dce:	0a1b      	lsrs	r3, r3, #8
 8011dd0:	b29b      	uxth	r3, r3
 8011dd2:	3b01      	subs	r3, #1
 8011dd4:	2b0e      	cmp	r3, #14
 8011dd6:	f200 8152 	bhi.w	801207e <USBD_GetDescriptor+0x2ca>
 8011dda:	a201      	add	r2, pc, #4	@ (adr r2, 8011de0 <USBD_GetDescriptor+0x2c>)
 8011ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011de0:	08011e51 	.word	0x08011e51
 8011de4:	08011e69 	.word	0x08011e69
 8011de8:	08011ea9 	.word	0x08011ea9
 8011dec:	0801207f 	.word	0x0801207f
 8011df0:	0801207f 	.word	0x0801207f
 8011df4:	0801201f 	.word	0x0801201f
 8011df8:	0801204b 	.word	0x0801204b
 8011dfc:	0801207f 	.word	0x0801207f
 8011e00:	0801207f 	.word	0x0801207f
 8011e04:	0801207f 	.word	0x0801207f
 8011e08:	0801207f 	.word	0x0801207f
 8011e0c:	0801207f 	.word	0x0801207f
 8011e10:	0801207f 	.word	0x0801207f
 8011e14:	0801207f 	.word	0x0801207f
 8011e18:	08011e1d 	.word	0x08011e1d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011e22:	69db      	ldr	r3, [r3, #28]
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d00b      	beq.n	8011e40 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011e2e:	69db      	ldr	r3, [r3, #28]
 8011e30:	687a      	ldr	r2, [r7, #4]
 8011e32:	7c12      	ldrb	r2, [r2, #16]
 8011e34:	f107 0108 	add.w	r1, r7, #8
 8011e38:	4610      	mov	r0, r2
 8011e3a:	4798      	blx	r3
 8011e3c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011e3e:	e126      	b.n	801208e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011e40:	6839      	ldr	r1, [r7, #0]
 8011e42:	6878      	ldr	r0, [r7, #4]
 8011e44:	f000 fb27 	bl	8012496 <USBD_CtlError>
        err++;
 8011e48:	7afb      	ldrb	r3, [r7, #11]
 8011e4a:	3301      	adds	r3, #1
 8011e4c:	72fb      	strb	r3, [r7, #11]
      break;
 8011e4e:	e11e      	b.n	801208e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	687a      	ldr	r2, [r7, #4]
 8011e5a:	7c12      	ldrb	r2, [r2, #16]
 8011e5c:	f107 0108 	add.w	r1, r7, #8
 8011e60:	4610      	mov	r0, r2
 8011e62:	4798      	blx	r3
 8011e64:	60f8      	str	r0, [r7, #12]
      break;
 8011e66:	e112      	b.n	801208e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	7c1b      	ldrb	r3, [r3, #16]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d10d      	bne.n	8011e8c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e78:	f107 0208 	add.w	r2, r7, #8
 8011e7c:	4610      	mov	r0, r2
 8011e7e:	4798      	blx	r3
 8011e80:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	3301      	adds	r3, #1
 8011e86:	2202      	movs	r2, #2
 8011e88:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8011e8a:	e100      	b.n	801208e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e94:	f107 0208 	add.w	r2, r7, #8
 8011e98:	4610      	mov	r0, r2
 8011e9a:	4798      	blx	r3
 8011e9c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011e9e:	68fb      	ldr	r3, [r7, #12]
 8011ea0:	3301      	adds	r3, #1
 8011ea2:	2202      	movs	r2, #2
 8011ea4:	701a      	strb	r2, [r3, #0]
      break;
 8011ea6:	e0f2      	b.n	801208e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	885b      	ldrh	r3, [r3, #2]
 8011eac:	b2db      	uxtb	r3, r3
 8011eae:	2b05      	cmp	r3, #5
 8011eb0:	f200 80ac 	bhi.w	801200c <USBD_GetDescriptor+0x258>
 8011eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8011ebc <USBD_GetDescriptor+0x108>)
 8011eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011eba:	bf00      	nop
 8011ebc:	08011ed5 	.word	0x08011ed5
 8011ec0:	08011f09 	.word	0x08011f09
 8011ec4:	08011f3d 	.word	0x08011f3d
 8011ec8:	08011f71 	.word	0x08011f71
 8011ecc:	08011fa5 	.word	0x08011fa5
 8011ed0:	08011fd9 	.word	0x08011fd9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011eda:	685b      	ldr	r3, [r3, #4]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d00b      	beq.n	8011ef8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011ee6:	685b      	ldr	r3, [r3, #4]
 8011ee8:	687a      	ldr	r2, [r7, #4]
 8011eea:	7c12      	ldrb	r2, [r2, #16]
 8011eec:	f107 0108 	add.w	r1, r7, #8
 8011ef0:	4610      	mov	r0, r2
 8011ef2:	4798      	blx	r3
 8011ef4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011ef6:	e091      	b.n	801201c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011ef8:	6839      	ldr	r1, [r7, #0]
 8011efa:	6878      	ldr	r0, [r7, #4]
 8011efc:	f000 facb 	bl	8012496 <USBD_CtlError>
            err++;
 8011f00:	7afb      	ldrb	r3, [r7, #11]
 8011f02:	3301      	adds	r3, #1
 8011f04:	72fb      	strb	r3, [r7, #11]
          break;
 8011f06:	e089      	b.n	801201c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f0e:	689b      	ldr	r3, [r3, #8]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d00b      	beq.n	8011f2c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f1a:	689b      	ldr	r3, [r3, #8]
 8011f1c:	687a      	ldr	r2, [r7, #4]
 8011f1e:	7c12      	ldrb	r2, [r2, #16]
 8011f20:	f107 0108 	add.w	r1, r7, #8
 8011f24:	4610      	mov	r0, r2
 8011f26:	4798      	blx	r3
 8011f28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011f2a:	e077      	b.n	801201c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011f2c:	6839      	ldr	r1, [r7, #0]
 8011f2e:	6878      	ldr	r0, [r7, #4]
 8011f30:	f000 fab1 	bl	8012496 <USBD_CtlError>
            err++;
 8011f34:	7afb      	ldrb	r3, [r7, #11]
 8011f36:	3301      	adds	r3, #1
 8011f38:	72fb      	strb	r3, [r7, #11]
          break;
 8011f3a:	e06f      	b.n	801201c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f42:	68db      	ldr	r3, [r3, #12]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d00b      	beq.n	8011f60 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f4e:	68db      	ldr	r3, [r3, #12]
 8011f50:	687a      	ldr	r2, [r7, #4]
 8011f52:	7c12      	ldrb	r2, [r2, #16]
 8011f54:	f107 0108 	add.w	r1, r7, #8
 8011f58:	4610      	mov	r0, r2
 8011f5a:	4798      	blx	r3
 8011f5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011f5e:	e05d      	b.n	801201c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011f60:	6839      	ldr	r1, [r7, #0]
 8011f62:	6878      	ldr	r0, [r7, #4]
 8011f64:	f000 fa97 	bl	8012496 <USBD_CtlError>
            err++;
 8011f68:	7afb      	ldrb	r3, [r7, #11]
 8011f6a:	3301      	adds	r3, #1
 8011f6c:	72fb      	strb	r3, [r7, #11]
          break;
 8011f6e:	e055      	b.n	801201c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f76:	691b      	ldr	r3, [r3, #16]
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d00b      	beq.n	8011f94 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011f82:	691b      	ldr	r3, [r3, #16]
 8011f84:	687a      	ldr	r2, [r7, #4]
 8011f86:	7c12      	ldrb	r2, [r2, #16]
 8011f88:	f107 0108 	add.w	r1, r7, #8
 8011f8c:	4610      	mov	r0, r2
 8011f8e:	4798      	blx	r3
 8011f90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011f92:	e043      	b.n	801201c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011f94:	6839      	ldr	r1, [r7, #0]
 8011f96:	6878      	ldr	r0, [r7, #4]
 8011f98:	f000 fa7d 	bl	8012496 <USBD_CtlError>
            err++;
 8011f9c:	7afb      	ldrb	r3, [r7, #11]
 8011f9e:	3301      	adds	r3, #1
 8011fa0:	72fb      	strb	r3, [r7, #11]
          break;
 8011fa2:	e03b      	b.n	801201c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011faa:	695b      	ldr	r3, [r3, #20]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d00b      	beq.n	8011fc8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011fb6:	695b      	ldr	r3, [r3, #20]
 8011fb8:	687a      	ldr	r2, [r7, #4]
 8011fba:	7c12      	ldrb	r2, [r2, #16]
 8011fbc:	f107 0108 	add.w	r1, r7, #8
 8011fc0:	4610      	mov	r0, r2
 8011fc2:	4798      	blx	r3
 8011fc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011fc6:	e029      	b.n	801201c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011fc8:	6839      	ldr	r1, [r7, #0]
 8011fca:	6878      	ldr	r0, [r7, #4]
 8011fcc:	f000 fa63 	bl	8012496 <USBD_CtlError>
            err++;
 8011fd0:	7afb      	ldrb	r3, [r7, #11]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	72fb      	strb	r3, [r7, #11]
          break;
 8011fd6:	e021      	b.n	801201c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011fde:	699b      	ldr	r3, [r3, #24]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d00b      	beq.n	8011ffc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011fea:	699b      	ldr	r3, [r3, #24]
 8011fec:	687a      	ldr	r2, [r7, #4]
 8011fee:	7c12      	ldrb	r2, [r2, #16]
 8011ff0:	f107 0108 	add.w	r1, r7, #8
 8011ff4:	4610      	mov	r0, r2
 8011ff6:	4798      	blx	r3
 8011ff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011ffa:	e00f      	b.n	801201c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011ffc:	6839      	ldr	r1, [r7, #0]
 8011ffe:	6878      	ldr	r0, [r7, #4]
 8012000:	f000 fa49 	bl	8012496 <USBD_CtlError>
            err++;
 8012004:	7afb      	ldrb	r3, [r7, #11]
 8012006:	3301      	adds	r3, #1
 8012008:	72fb      	strb	r3, [r7, #11]
          break;
 801200a:	e007      	b.n	801201c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801200c:	6839      	ldr	r1, [r7, #0]
 801200e:	6878      	ldr	r0, [r7, #4]
 8012010:	f000 fa41 	bl	8012496 <USBD_CtlError>
          err++;
 8012014:	7afb      	ldrb	r3, [r7, #11]
 8012016:	3301      	adds	r3, #1
 8012018:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801201a:	bf00      	nop
      }
      break;
 801201c:	e037      	b.n	801208e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	7c1b      	ldrb	r3, [r3, #16]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d109      	bne.n	801203a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801202c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801202e:	f107 0208 	add.w	r2, r7, #8
 8012032:	4610      	mov	r0, r2
 8012034:	4798      	blx	r3
 8012036:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012038:	e029      	b.n	801208e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801203a:	6839      	ldr	r1, [r7, #0]
 801203c:	6878      	ldr	r0, [r7, #4]
 801203e:	f000 fa2a 	bl	8012496 <USBD_CtlError>
        err++;
 8012042:	7afb      	ldrb	r3, [r7, #11]
 8012044:	3301      	adds	r3, #1
 8012046:	72fb      	strb	r3, [r7, #11]
      break;
 8012048:	e021      	b.n	801208e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	7c1b      	ldrb	r3, [r3, #16]
 801204e:	2b00      	cmp	r3, #0
 8012050:	d10d      	bne.n	801206e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801205a:	f107 0208 	add.w	r2, r7, #8
 801205e:	4610      	mov	r0, r2
 8012060:	4798      	blx	r3
 8012062:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	3301      	adds	r3, #1
 8012068:	2207      	movs	r2, #7
 801206a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801206c:	e00f      	b.n	801208e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801206e:	6839      	ldr	r1, [r7, #0]
 8012070:	6878      	ldr	r0, [r7, #4]
 8012072:	f000 fa10 	bl	8012496 <USBD_CtlError>
        err++;
 8012076:	7afb      	ldrb	r3, [r7, #11]
 8012078:	3301      	adds	r3, #1
 801207a:	72fb      	strb	r3, [r7, #11]
      break;
 801207c:	e007      	b.n	801208e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801207e:	6839      	ldr	r1, [r7, #0]
 8012080:	6878      	ldr	r0, [r7, #4]
 8012082:	f000 fa08 	bl	8012496 <USBD_CtlError>
      err++;
 8012086:	7afb      	ldrb	r3, [r7, #11]
 8012088:	3301      	adds	r3, #1
 801208a:	72fb      	strb	r3, [r7, #11]
      break;
 801208c:	bf00      	nop
  }

  if (err != 0U)
 801208e:	7afb      	ldrb	r3, [r7, #11]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d11e      	bne.n	80120d2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8012094:	683b      	ldr	r3, [r7, #0]
 8012096:	88db      	ldrh	r3, [r3, #6]
 8012098:	2b00      	cmp	r3, #0
 801209a:	d016      	beq.n	80120ca <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801209c:	893b      	ldrh	r3, [r7, #8]
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d00e      	beq.n	80120c0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	88da      	ldrh	r2, [r3, #6]
 80120a6:	893b      	ldrh	r3, [r7, #8]
 80120a8:	4293      	cmp	r3, r2
 80120aa:	bf28      	it	cs
 80120ac:	4613      	movcs	r3, r2
 80120ae:	b29b      	uxth	r3, r3
 80120b0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80120b2:	893b      	ldrh	r3, [r7, #8]
 80120b4:	461a      	mov	r2, r3
 80120b6:	68f9      	ldr	r1, [r7, #12]
 80120b8:	6878      	ldr	r0, [r7, #4]
 80120ba:	f000 fa69 	bl	8012590 <USBD_CtlSendData>
 80120be:	e009      	b.n	80120d4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80120c0:	6839      	ldr	r1, [r7, #0]
 80120c2:	6878      	ldr	r0, [r7, #4]
 80120c4:	f000 f9e7 	bl	8012496 <USBD_CtlError>
 80120c8:	e004      	b.n	80120d4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80120ca:	6878      	ldr	r0, [r7, #4]
 80120cc:	f000 fa9d 	bl	801260a <USBD_CtlSendStatus>
 80120d0:	e000      	b.n	80120d4 <USBD_GetDescriptor+0x320>
    return;
 80120d2:	bf00      	nop
  }
}
 80120d4:	3710      	adds	r7, #16
 80120d6:	46bd      	mov	sp, r7
 80120d8:	bd80      	pop	{r7, pc}
 80120da:	bf00      	nop

080120dc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80120dc:	b580      	push	{r7, lr}
 80120de:	b084      	sub	sp, #16
 80120e0:	af00      	add	r7, sp, #0
 80120e2:	6078      	str	r0, [r7, #4]
 80120e4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80120e6:	683b      	ldr	r3, [r7, #0]
 80120e8:	889b      	ldrh	r3, [r3, #4]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d131      	bne.n	8012152 <USBD_SetAddress+0x76>
 80120ee:	683b      	ldr	r3, [r7, #0]
 80120f0:	88db      	ldrh	r3, [r3, #6]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d12d      	bne.n	8012152 <USBD_SetAddress+0x76>
 80120f6:	683b      	ldr	r3, [r7, #0]
 80120f8:	885b      	ldrh	r3, [r3, #2]
 80120fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80120fc:	d829      	bhi.n	8012152 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80120fe:	683b      	ldr	r3, [r7, #0]
 8012100:	885b      	ldrh	r3, [r3, #2]
 8012102:	b2db      	uxtb	r3, r3
 8012104:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012108:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012110:	b2db      	uxtb	r3, r3
 8012112:	2b03      	cmp	r3, #3
 8012114:	d104      	bne.n	8012120 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012116:	6839      	ldr	r1, [r7, #0]
 8012118:	6878      	ldr	r0, [r7, #4]
 801211a:	f000 f9bc 	bl	8012496 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801211e:	e01d      	b.n	801215c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	7bfa      	ldrb	r2, [r7, #15]
 8012124:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012128:	7bfb      	ldrb	r3, [r7, #15]
 801212a:	4619      	mov	r1, r3
 801212c:	6878      	ldr	r0, [r7, #4]
 801212e:	f002 fb1d 	bl	801476c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012132:	6878      	ldr	r0, [r7, #4]
 8012134:	f000 fa69 	bl	801260a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012138:	7bfb      	ldrb	r3, [r7, #15]
 801213a:	2b00      	cmp	r3, #0
 801213c:	d004      	beq.n	8012148 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	2202      	movs	r2, #2
 8012142:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012146:	e009      	b.n	801215c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	2201      	movs	r2, #1
 801214c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012150:	e004      	b.n	801215c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012152:	6839      	ldr	r1, [r7, #0]
 8012154:	6878      	ldr	r0, [r7, #4]
 8012156:	f000 f99e 	bl	8012496 <USBD_CtlError>
  }
}
 801215a:	bf00      	nop
 801215c:	bf00      	nop
 801215e:	3710      	adds	r7, #16
 8012160:	46bd      	mov	sp, r7
 8012162:	bd80      	pop	{r7, pc}

08012164 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012164:	b580      	push	{r7, lr}
 8012166:	b084      	sub	sp, #16
 8012168:	af00      	add	r7, sp, #0
 801216a:	6078      	str	r0, [r7, #4]
 801216c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801216e:	2300      	movs	r3, #0
 8012170:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012172:	683b      	ldr	r3, [r7, #0]
 8012174:	885b      	ldrh	r3, [r3, #2]
 8012176:	b2da      	uxtb	r2, r3
 8012178:	4b4e      	ldr	r3, [pc, #312]	@ (80122b4 <USBD_SetConfig+0x150>)
 801217a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801217c:	4b4d      	ldr	r3, [pc, #308]	@ (80122b4 <USBD_SetConfig+0x150>)
 801217e:	781b      	ldrb	r3, [r3, #0]
 8012180:	2b01      	cmp	r3, #1
 8012182:	d905      	bls.n	8012190 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012184:	6839      	ldr	r1, [r7, #0]
 8012186:	6878      	ldr	r0, [r7, #4]
 8012188:	f000 f985 	bl	8012496 <USBD_CtlError>
    return USBD_FAIL;
 801218c:	2303      	movs	r3, #3
 801218e:	e08c      	b.n	80122aa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012196:	b2db      	uxtb	r3, r3
 8012198:	2b02      	cmp	r3, #2
 801219a:	d002      	beq.n	80121a2 <USBD_SetConfig+0x3e>
 801219c:	2b03      	cmp	r3, #3
 801219e:	d029      	beq.n	80121f4 <USBD_SetConfig+0x90>
 80121a0:	e075      	b.n	801228e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80121a2:	4b44      	ldr	r3, [pc, #272]	@ (80122b4 <USBD_SetConfig+0x150>)
 80121a4:	781b      	ldrb	r3, [r3, #0]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d020      	beq.n	80121ec <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80121aa:	4b42      	ldr	r3, [pc, #264]	@ (80122b4 <USBD_SetConfig+0x150>)
 80121ac:	781b      	ldrb	r3, [r3, #0]
 80121ae:	461a      	mov	r2, r3
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80121b4:	4b3f      	ldr	r3, [pc, #252]	@ (80122b4 <USBD_SetConfig+0x150>)
 80121b6:	781b      	ldrb	r3, [r3, #0]
 80121b8:	4619      	mov	r1, r3
 80121ba:	6878      	ldr	r0, [r7, #4]
 80121bc:	f7ff f84a 	bl	8011254 <USBD_SetClassConfig>
 80121c0:	4603      	mov	r3, r0
 80121c2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80121c4:	7bfb      	ldrb	r3, [r7, #15]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d008      	beq.n	80121dc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80121ca:	6839      	ldr	r1, [r7, #0]
 80121cc:	6878      	ldr	r0, [r7, #4]
 80121ce:	f000 f962 	bl	8012496 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	2202      	movs	r2, #2
 80121d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80121da:	e065      	b.n	80122a8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80121dc:	6878      	ldr	r0, [r7, #4]
 80121de:	f000 fa14 	bl	801260a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	2203      	movs	r2, #3
 80121e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80121ea:	e05d      	b.n	80122a8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80121ec:	6878      	ldr	r0, [r7, #4]
 80121ee:	f000 fa0c 	bl	801260a <USBD_CtlSendStatus>
      break;
 80121f2:	e059      	b.n	80122a8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80121f4:	4b2f      	ldr	r3, [pc, #188]	@ (80122b4 <USBD_SetConfig+0x150>)
 80121f6:	781b      	ldrb	r3, [r3, #0]
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d112      	bne.n	8012222 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	2202      	movs	r2, #2
 8012200:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8012204:	4b2b      	ldr	r3, [pc, #172]	@ (80122b4 <USBD_SetConfig+0x150>)
 8012206:	781b      	ldrb	r3, [r3, #0]
 8012208:	461a      	mov	r2, r3
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801220e:	4b29      	ldr	r3, [pc, #164]	@ (80122b4 <USBD_SetConfig+0x150>)
 8012210:	781b      	ldrb	r3, [r3, #0]
 8012212:	4619      	mov	r1, r3
 8012214:	6878      	ldr	r0, [r7, #4]
 8012216:	f7ff f839 	bl	801128c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801221a:	6878      	ldr	r0, [r7, #4]
 801221c:	f000 f9f5 	bl	801260a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012220:	e042      	b.n	80122a8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8012222:	4b24      	ldr	r3, [pc, #144]	@ (80122b4 <USBD_SetConfig+0x150>)
 8012224:	781b      	ldrb	r3, [r3, #0]
 8012226:	461a      	mov	r2, r3
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	685b      	ldr	r3, [r3, #4]
 801222c:	429a      	cmp	r2, r3
 801222e:	d02a      	beq.n	8012286 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	685b      	ldr	r3, [r3, #4]
 8012234:	b2db      	uxtb	r3, r3
 8012236:	4619      	mov	r1, r3
 8012238:	6878      	ldr	r0, [r7, #4]
 801223a:	f7ff f827 	bl	801128c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801223e:	4b1d      	ldr	r3, [pc, #116]	@ (80122b4 <USBD_SetConfig+0x150>)
 8012240:	781b      	ldrb	r3, [r3, #0]
 8012242:	461a      	mov	r2, r3
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012248:	4b1a      	ldr	r3, [pc, #104]	@ (80122b4 <USBD_SetConfig+0x150>)
 801224a:	781b      	ldrb	r3, [r3, #0]
 801224c:	4619      	mov	r1, r3
 801224e:	6878      	ldr	r0, [r7, #4]
 8012250:	f7ff f800 	bl	8011254 <USBD_SetClassConfig>
 8012254:	4603      	mov	r3, r0
 8012256:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012258:	7bfb      	ldrb	r3, [r7, #15]
 801225a:	2b00      	cmp	r3, #0
 801225c:	d00f      	beq.n	801227e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801225e:	6839      	ldr	r1, [r7, #0]
 8012260:	6878      	ldr	r0, [r7, #4]
 8012262:	f000 f918 	bl	8012496 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	685b      	ldr	r3, [r3, #4]
 801226a:	b2db      	uxtb	r3, r3
 801226c:	4619      	mov	r1, r3
 801226e:	6878      	ldr	r0, [r7, #4]
 8012270:	f7ff f80c 	bl	801128c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	2202      	movs	r2, #2
 8012278:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801227c:	e014      	b.n	80122a8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801227e:	6878      	ldr	r0, [r7, #4]
 8012280:	f000 f9c3 	bl	801260a <USBD_CtlSendStatus>
      break;
 8012284:	e010      	b.n	80122a8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8012286:	6878      	ldr	r0, [r7, #4]
 8012288:	f000 f9bf 	bl	801260a <USBD_CtlSendStatus>
      break;
 801228c:	e00c      	b.n	80122a8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801228e:	6839      	ldr	r1, [r7, #0]
 8012290:	6878      	ldr	r0, [r7, #4]
 8012292:	f000 f900 	bl	8012496 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012296:	4b07      	ldr	r3, [pc, #28]	@ (80122b4 <USBD_SetConfig+0x150>)
 8012298:	781b      	ldrb	r3, [r3, #0]
 801229a:	4619      	mov	r1, r3
 801229c:	6878      	ldr	r0, [r7, #4]
 801229e:	f7fe fff5 	bl	801128c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80122a2:	2303      	movs	r3, #3
 80122a4:	73fb      	strb	r3, [r7, #15]
      break;
 80122a6:	bf00      	nop
  }

  return ret;
 80122a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80122aa:	4618      	mov	r0, r3
 80122ac:	3710      	adds	r7, #16
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
 80122b2:	bf00      	nop
 80122b4:	200010d8 	.word	0x200010d8

080122b8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b082      	sub	sp, #8
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
 80122c0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80122c2:	683b      	ldr	r3, [r7, #0]
 80122c4:	88db      	ldrh	r3, [r3, #6]
 80122c6:	2b01      	cmp	r3, #1
 80122c8:	d004      	beq.n	80122d4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80122ca:	6839      	ldr	r1, [r7, #0]
 80122cc:	6878      	ldr	r0, [r7, #4]
 80122ce:	f000 f8e2 	bl	8012496 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80122d2:	e023      	b.n	801231c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80122da:	b2db      	uxtb	r3, r3
 80122dc:	2b02      	cmp	r3, #2
 80122de:	dc02      	bgt.n	80122e6 <USBD_GetConfig+0x2e>
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	dc03      	bgt.n	80122ec <USBD_GetConfig+0x34>
 80122e4:	e015      	b.n	8012312 <USBD_GetConfig+0x5a>
 80122e6:	2b03      	cmp	r3, #3
 80122e8:	d00b      	beq.n	8012302 <USBD_GetConfig+0x4a>
 80122ea:	e012      	b.n	8012312 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	2200      	movs	r2, #0
 80122f0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	3308      	adds	r3, #8
 80122f6:	2201      	movs	r2, #1
 80122f8:	4619      	mov	r1, r3
 80122fa:	6878      	ldr	r0, [r7, #4]
 80122fc:	f000 f948 	bl	8012590 <USBD_CtlSendData>
        break;
 8012300:	e00c      	b.n	801231c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	3304      	adds	r3, #4
 8012306:	2201      	movs	r2, #1
 8012308:	4619      	mov	r1, r3
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f000 f940 	bl	8012590 <USBD_CtlSendData>
        break;
 8012310:	e004      	b.n	801231c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012312:	6839      	ldr	r1, [r7, #0]
 8012314:	6878      	ldr	r0, [r7, #4]
 8012316:	f000 f8be 	bl	8012496 <USBD_CtlError>
        break;
 801231a:	bf00      	nop
}
 801231c:	bf00      	nop
 801231e:	3708      	adds	r7, #8
 8012320:	46bd      	mov	sp, r7
 8012322:	bd80      	pop	{r7, pc}

08012324 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b082      	sub	sp, #8
 8012328:	af00      	add	r7, sp, #0
 801232a:	6078      	str	r0, [r7, #4]
 801232c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012334:	b2db      	uxtb	r3, r3
 8012336:	3b01      	subs	r3, #1
 8012338:	2b02      	cmp	r3, #2
 801233a:	d81e      	bhi.n	801237a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801233c:	683b      	ldr	r3, [r7, #0]
 801233e:	88db      	ldrh	r3, [r3, #6]
 8012340:	2b02      	cmp	r3, #2
 8012342:	d004      	beq.n	801234e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012344:	6839      	ldr	r1, [r7, #0]
 8012346:	6878      	ldr	r0, [r7, #4]
 8012348:	f000 f8a5 	bl	8012496 <USBD_CtlError>
        break;
 801234c:	e01a      	b.n	8012384 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	2201      	movs	r2, #1
 8012352:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801235a:	2b00      	cmp	r3, #0
 801235c:	d005      	beq.n	801236a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	68db      	ldr	r3, [r3, #12]
 8012362:	f043 0202 	orr.w	r2, r3, #2
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	330c      	adds	r3, #12
 801236e:	2202      	movs	r2, #2
 8012370:	4619      	mov	r1, r3
 8012372:	6878      	ldr	r0, [r7, #4]
 8012374:	f000 f90c 	bl	8012590 <USBD_CtlSendData>
      break;
 8012378:	e004      	b.n	8012384 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801237a:	6839      	ldr	r1, [r7, #0]
 801237c:	6878      	ldr	r0, [r7, #4]
 801237e:	f000 f88a 	bl	8012496 <USBD_CtlError>
      break;
 8012382:	bf00      	nop
  }
}
 8012384:	bf00      	nop
 8012386:	3708      	adds	r7, #8
 8012388:	46bd      	mov	sp, r7
 801238a:	bd80      	pop	{r7, pc}

0801238c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801238c:	b580      	push	{r7, lr}
 801238e:	b082      	sub	sp, #8
 8012390:	af00      	add	r7, sp, #0
 8012392:	6078      	str	r0, [r7, #4]
 8012394:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012396:	683b      	ldr	r3, [r7, #0]
 8012398:	885b      	ldrh	r3, [r3, #2]
 801239a:	2b01      	cmp	r3, #1
 801239c:	d107      	bne.n	80123ae <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	2201      	movs	r2, #1
 80123a2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80123a6:	6878      	ldr	r0, [r7, #4]
 80123a8:	f000 f92f 	bl	801260a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80123ac:	e013      	b.n	80123d6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80123ae:	683b      	ldr	r3, [r7, #0]
 80123b0:	885b      	ldrh	r3, [r3, #2]
 80123b2:	2b02      	cmp	r3, #2
 80123b4:	d10b      	bne.n	80123ce <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80123b6:	683b      	ldr	r3, [r7, #0]
 80123b8:	889b      	ldrh	r3, [r3, #4]
 80123ba:	0a1b      	lsrs	r3, r3, #8
 80123bc:	b29b      	uxth	r3, r3
 80123be:	b2da      	uxtb	r2, r3
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80123c6:	6878      	ldr	r0, [r7, #4]
 80123c8:	f000 f91f 	bl	801260a <USBD_CtlSendStatus>
}
 80123cc:	e003      	b.n	80123d6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80123ce:	6839      	ldr	r1, [r7, #0]
 80123d0:	6878      	ldr	r0, [r7, #4]
 80123d2:	f000 f860 	bl	8012496 <USBD_CtlError>
}
 80123d6:	bf00      	nop
 80123d8:	3708      	adds	r7, #8
 80123da:	46bd      	mov	sp, r7
 80123dc:	bd80      	pop	{r7, pc}

080123de <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123de:	b580      	push	{r7, lr}
 80123e0:	b082      	sub	sp, #8
 80123e2:	af00      	add	r7, sp, #0
 80123e4:	6078      	str	r0, [r7, #4]
 80123e6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80123ee:	b2db      	uxtb	r3, r3
 80123f0:	3b01      	subs	r3, #1
 80123f2:	2b02      	cmp	r3, #2
 80123f4:	d80b      	bhi.n	801240e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80123f6:	683b      	ldr	r3, [r7, #0]
 80123f8:	885b      	ldrh	r3, [r3, #2]
 80123fa:	2b01      	cmp	r3, #1
 80123fc:	d10c      	bne.n	8012418 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	2200      	movs	r2, #0
 8012402:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f000 f8ff 	bl	801260a <USBD_CtlSendStatus>
      }
      break;
 801240c:	e004      	b.n	8012418 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801240e:	6839      	ldr	r1, [r7, #0]
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f000 f840 	bl	8012496 <USBD_CtlError>
      break;
 8012416:	e000      	b.n	801241a <USBD_ClrFeature+0x3c>
      break;
 8012418:	bf00      	nop
  }
}
 801241a:	bf00      	nop
 801241c:	3708      	adds	r7, #8
 801241e:	46bd      	mov	sp, r7
 8012420:	bd80      	pop	{r7, pc}

08012422 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012422:	b580      	push	{r7, lr}
 8012424:	b084      	sub	sp, #16
 8012426:	af00      	add	r7, sp, #0
 8012428:	6078      	str	r0, [r7, #4]
 801242a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801242c:	683b      	ldr	r3, [r7, #0]
 801242e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	781a      	ldrb	r2, [r3, #0]
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	3301      	adds	r3, #1
 801243c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	781a      	ldrb	r2, [r3, #0]
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012446:	68fb      	ldr	r3, [r7, #12]
 8012448:	3301      	adds	r3, #1
 801244a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801244c:	68f8      	ldr	r0, [r7, #12]
 801244e:	f7ff fa15 	bl	801187c <SWAPBYTE>
 8012452:	4603      	mov	r3, r0
 8012454:	461a      	mov	r2, r3
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801245a:	68fb      	ldr	r3, [r7, #12]
 801245c:	3301      	adds	r3, #1
 801245e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012460:	68fb      	ldr	r3, [r7, #12]
 8012462:	3301      	adds	r3, #1
 8012464:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012466:	68f8      	ldr	r0, [r7, #12]
 8012468:	f7ff fa08 	bl	801187c <SWAPBYTE>
 801246c:	4603      	mov	r3, r0
 801246e:	461a      	mov	r2, r3
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	3301      	adds	r3, #1
 8012478:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	3301      	adds	r3, #1
 801247e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012480:	68f8      	ldr	r0, [r7, #12]
 8012482:	f7ff f9fb 	bl	801187c <SWAPBYTE>
 8012486:	4603      	mov	r3, r0
 8012488:	461a      	mov	r2, r3
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	80da      	strh	r2, [r3, #6]
}
 801248e:	bf00      	nop
 8012490:	3710      	adds	r7, #16
 8012492:	46bd      	mov	sp, r7
 8012494:	bd80      	pop	{r7, pc}

08012496 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012496:	b580      	push	{r7, lr}
 8012498:	b082      	sub	sp, #8
 801249a:	af00      	add	r7, sp, #0
 801249c:	6078      	str	r0, [r7, #4]
 801249e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80124a0:	2180      	movs	r1, #128	@ 0x80
 80124a2:	6878      	ldr	r0, [r7, #4]
 80124a4:	f002 f8ca 	bl	801463c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80124a8:	2100      	movs	r1, #0
 80124aa:	6878      	ldr	r0, [r7, #4]
 80124ac:	f002 f8c6 	bl	801463c <USBD_LL_StallEP>
}
 80124b0:	bf00      	nop
 80124b2:	3708      	adds	r7, #8
 80124b4:	46bd      	mov	sp, r7
 80124b6:	bd80      	pop	{r7, pc}

080124b8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80124b8:	b580      	push	{r7, lr}
 80124ba:	b086      	sub	sp, #24
 80124bc:	af00      	add	r7, sp, #0
 80124be:	60f8      	str	r0, [r7, #12]
 80124c0:	60b9      	str	r1, [r7, #8]
 80124c2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80124c4:	2300      	movs	r3, #0
 80124c6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80124c8:	68fb      	ldr	r3, [r7, #12]
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d042      	beq.n	8012554 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80124d2:	6938      	ldr	r0, [r7, #16]
 80124d4:	f000 f842 	bl	801255c <USBD_GetLen>
 80124d8:	4603      	mov	r3, r0
 80124da:	3301      	adds	r3, #1
 80124dc:	005b      	lsls	r3, r3, #1
 80124de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80124e2:	d808      	bhi.n	80124f6 <USBD_GetString+0x3e>
 80124e4:	6938      	ldr	r0, [r7, #16]
 80124e6:	f000 f839 	bl	801255c <USBD_GetLen>
 80124ea:	4603      	mov	r3, r0
 80124ec:	3301      	adds	r3, #1
 80124ee:	b29b      	uxth	r3, r3
 80124f0:	005b      	lsls	r3, r3, #1
 80124f2:	b29a      	uxth	r2, r3
 80124f4:	e001      	b.n	80124fa <USBD_GetString+0x42>
 80124f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80124fe:	7dfb      	ldrb	r3, [r7, #23]
 8012500:	68ba      	ldr	r2, [r7, #8]
 8012502:	4413      	add	r3, r2
 8012504:	687a      	ldr	r2, [r7, #4]
 8012506:	7812      	ldrb	r2, [r2, #0]
 8012508:	701a      	strb	r2, [r3, #0]
  idx++;
 801250a:	7dfb      	ldrb	r3, [r7, #23]
 801250c:	3301      	adds	r3, #1
 801250e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012510:	7dfb      	ldrb	r3, [r7, #23]
 8012512:	68ba      	ldr	r2, [r7, #8]
 8012514:	4413      	add	r3, r2
 8012516:	2203      	movs	r2, #3
 8012518:	701a      	strb	r2, [r3, #0]
  idx++;
 801251a:	7dfb      	ldrb	r3, [r7, #23]
 801251c:	3301      	adds	r3, #1
 801251e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012520:	e013      	b.n	801254a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8012522:	7dfb      	ldrb	r3, [r7, #23]
 8012524:	68ba      	ldr	r2, [r7, #8]
 8012526:	4413      	add	r3, r2
 8012528:	693a      	ldr	r2, [r7, #16]
 801252a:	7812      	ldrb	r2, [r2, #0]
 801252c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801252e:	693b      	ldr	r3, [r7, #16]
 8012530:	3301      	adds	r3, #1
 8012532:	613b      	str	r3, [r7, #16]
    idx++;
 8012534:	7dfb      	ldrb	r3, [r7, #23]
 8012536:	3301      	adds	r3, #1
 8012538:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801253a:	7dfb      	ldrb	r3, [r7, #23]
 801253c:	68ba      	ldr	r2, [r7, #8]
 801253e:	4413      	add	r3, r2
 8012540:	2200      	movs	r2, #0
 8012542:	701a      	strb	r2, [r3, #0]
    idx++;
 8012544:	7dfb      	ldrb	r3, [r7, #23]
 8012546:	3301      	adds	r3, #1
 8012548:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801254a:	693b      	ldr	r3, [r7, #16]
 801254c:	781b      	ldrb	r3, [r3, #0]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d1e7      	bne.n	8012522 <USBD_GetString+0x6a>
 8012552:	e000      	b.n	8012556 <USBD_GetString+0x9e>
    return;
 8012554:	bf00      	nop
  }
}
 8012556:	3718      	adds	r7, #24
 8012558:	46bd      	mov	sp, r7
 801255a:	bd80      	pop	{r7, pc}

0801255c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801255c:	b480      	push	{r7}
 801255e:	b085      	sub	sp, #20
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012564:	2300      	movs	r3, #0
 8012566:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801256c:	e005      	b.n	801257a <USBD_GetLen+0x1e>
  {
    len++;
 801256e:	7bfb      	ldrb	r3, [r7, #15]
 8012570:	3301      	adds	r3, #1
 8012572:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012574:	68bb      	ldr	r3, [r7, #8]
 8012576:	3301      	adds	r3, #1
 8012578:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801257a:	68bb      	ldr	r3, [r7, #8]
 801257c:	781b      	ldrb	r3, [r3, #0]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d1f5      	bne.n	801256e <USBD_GetLen+0x12>
  }

  return len;
 8012582:	7bfb      	ldrb	r3, [r7, #15]
}
 8012584:	4618      	mov	r0, r3
 8012586:	3714      	adds	r7, #20
 8012588:	46bd      	mov	sp, r7
 801258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801258e:	4770      	bx	lr

08012590 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012590:	b580      	push	{r7, lr}
 8012592:	b084      	sub	sp, #16
 8012594:	af00      	add	r7, sp, #0
 8012596:	60f8      	str	r0, [r7, #12]
 8012598:	60b9      	str	r1, [r7, #8]
 801259a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	2202      	movs	r2, #2
 80125a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	687a      	ldr	r2, [r7, #4]
 80125a8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	687a      	ldr	r2, [r7, #4]
 80125ae:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	68ba      	ldr	r2, [r7, #8]
 80125b4:	2100      	movs	r1, #0
 80125b6:	68f8      	ldr	r0, [r7, #12]
 80125b8:	f002 f90e 	bl	80147d8 <USBD_LL_Transmit>

  return USBD_OK;
 80125bc:	2300      	movs	r3, #0
}
 80125be:	4618      	mov	r0, r3
 80125c0:	3710      	adds	r7, #16
 80125c2:	46bd      	mov	sp, r7
 80125c4:	bd80      	pop	{r7, pc}

080125c6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80125c6:	b580      	push	{r7, lr}
 80125c8:	b084      	sub	sp, #16
 80125ca:	af00      	add	r7, sp, #0
 80125cc:	60f8      	str	r0, [r7, #12]
 80125ce:	60b9      	str	r1, [r7, #8]
 80125d0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	68ba      	ldr	r2, [r7, #8]
 80125d6:	2100      	movs	r1, #0
 80125d8:	68f8      	ldr	r0, [r7, #12]
 80125da:	f002 f8fd 	bl	80147d8 <USBD_LL_Transmit>

  return USBD_OK;
 80125de:	2300      	movs	r3, #0
}
 80125e0:	4618      	mov	r0, r3
 80125e2:	3710      	adds	r7, #16
 80125e4:	46bd      	mov	sp, r7
 80125e6:	bd80      	pop	{r7, pc}

080125e8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b084      	sub	sp, #16
 80125ec:	af00      	add	r7, sp, #0
 80125ee:	60f8      	str	r0, [r7, #12]
 80125f0:	60b9      	str	r1, [r7, #8]
 80125f2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	68ba      	ldr	r2, [r7, #8]
 80125f8:	2100      	movs	r1, #0
 80125fa:	68f8      	ldr	r0, [r7, #12]
 80125fc:	f002 f924 	bl	8014848 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012600:	2300      	movs	r3, #0
}
 8012602:	4618      	mov	r0, r3
 8012604:	3710      	adds	r7, #16
 8012606:	46bd      	mov	sp, r7
 8012608:	bd80      	pop	{r7, pc}

0801260a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801260a:	b580      	push	{r7, lr}
 801260c:	b082      	sub	sp, #8
 801260e:	af00      	add	r7, sp, #0
 8012610:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	2204      	movs	r2, #4
 8012616:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801261a:	2300      	movs	r3, #0
 801261c:	2200      	movs	r2, #0
 801261e:	2100      	movs	r1, #0
 8012620:	6878      	ldr	r0, [r7, #4]
 8012622:	f002 f8d9 	bl	80147d8 <USBD_LL_Transmit>

  return USBD_OK;
 8012626:	2300      	movs	r3, #0
}
 8012628:	4618      	mov	r0, r3
 801262a:	3708      	adds	r7, #8
 801262c:	46bd      	mov	sp, r7
 801262e:	bd80      	pop	{r7, pc}

08012630 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b082      	sub	sp, #8
 8012634:	af00      	add	r7, sp, #0
 8012636:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	2205      	movs	r2, #5
 801263c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012640:	2300      	movs	r3, #0
 8012642:	2200      	movs	r2, #0
 8012644:	2100      	movs	r1, #0
 8012646:	6878      	ldr	r0, [r7, #4]
 8012648:	f002 f8fe 	bl	8014848 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801264c:	2300      	movs	r3, #0
}
 801264e:	4618      	mov	r0, r3
 8012650:	3708      	adds	r7, #8
 8012652:	46bd      	mov	sp, r7
 8012654:	bd80      	pop	{r7, pc}
	...

08012658 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012658:	b480      	push	{r7}
 801265a:	b087      	sub	sp, #28
 801265c:	af00      	add	r7, sp, #0
 801265e:	60f8      	str	r0, [r7, #12]
 8012660:	60b9      	str	r1, [r7, #8]
 8012662:	4613      	mov	r3, r2
 8012664:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012666:	2301      	movs	r3, #1
 8012668:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801266a:	2300      	movs	r3, #0
 801266c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801266e:	4b1f      	ldr	r3, [pc, #124]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 8012670:	7a5b      	ldrb	r3, [r3, #9]
 8012672:	b2db      	uxtb	r3, r3
 8012674:	2b00      	cmp	r3, #0
 8012676:	d131      	bne.n	80126dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012678:	4b1c      	ldr	r3, [pc, #112]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 801267a:	7a5b      	ldrb	r3, [r3, #9]
 801267c:	b2db      	uxtb	r3, r3
 801267e:	461a      	mov	r2, r3
 8012680:	4b1a      	ldr	r3, [pc, #104]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 8012682:	2100      	movs	r1, #0
 8012684:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012686:	4b19      	ldr	r3, [pc, #100]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 8012688:	7a5b      	ldrb	r3, [r3, #9]
 801268a:	b2db      	uxtb	r3, r3
 801268c:	4a17      	ldr	r2, [pc, #92]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 801268e:	009b      	lsls	r3, r3, #2
 8012690:	4413      	add	r3, r2
 8012692:	68fa      	ldr	r2, [r7, #12]
 8012694:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012696:	4b15      	ldr	r3, [pc, #84]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 8012698:	7a5b      	ldrb	r3, [r3, #9]
 801269a:	b2db      	uxtb	r3, r3
 801269c:	461a      	mov	r2, r3
 801269e:	4b13      	ldr	r3, [pc, #76]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 80126a0:	4413      	add	r3, r2
 80126a2:	79fa      	ldrb	r2, [r7, #7]
 80126a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80126a6:	4b11      	ldr	r3, [pc, #68]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 80126a8:	7a5b      	ldrb	r3, [r3, #9]
 80126aa:	b2db      	uxtb	r3, r3
 80126ac:	1c5a      	adds	r2, r3, #1
 80126ae:	b2d1      	uxtb	r1, r2
 80126b0:	4a0e      	ldr	r2, [pc, #56]	@ (80126ec <FATFS_LinkDriverEx+0x94>)
 80126b2:	7251      	strb	r1, [r2, #9]
 80126b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80126b6:	7dbb      	ldrb	r3, [r7, #22]
 80126b8:	3330      	adds	r3, #48	@ 0x30
 80126ba:	b2da      	uxtb	r2, r3
 80126bc:	68bb      	ldr	r3, [r7, #8]
 80126be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80126c0:	68bb      	ldr	r3, [r7, #8]
 80126c2:	3301      	adds	r3, #1
 80126c4:	223a      	movs	r2, #58	@ 0x3a
 80126c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80126c8:	68bb      	ldr	r3, [r7, #8]
 80126ca:	3302      	adds	r3, #2
 80126cc:	222f      	movs	r2, #47	@ 0x2f
 80126ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80126d0:	68bb      	ldr	r3, [r7, #8]
 80126d2:	3303      	adds	r3, #3
 80126d4:	2200      	movs	r2, #0
 80126d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80126d8:	2300      	movs	r3, #0
 80126da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80126dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80126de:	4618      	mov	r0, r3
 80126e0:	371c      	adds	r7, #28
 80126e2:	46bd      	mov	sp, r7
 80126e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126e8:	4770      	bx	lr
 80126ea:	bf00      	nop
 80126ec:	200010dc 	.word	0x200010dc

080126f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80126f0:	b580      	push	{r7, lr}
 80126f2:	b082      	sub	sp, #8
 80126f4:	af00      	add	r7, sp, #0
 80126f6:	6078      	str	r0, [r7, #4]
 80126f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80126fa:	2200      	movs	r2, #0
 80126fc:	6839      	ldr	r1, [r7, #0]
 80126fe:	6878      	ldr	r0, [r7, #4]
 8012700:	f7ff ffaa 	bl	8012658 <FATFS_LinkDriverEx>
 8012704:	4603      	mov	r3, r0
}
 8012706:	4618      	mov	r0, r3
 8012708:	3708      	adds	r7, #8
 801270a:	46bd      	mov	sp, r7
 801270c:	bd80      	pop	{r7, pc}

0801270e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801270e:	b480      	push	{r7}
 8012710:	b085      	sub	sp, #20
 8012712:	af00      	add	r7, sp, #0
 8012714:	4603      	mov	r3, r0
 8012716:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012718:	2300      	movs	r3, #0
 801271a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801271c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012720:	2b84      	cmp	r3, #132	@ 0x84
 8012722:	d005      	beq.n	8012730 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8012724:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	4413      	add	r3, r2
 801272c:	3303      	adds	r3, #3
 801272e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8012730:	68fb      	ldr	r3, [r7, #12]
}
 8012732:	4618      	mov	r0, r3
 8012734:	3714      	adds	r7, #20
 8012736:	46bd      	mov	sp, r7
 8012738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801273c:	4770      	bx	lr

0801273e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801273e:	b580      	push	{r7, lr}
 8012740:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8012742:	f000 fb7d 	bl	8012e40 <vTaskStartScheduler>
  
  return osOK;
 8012746:	2300      	movs	r3, #0
}
 8012748:	4618      	mov	r0, r3
 801274a:	bd80      	pop	{r7, pc}

0801274c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 801274c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801274e:	b089      	sub	sp, #36	@ 0x24
 8012750:	af04      	add	r7, sp, #16
 8012752:	6078      	str	r0, [r7, #4]
 8012754:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	695b      	ldr	r3, [r3, #20]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d020      	beq.n	80127a0 <osThreadCreate+0x54>
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	699b      	ldr	r3, [r3, #24]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d01c      	beq.n	80127a0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	685c      	ldr	r4, [r3, #4]
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	691e      	ldr	r6, [r3, #16]
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012778:	4618      	mov	r0, r3
 801277a:	f7ff ffc8 	bl	801270e <makeFreeRtosPriority>
 801277e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	695b      	ldr	r3, [r3, #20]
 8012784:	687a      	ldr	r2, [r7, #4]
 8012786:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012788:	9202      	str	r2, [sp, #8]
 801278a:	9301      	str	r3, [sp, #4]
 801278c:	9100      	str	r1, [sp, #0]
 801278e:	683b      	ldr	r3, [r7, #0]
 8012790:	4632      	mov	r2, r6
 8012792:	4629      	mov	r1, r5
 8012794:	4620      	mov	r0, r4
 8012796:	f000 f8ed 	bl	8012974 <xTaskCreateStatic>
 801279a:	4603      	mov	r3, r0
 801279c:	60fb      	str	r3, [r7, #12]
 801279e:	e01c      	b.n	80127da <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	685c      	ldr	r4, [r3, #4]
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80127ac:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80127b4:	4618      	mov	r0, r3
 80127b6:	f7ff ffaa 	bl	801270e <makeFreeRtosPriority>
 80127ba:	4602      	mov	r2, r0
 80127bc:	f107 030c 	add.w	r3, r7, #12
 80127c0:	9301      	str	r3, [sp, #4]
 80127c2:	9200      	str	r2, [sp, #0]
 80127c4:	683b      	ldr	r3, [r7, #0]
 80127c6:	4632      	mov	r2, r6
 80127c8:	4629      	mov	r1, r5
 80127ca:	4620      	mov	r0, r4
 80127cc:	f000 f932 	bl	8012a34 <xTaskCreate>
 80127d0:	4603      	mov	r3, r0
 80127d2:	2b01      	cmp	r3, #1
 80127d4:	d001      	beq.n	80127da <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80127d6:	2300      	movs	r3, #0
 80127d8:	e000      	b.n	80127dc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80127da:	68fb      	ldr	r3, [r7, #12]
}
 80127dc:	4618      	mov	r0, r3
 80127de:	3714      	adds	r7, #20
 80127e0:	46bd      	mov	sp, r7
 80127e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080127e4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80127e4:	b580      	push	{r7, lr}
 80127e6:	b084      	sub	sp, #16
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d001      	beq.n	80127fa <osDelay+0x16>
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	e000      	b.n	80127fc <osDelay+0x18>
 80127fa:	2301      	movs	r3, #1
 80127fc:	4618      	mov	r0, r3
 80127fe:	f000 fae9 	bl	8012dd4 <vTaskDelay>
  
  return osOK;
 8012802:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8012804:	4618      	mov	r0, r3
 8012806:	3710      	adds	r7, #16
 8012808:	46bd      	mov	sp, r7
 801280a:	bd80      	pop	{r7, pc}

0801280c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801280c:	b480      	push	{r7}
 801280e:	b083      	sub	sp, #12
 8012810:	af00      	add	r7, sp, #0
 8012812:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	f103 0208 	add.w	r2, r3, #8
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	f04f 32ff 	mov.w	r2, #4294967295
 8012824:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	f103 0208 	add.w	r2, r3, #8
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	f103 0208 	add.w	r2, r3, #8
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	2200      	movs	r2, #0
 801283e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012840:	bf00      	nop
 8012842:	370c      	adds	r7, #12
 8012844:	46bd      	mov	sp, r7
 8012846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801284a:	4770      	bx	lr

0801284c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801284c:	b480      	push	{r7}
 801284e:	b083      	sub	sp, #12
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	2200      	movs	r2, #0
 8012858:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801285a:	bf00      	nop
 801285c:	370c      	adds	r7, #12
 801285e:	46bd      	mov	sp, r7
 8012860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012864:	4770      	bx	lr

08012866 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012866:	b480      	push	{r7}
 8012868:	b085      	sub	sp, #20
 801286a:	af00      	add	r7, sp, #0
 801286c:	6078      	str	r0, [r7, #4]
 801286e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	685b      	ldr	r3, [r3, #4]
 8012874:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012876:	683b      	ldr	r3, [r7, #0]
 8012878:	68fa      	ldr	r2, [r7, #12]
 801287a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	689a      	ldr	r2, [r3, #8]
 8012880:	683b      	ldr	r3, [r7, #0]
 8012882:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	689b      	ldr	r3, [r3, #8]
 8012888:	683a      	ldr	r2, [r7, #0]
 801288a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	683a      	ldr	r2, [r7, #0]
 8012890:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012892:	683b      	ldr	r3, [r7, #0]
 8012894:	687a      	ldr	r2, [r7, #4]
 8012896:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	1c5a      	adds	r2, r3, #1
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	601a      	str	r2, [r3, #0]
}
 80128a2:	bf00      	nop
 80128a4:	3714      	adds	r7, #20
 80128a6:	46bd      	mov	sp, r7
 80128a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ac:	4770      	bx	lr

080128ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80128ae:	b480      	push	{r7}
 80128b0:	b085      	sub	sp, #20
 80128b2:	af00      	add	r7, sp, #0
 80128b4:	6078      	str	r0, [r7, #4]
 80128b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80128b8:	683b      	ldr	r3, [r7, #0]
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80128be:	68bb      	ldr	r3, [r7, #8]
 80128c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80128c4:	d103      	bne.n	80128ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	691b      	ldr	r3, [r3, #16]
 80128ca:	60fb      	str	r3, [r7, #12]
 80128cc:	e00c      	b.n	80128e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	3308      	adds	r3, #8
 80128d2:	60fb      	str	r3, [r7, #12]
 80128d4:	e002      	b.n	80128dc <vListInsert+0x2e>
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	685b      	ldr	r3, [r3, #4]
 80128da:	60fb      	str	r3, [r7, #12]
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	685b      	ldr	r3, [r3, #4]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	68ba      	ldr	r2, [r7, #8]
 80128e4:	429a      	cmp	r2, r3
 80128e6:	d2f6      	bcs.n	80128d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	685a      	ldr	r2, [r3, #4]
 80128ec:	683b      	ldr	r3, [r7, #0]
 80128ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	685b      	ldr	r3, [r3, #4]
 80128f4:	683a      	ldr	r2, [r7, #0]
 80128f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80128f8:	683b      	ldr	r3, [r7, #0]
 80128fa:	68fa      	ldr	r2, [r7, #12]
 80128fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80128fe:	68fb      	ldr	r3, [r7, #12]
 8012900:	683a      	ldr	r2, [r7, #0]
 8012902:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012904:	683b      	ldr	r3, [r7, #0]
 8012906:	687a      	ldr	r2, [r7, #4]
 8012908:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	1c5a      	adds	r2, r3, #1
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	601a      	str	r2, [r3, #0]
}
 8012914:	bf00      	nop
 8012916:	3714      	adds	r7, #20
 8012918:	46bd      	mov	sp, r7
 801291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801291e:	4770      	bx	lr

08012920 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012920:	b480      	push	{r7}
 8012922:	b085      	sub	sp, #20
 8012924:	af00      	add	r7, sp, #0
 8012926:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	691b      	ldr	r3, [r3, #16]
 801292c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	685b      	ldr	r3, [r3, #4]
 8012932:	687a      	ldr	r2, [r7, #4]
 8012934:	6892      	ldr	r2, [r2, #8]
 8012936:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	689b      	ldr	r3, [r3, #8]
 801293c:	687a      	ldr	r2, [r7, #4]
 801293e:	6852      	ldr	r2, [r2, #4]
 8012940:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	685b      	ldr	r3, [r3, #4]
 8012946:	687a      	ldr	r2, [r7, #4]
 8012948:	429a      	cmp	r2, r3
 801294a:	d103      	bne.n	8012954 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	689a      	ldr	r2, [r3, #8]
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	2200      	movs	r2, #0
 8012958:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801295a:	68fb      	ldr	r3, [r7, #12]
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	1e5a      	subs	r2, r3, #1
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	681b      	ldr	r3, [r3, #0]
}
 8012968:	4618      	mov	r0, r3
 801296a:	3714      	adds	r7, #20
 801296c:	46bd      	mov	sp, r7
 801296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012972:	4770      	bx	lr

08012974 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012974:	b580      	push	{r7, lr}
 8012976:	b08e      	sub	sp, #56	@ 0x38
 8012978:	af04      	add	r7, sp, #16
 801297a:	60f8      	str	r0, [r7, #12]
 801297c:	60b9      	str	r1, [r7, #8]
 801297e:	607a      	str	r2, [r7, #4]
 8012980:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012984:	2b00      	cmp	r3, #0
 8012986:	d10b      	bne.n	80129a0 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8012988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801298c:	f383 8811 	msr	BASEPRI, r3
 8012990:	f3bf 8f6f 	isb	sy
 8012994:	f3bf 8f4f 	dsb	sy
 8012998:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801299a:	bf00      	nop
 801299c:	bf00      	nop
 801299e:	e7fd      	b.n	801299c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80129a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d10b      	bne.n	80129be <xTaskCreateStatic+0x4a>
	__asm volatile
 80129a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129aa:	f383 8811 	msr	BASEPRI, r3
 80129ae:	f3bf 8f6f 	isb	sy
 80129b2:	f3bf 8f4f 	dsb	sy
 80129b6:	61fb      	str	r3, [r7, #28]
}
 80129b8:	bf00      	nop
 80129ba:	bf00      	nop
 80129bc:	e7fd      	b.n	80129ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80129be:	23a0      	movs	r3, #160	@ 0xa0
 80129c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80129c2:	693b      	ldr	r3, [r7, #16]
 80129c4:	2ba0      	cmp	r3, #160	@ 0xa0
 80129c6:	d00b      	beq.n	80129e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80129c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129cc:	f383 8811 	msr	BASEPRI, r3
 80129d0:	f3bf 8f6f 	isb	sy
 80129d4:	f3bf 8f4f 	dsb	sy
 80129d8:	61bb      	str	r3, [r7, #24]
}
 80129da:	bf00      	nop
 80129dc:	bf00      	nop
 80129de:	e7fd      	b.n	80129dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80129e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80129e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d01e      	beq.n	8012a26 <xTaskCreateStatic+0xb2>
 80129e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d01b      	beq.n	8012a26 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80129ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80129f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80129f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80129f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129fa:	2202      	movs	r2, #2
 80129fc:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012a00:	2300      	movs	r3, #0
 8012a02:	9303      	str	r3, [sp, #12]
 8012a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a06:	9302      	str	r3, [sp, #8]
 8012a08:	f107 0314 	add.w	r3, r7, #20
 8012a0c:	9301      	str	r3, [sp, #4]
 8012a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a10:	9300      	str	r3, [sp, #0]
 8012a12:	683b      	ldr	r3, [r7, #0]
 8012a14:	687a      	ldr	r2, [r7, #4]
 8012a16:	68b9      	ldr	r1, [r7, #8]
 8012a18:	68f8      	ldr	r0, [r7, #12]
 8012a1a:	f000 f851 	bl	8012ac0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012a1e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012a20:	f000 f8ee 	bl	8012c00 <prvAddNewTaskToReadyList>
 8012a24:	e001      	b.n	8012a2a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012a26:	2300      	movs	r3, #0
 8012a28:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012a2a:	697b      	ldr	r3, [r7, #20]
	}
 8012a2c:	4618      	mov	r0, r3
 8012a2e:	3728      	adds	r7, #40	@ 0x28
 8012a30:	46bd      	mov	sp, r7
 8012a32:	bd80      	pop	{r7, pc}

08012a34 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012a34:	b580      	push	{r7, lr}
 8012a36:	b08c      	sub	sp, #48	@ 0x30
 8012a38:	af04      	add	r7, sp, #16
 8012a3a:	60f8      	str	r0, [r7, #12]
 8012a3c:	60b9      	str	r1, [r7, #8]
 8012a3e:	603b      	str	r3, [r7, #0]
 8012a40:	4613      	mov	r3, r2
 8012a42:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012a44:	88fb      	ldrh	r3, [r7, #6]
 8012a46:	009b      	lsls	r3, r3, #2
 8012a48:	4618      	mov	r0, r3
 8012a4a:	f000 ff8d 	bl	8013968 <pvPortMalloc>
 8012a4e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012a50:	697b      	ldr	r3, [r7, #20]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d00e      	beq.n	8012a74 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012a56:	20a0      	movs	r0, #160	@ 0xa0
 8012a58:	f000 ff86 	bl	8013968 <pvPortMalloc>
 8012a5c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012a5e:	69fb      	ldr	r3, [r7, #28]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d003      	beq.n	8012a6c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012a64:	69fb      	ldr	r3, [r7, #28]
 8012a66:	697a      	ldr	r2, [r7, #20]
 8012a68:	631a      	str	r2, [r3, #48]	@ 0x30
 8012a6a:	e005      	b.n	8012a78 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012a6c:	6978      	ldr	r0, [r7, #20]
 8012a6e:	f001 f849 	bl	8013b04 <vPortFree>
 8012a72:	e001      	b.n	8012a78 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012a74:	2300      	movs	r3, #0
 8012a76:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012a78:	69fb      	ldr	r3, [r7, #28]
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d017      	beq.n	8012aae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012a7e:	69fb      	ldr	r3, [r7, #28]
 8012a80:	2200      	movs	r2, #0
 8012a82:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012a86:	88fa      	ldrh	r2, [r7, #6]
 8012a88:	2300      	movs	r3, #0
 8012a8a:	9303      	str	r3, [sp, #12]
 8012a8c:	69fb      	ldr	r3, [r7, #28]
 8012a8e:	9302      	str	r3, [sp, #8]
 8012a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a92:	9301      	str	r3, [sp, #4]
 8012a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a96:	9300      	str	r3, [sp, #0]
 8012a98:	683b      	ldr	r3, [r7, #0]
 8012a9a:	68b9      	ldr	r1, [r7, #8]
 8012a9c:	68f8      	ldr	r0, [r7, #12]
 8012a9e:	f000 f80f 	bl	8012ac0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012aa2:	69f8      	ldr	r0, [r7, #28]
 8012aa4:	f000 f8ac 	bl	8012c00 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012aa8:	2301      	movs	r3, #1
 8012aaa:	61bb      	str	r3, [r7, #24]
 8012aac:	e002      	b.n	8012ab4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012aae:	f04f 33ff 	mov.w	r3, #4294967295
 8012ab2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012ab4:	69bb      	ldr	r3, [r7, #24]
	}
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	3720      	adds	r7, #32
 8012aba:	46bd      	mov	sp, r7
 8012abc:	bd80      	pop	{r7, pc}
	...

08012ac0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	b088      	sub	sp, #32
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	60f8      	str	r0, [r7, #12]
 8012ac8:	60b9      	str	r1, [r7, #8]
 8012aca:	607a      	str	r2, [r7, #4]
 8012acc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ad0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012ad8:	3b01      	subs	r3, #1
 8012ada:	009b      	lsls	r3, r3, #2
 8012adc:	4413      	add	r3, r2
 8012ade:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012ae0:	69bb      	ldr	r3, [r7, #24]
 8012ae2:	f023 0307 	bic.w	r3, r3, #7
 8012ae6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012ae8:	69bb      	ldr	r3, [r7, #24]
 8012aea:	f003 0307 	and.w	r3, r3, #7
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d00b      	beq.n	8012b0a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8012af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012af6:	f383 8811 	msr	BASEPRI, r3
 8012afa:	f3bf 8f6f 	isb	sy
 8012afe:	f3bf 8f4f 	dsb	sy
 8012b02:	617b      	str	r3, [r7, #20]
}
 8012b04:	bf00      	nop
 8012b06:	bf00      	nop
 8012b08:	e7fd      	b.n	8012b06 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012b0a:	68bb      	ldr	r3, [r7, #8]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d01f      	beq.n	8012b50 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012b10:	2300      	movs	r3, #0
 8012b12:	61fb      	str	r3, [r7, #28]
 8012b14:	e012      	b.n	8012b3c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012b16:	68ba      	ldr	r2, [r7, #8]
 8012b18:	69fb      	ldr	r3, [r7, #28]
 8012b1a:	4413      	add	r3, r2
 8012b1c:	7819      	ldrb	r1, [r3, #0]
 8012b1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b20:	69fb      	ldr	r3, [r7, #28]
 8012b22:	4413      	add	r3, r2
 8012b24:	3334      	adds	r3, #52	@ 0x34
 8012b26:	460a      	mov	r2, r1
 8012b28:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012b2a:	68ba      	ldr	r2, [r7, #8]
 8012b2c:	69fb      	ldr	r3, [r7, #28]
 8012b2e:	4413      	add	r3, r2
 8012b30:	781b      	ldrb	r3, [r3, #0]
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d006      	beq.n	8012b44 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012b36:	69fb      	ldr	r3, [r7, #28]
 8012b38:	3301      	adds	r3, #1
 8012b3a:	61fb      	str	r3, [r7, #28]
 8012b3c:	69fb      	ldr	r3, [r7, #28]
 8012b3e:	2b0f      	cmp	r3, #15
 8012b40:	d9e9      	bls.n	8012b16 <prvInitialiseNewTask+0x56>
 8012b42:	e000      	b.n	8012b46 <prvInitialiseNewTask+0x86>
			{
				break;
 8012b44:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b48:	2200      	movs	r2, #0
 8012b4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012b4e:	e003      	b.n	8012b58 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b52:	2200      	movs	r2, #0
 8012b54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b5a:	2b06      	cmp	r3, #6
 8012b5c:	d901      	bls.n	8012b62 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012b5e:	2306      	movs	r3, #6
 8012b60:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b66:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b6c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8012b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b70:	2200      	movs	r2, #0
 8012b72:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b76:	3304      	adds	r3, #4
 8012b78:	4618      	mov	r0, r3
 8012b7a:	f7ff fe67 	bl	801284c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b80:	3318      	adds	r3, #24
 8012b82:	4618      	mov	r0, r3
 8012b84:	f7ff fe62 	bl	801284c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b8c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b90:	f1c3 0207 	rsb	r2, r3, #7
 8012b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b96:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b9c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ba0:	2200      	movs	r2, #0
 8012ba2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ba8:	2200      	movs	r2, #0
 8012baa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bb0:	334c      	adds	r3, #76	@ 0x4c
 8012bb2:	224c      	movs	r2, #76	@ 0x4c
 8012bb4:	2100      	movs	r1, #0
 8012bb6:	4618      	mov	r0, r3
 8012bb8:	f002 fea7 	bl	801590a <memset>
 8012bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bbe:	4a0d      	ldr	r2, [pc, #52]	@ (8012bf4 <prvInitialiseNewTask+0x134>)
 8012bc0:	651a      	str	r2, [r3, #80]	@ 0x50
 8012bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bc4:	4a0c      	ldr	r2, [pc, #48]	@ (8012bf8 <prvInitialiseNewTask+0x138>)
 8012bc6:	655a      	str	r2, [r3, #84]	@ 0x54
 8012bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bca:	4a0c      	ldr	r2, [pc, #48]	@ (8012bfc <prvInitialiseNewTask+0x13c>)
 8012bcc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012bce:	683a      	ldr	r2, [r7, #0]
 8012bd0:	68f9      	ldr	r1, [r7, #12]
 8012bd2:	69b8      	ldr	r0, [r7, #24]
 8012bd4:	f000 fcba 	bl	801354c <pxPortInitialiseStack>
 8012bd8:	4602      	mov	r2, r0
 8012bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bdc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d002      	beq.n	8012bea <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012be8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012bea:	bf00      	nop
 8012bec:	3720      	adds	r7, #32
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	bd80      	pop	{r7, pc}
 8012bf2:	bf00      	nop
 8012bf4:	20006c70 	.word	0x20006c70
 8012bf8:	20006cd8 	.word	0x20006cd8
 8012bfc:	20006d40 	.word	0x20006d40

08012c00 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b082      	sub	sp, #8
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012c08:	f000 fdce 	bl	80137a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012c0c:	4b2a      	ldr	r3, [pc, #168]	@ (8012cb8 <prvAddNewTaskToReadyList+0xb8>)
 8012c0e:	681b      	ldr	r3, [r3, #0]
 8012c10:	3301      	adds	r3, #1
 8012c12:	4a29      	ldr	r2, [pc, #164]	@ (8012cb8 <prvAddNewTaskToReadyList+0xb8>)
 8012c14:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012c16:	4b29      	ldr	r3, [pc, #164]	@ (8012cbc <prvAddNewTaskToReadyList+0xbc>)
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d109      	bne.n	8012c32 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012c1e:	4a27      	ldr	r2, [pc, #156]	@ (8012cbc <prvAddNewTaskToReadyList+0xbc>)
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012c24:	4b24      	ldr	r3, [pc, #144]	@ (8012cb8 <prvAddNewTaskToReadyList+0xb8>)
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	2b01      	cmp	r3, #1
 8012c2a:	d110      	bne.n	8012c4e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012c2c:	f000 fb64 	bl	80132f8 <prvInitialiseTaskLists>
 8012c30:	e00d      	b.n	8012c4e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012c32:	4b23      	ldr	r3, [pc, #140]	@ (8012cc0 <prvAddNewTaskToReadyList+0xc0>)
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d109      	bne.n	8012c4e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012c3a:	4b20      	ldr	r3, [pc, #128]	@ (8012cbc <prvAddNewTaskToReadyList+0xbc>)
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c44:	429a      	cmp	r2, r3
 8012c46:	d802      	bhi.n	8012c4e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012c48:	4a1c      	ldr	r2, [pc, #112]	@ (8012cbc <prvAddNewTaskToReadyList+0xbc>)
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8012cc4 <prvAddNewTaskToReadyList+0xc4>)
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	3301      	adds	r3, #1
 8012c54:	4a1b      	ldr	r2, [pc, #108]	@ (8012cc4 <prvAddNewTaskToReadyList+0xc4>)
 8012c56:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c5c:	2201      	movs	r2, #1
 8012c5e:	409a      	lsls	r2, r3
 8012c60:	4b19      	ldr	r3, [pc, #100]	@ (8012cc8 <prvAddNewTaskToReadyList+0xc8>)
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	4313      	orrs	r3, r2
 8012c66:	4a18      	ldr	r2, [pc, #96]	@ (8012cc8 <prvAddNewTaskToReadyList+0xc8>)
 8012c68:	6013      	str	r3, [r2, #0]
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c6e:	4613      	mov	r3, r2
 8012c70:	009b      	lsls	r3, r3, #2
 8012c72:	4413      	add	r3, r2
 8012c74:	009b      	lsls	r3, r3, #2
 8012c76:	4a15      	ldr	r2, [pc, #84]	@ (8012ccc <prvAddNewTaskToReadyList+0xcc>)
 8012c78:	441a      	add	r2, r3
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	3304      	adds	r3, #4
 8012c7e:	4619      	mov	r1, r3
 8012c80:	4610      	mov	r0, r2
 8012c82:	f7ff fdf0 	bl	8012866 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012c86:	f000 fdc1 	bl	801380c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8012cc0 <prvAddNewTaskToReadyList+0xc0>)
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d00e      	beq.n	8012cb0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012c92:	4b0a      	ldr	r3, [pc, #40]	@ (8012cbc <prvAddNewTaskToReadyList+0xbc>)
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c9c:	429a      	cmp	r2, r3
 8012c9e:	d207      	bcs.n	8012cb0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8012cd0 <prvAddNewTaskToReadyList+0xd0>)
 8012ca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ca6:	601a      	str	r2, [r3, #0]
 8012ca8:	f3bf 8f4f 	dsb	sy
 8012cac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012cb0:	bf00      	nop
 8012cb2:	3708      	adds	r7, #8
 8012cb4:	46bd      	mov	sp, r7
 8012cb6:	bd80      	pop	{r7, pc}
 8012cb8:	200011e8 	.word	0x200011e8
 8012cbc:	200010e8 	.word	0x200010e8
 8012cc0:	200011f4 	.word	0x200011f4
 8012cc4:	20001204 	.word	0x20001204
 8012cc8:	200011f0 	.word	0x200011f0
 8012ccc:	200010ec 	.word	0x200010ec
 8012cd0:	e000ed04 	.word	0xe000ed04

08012cd4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8012cd4:	b580      	push	{r7, lr}
 8012cd6:	b08a      	sub	sp, #40	@ 0x28
 8012cd8:	af00      	add	r7, sp, #0
 8012cda:	6078      	str	r0, [r7, #4]
 8012cdc:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8012cde:	2300      	movs	r3, #0
 8012ce0:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d10b      	bne.n	8012d00 <vTaskDelayUntil+0x2c>
	__asm volatile
 8012ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cec:	f383 8811 	msr	BASEPRI, r3
 8012cf0:	f3bf 8f6f 	isb	sy
 8012cf4:	f3bf 8f4f 	dsb	sy
 8012cf8:	617b      	str	r3, [r7, #20]
}
 8012cfa:	bf00      	nop
 8012cfc:	bf00      	nop
 8012cfe:	e7fd      	b.n	8012cfc <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8012d00:	683b      	ldr	r3, [r7, #0]
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d10b      	bne.n	8012d1e <vTaskDelayUntil+0x4a>
	__asm volatile
 8012d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d0a:	f383 8811 	msr	BASEPRI, r3
 8012d0e:	f3bf 8f6f 	isb	sy
 8012d12:	f3bf 8f4f 	dsb	sy
 8012d16:	613b      	str	r3, [r7, #16]
}
 8012d18:	bf00      	nop
 8012d1a:	bf00      	nop
 8012d1c:	e7fd      	b.n	8012d1a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8012d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8012dc8 <vTaskDelayUntil+0xf4>)
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d00b      	beq.n	8012d3e <vTaskDelayUntil+0x6a>
	__asm volatile
 8012d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d2a:	f383 8811 	msr	BASEPRI, r3
 8012d2e:	f3bf 8f6f 	isb	sy
 8012d32:	f3bf 8f4f 	dsb	sy
 8012d36:	60fb      	str	r3, [r7, #12]
}
 8012d38:	bf00      	nop
 8012d3a:	bf00      	nop
 8012d3c:	e7fd      	b.n	8012d3a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8012d3e:	f000 f8e9 	bl	8012f14 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8012d42:	4b22      	ldr	r3, [pc, #136]	@ (8012dcc <vTaskDelayUntil+0xf8>)
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	683a      	ldr	r2, [r7, #0]
 8012d4e:	4413      	add	r3, r2
 8012d50:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	681b      	ldr	r3, [r3, #0]
 8012d56:	6a3a      	ldr	r2, [r7, #32]
 8012d58:	429a      	cmp	r2, r3
 8012d5a:	d20b      	bcs.n	8012d74 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	69fa      	ldr	r2, [r7, #28]
 8012d62:	429a      	cmp	r2, r3
 8012d64:	d211      	bcs.n	8012d8a <vTaskDelayUntil+0xb6>
 8012d66:	69fa      	ldr	r2, [r7, #28]
 8012d68:	6a3b      	ldr	r3, [r7, #32]
 8012d6a:	429a      	cmp	r2, r3
 8012d6c:	d90d      	bls.n	8012d8a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8012d6e:	2301      	movs	r3, #1
 8012d70:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d72:	e00a      	b.n	8012d8a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	681b      	ldr	r3, [r3, #0]
 8012d78:	69fa      	ldr	r2, [r7, #28]
 8012d7a:	429a      	cmp	r2, r3
 8012d7c:	d303      	bcc.n	8012d86 <vTaskDelayUntil+0xb2>
 8012d7e:	69fa      	ldr	r2, [r7, #28]
 8012d80:	6a3b      	ldr	r3, [r7, #32]
 8012d82:	429a      	cmp	r2, r3
 8012d84:	d901      	bls.n	8012d8a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8012d86:	2301      	movs	r3, #1
 8012d88:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	69fa      	ldr	r2, [r7, #28]
 8012d8e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8012d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d006      	beq.n	8012da4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8012d96:	69fa      	ldr	r2, [r7, #28]
 8012d98:	6a3b      	ldr	r3, [r7, #32]
 8012d9a:	1ad3      	subs	r3, r2, r3
 8012d9c:	2100      	movs	r1, #0
 8012d9e:	4618      	mov	r0, r3
 8012da0:	f000 fb6e 	bl	8013480 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8012da4:	f000 f8c4 	bl	8012f30 <xTaskResumeAll>
 8012da8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012daa:	69bb      	ldr	r3, [r7, #24]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d107      	bne.n	8012dc0 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8012db0:	4b07      	ldr	r3, [pc, #28]	@ (8012dd0 <vTaskDelayUntil+0xfc>)
 8012db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012db6:	601a      	str	r2, [r3, #0]
 8012db8:	f3bf 8f4f 	dsb	sy
 8012dbc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012dc0:	bf00      	nop
 8012dc2:	3728      	adds	r7, #40	@ 0x28
 8012dc4:	46bd      	mov	sp, r7
 8012dc6:	bd80      	pop	{r7, pc}
 8012dc8:	20001210 	.word	0x20001210
 8012dcc:	200011ec 	.word	0x200011ec
 8012dd0:	e000ed04 	.word	0xe000ed04

08012dd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012dd4:	b580      	push	{r7, lr}
 8012dd6:	b084      	sub	sp, #16
 8012dd8:	af00      	add	r7, sp, #0
 8012dda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012ddc:	2300      	movs	r3, #0
 8012dde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d018      	beq.n	8012e18 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012de6:	4b14      	ldr	r3, [pc, #80]	@ (8012e38 <vTaskDelay+0x64>)
 8012de8:	681b      	ldr	r3, [r3, #0]
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d00b      	beq.n	8012e06 <vTaskDelay+0x32>
	__asm volatile
 8012dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012df2:	f383 8811 	msr	BASEPRI, r3
 8012df6:	f3bf 8f6f 	isb	sy
 8012dfa:	f3bf 8f4f 	dsb	sy
 8012dfe:	60bb      	str	r3, [r7, #8]
}
 8012e00:	bf00      	nop
 8012e02:	bf00      	nop
 8012e04:	e7fd      	b.n	8012e02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012e06:	f000 f885 	bl	8012f14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012e0a:	2100      	movs	r1, #0
 8012e0c:	6878      	ldr	r0, [r7, #4]
 8012e0e:	f000 fb37 	bl	8013480 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012e12:	f000 f88d 	bl	8012f30 <xTaskResumeAll>
 8012e16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d107      	bne.n	8012e2e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8012e1e:	4b07      	ldr	r3, [pc, #28]	@ (8012e3c <vTaskDelay+0x68>)
 8012e20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e24:	601a      	str	r2, [r3, #0]
 8012e26:	f3bf 8f4f 	dsb	sy
 8012e2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012e2e:	bf00      	nop
 8012e30:	3710      	adds	r7, #16
 8012e32:	46bd      	mov	sp, r7
 8012e34:	bd80      	pop	{r7, pc}
 8012e36:	bf00      	nop
 8012e38:	20001210 	.word	0x20001210
 8012e3c:	e000ed04 	.word	0xe000ed04

08012e40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b08a      	sub	sp, #40	@ 0x28
 8012e44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012e46:	2300      	movs	r3, #0
 8012e48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012e4a:	2300      	movs	r3, #0
 8012e4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012e4e:	463a      	mov	r2, r7
 8012e50:	1d39      	adds	r1, r7, #4
 8012e52:	f107 0308 	add.w	r3, r7, #8
 8012e56:	4618      	mov	r0, r3
 8012e58:	f7ee fd38 	bl	80018cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012e5c:	6839      	ldr	r1, [r7, #0]
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	68ba      	ldr	r2, [r7, #8]
 8012e62:	9202      	str	r2, [sp, #8]
 8012e64:	9301      	str	r3, [sp, #4]
 8012e66:	2300      	movs	r3, #0
 8012e68:	9300      	str	r3, [sp, #0]
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	460a      	mov	r2, r1
 8012e6e:	4921      	ldr	r1, [pc, #132]	@ (8012ef4 <vTaskStartScheduler+0xb4>)
 8012e70:	4821      	ldr	r0, [pc, #132]	@ (8012ef8 <vTaskStartScheduler+0xb8>)
 8012e72:	f7ff fd7f 	bl	8012974 <xTaskCreateStatic>
 8012e76:	4603      	mov	r3, r0
 8012e78:	4a20      	ldr	r2, [pc, #128]	@ (8012efc <vTaskStartScheduler+0xbc>)
 8012e7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8012efc <vTaskStartScheduler+0xbc>)
 8012e7e:	681b      	ldr	r3, [r3, #0]
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d002      	beq.n	8012e8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012e84:	2301      	movs	r3, #1
 8012e86:	617b      	str	r3, [r7, #20]
 8012e88:	e001      	b.n	8012e8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012e8a:	2300      	movs	r3, #0
 8012e8c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012e8e:	697b      	ldr	r3, [r7, #20]
 8012e90:	2b01      	cmp	r3, #1
 8012e92:	d11b      	bne.n	8012ecc <vTaskStartScheduler+0x8c>
	__asm volatile
 8012e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e98:	f383 8811 	msr	BASEPRI, r3
 8012e9c:	f3bf 8f6f 	isb	sy
 8012ea0:	f3bf 8f4f 	dsb	sy
 8012ea4:	613b      	str	r3, [r7, #16]
}
 8012ea6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012ea8:	4b15      	ldr	r3, [pc, #84]	@ (8012f00 <vTaskStartScheduler+0xc0>)
 8012eaa:	681b      	ldr	r3, [r3, #0]
 8012eac:	334c      	adds	r3, #76	@ 0x4c
 8012eae:	4a15      	ldr	r2, [pc, #84]	@ (8012f04 <vTaskStartScheduler+0xc4>)
 8012eb0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012eb2:	4b15      	ldr	r3, [pc, #84]	@ (8012f08 <vTaskStartScheduler+0xc8>)
 8012eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8012eb8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012eba:	4b14      	ldr	r3, [pc, #80]	@ (8012f0c <vTaskStartScheduler+0xcc>)
 8012ebc:	2201      	movs	r2, #1
 8012ebe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012ec0:	4b13      	ldr	r3, [pc, #76]	@ (8012f10 <vTaskStartScheduler+0xd0>)
 8012ec2:	2200      	movs	r2, #0
 8012ec4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012ec6:	f000 fbcb 	bl	8013660 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012eca:	e00f      	b.n	8012eec <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012ecc:	697b      	ldr	r3, [r7, #20]
 8012ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ed2:	d10b      	bne.n	8012eec <vTaskStartScheduler+0xac>
	__asm volatile
 8012ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ed8:	f383 8811 	msr	BASEPRI, r3
 8012edc:	f3bf 8f6f 	isb	sy
 8012ee0:	f3bf 8f4f 	dsb	sy
 8012ee4:	60fb      	str	r3, [r7, #12]
}
 8012ee6:	bf00      	nop
 8012ee8:	bf00      	nop
 8012eea:	e7fd      	b.n	8012ee8 <vTaskStartScheduler+0xa8>
}
 8012eec:	bf00      	nop
 8012eee:	3718      	adds	r7, #24
 8012ef0:	46bd      	mov	sp, r7
 8012ef2:	bd80      	pop	{r7, pc}
 8012ef4:	08019470 	.word	0x08019470
 8012ef8:	080132c9 	.word	0x080132c9
 8012efc:	2000120c 	.word	0x2000120c
 8012f00:	200010e8 	.word	0x200010e8
 8012f04:	20000148 	.word	0x20000148
 8012f08:	20001208 	.word	0x20001208
 8012f0c:	200011f4 	.word	0x200011f4
 8012f10:	200011ec 	.word	0x200011ec

08012f14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012f14:	b480      	push	{r7}
 8012f16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012f18:	4b04      	ldr	r3, [pc, #16]	@ (8012f2c <vTaskSuspendAll+0x18>)
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	3301      	adds	r3, #1
 8012f1e:	4a03      	ldr	r2, [pc, #12]	@ (8012f2c <vTaskSuspendAll+0x18>)
 8012f20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012f22:	bf00      	nop
 8012f24:	46bd      	mov	sp, r7
 8012f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f2a:	4770      	bx	lr
 8012f2c:	20001210 	.word	0x20001210

08012f30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b084      	sub	sp, #16
 8012f34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012f36:	2300      	movs	r3, #0
 8012f38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012f3a:	2300      	movs	r3, #0
 8012f3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012f3e:	4b42      	ldr	r3, [pc, #264]	@ (8013048 <xTaskResumeAll+0x118>)
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d10b      	bne.n	8012f5e <xTaskResumeAll+0x2e>
	__asm volatile
 8012f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f4a:	f383 8811 	msr	BASEPRI, r3
 8012f4e:	f3bf 8f6f 	isb	sy
 8012f52:	f3bf 8f4f 	dsb	sy
 8012f56:	603b      	str	r3, [r7, #0]
}
 8012f58:	bf00      	nop
 8012f5a:	bf00      	nop
 8012f5c:	e7fd      	b.n	8012f5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012f5e:	f000 fc23 	bl	80137a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012f62:	4b39      	ldr	r3, [pc, #228]	@ (8013048 <xTaskResumeAll+0x118>)
 8012f64:	681b      	ldr	r3, [r3, #0]
 8012f66:	3b01      	subs	r3, #1
 8012f68:	4a37      	ldr	r2, [pc, #220]	@ (8013048 <xTaskResumeAll+0x118>)
 8012f6a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012f6c:	4b36      	ldr	r3, [pc, #216]	@ (8013048 <xTaskResumeAll+0x118>)
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d161      	bne.n	8013038 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012f74:	4b35      	ldr	r3, [pc, #212]	@ (801304c <xTaskResumeAll+0x11c>)
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d05d      	beq.n	8013038 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012f7c:	e02e      	b.n	8012fdc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012f7e:	4b34      	ldr	r3, [pc, #208]	@ (8013050 <xTaskResumeAll+0x120>)
 8012f80:	68db      	ldr	r3, [r3, #12]
 8012f82:	68db      	ldr	r3, [r3, #12]
 8012f84:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012f86:	68fb      	ldr	r3, [r7, #12]
 8012f88:	3318      	adds	r3, #24
 8012f8a:	4618      	mov	r0, r3
 8012f8c:	f7ff fcc8 	bl	8012920 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	3304      	adds	r3, #4
 8012f94:	4618      	mov	r0, r3
 8012f96:	f7ff fcc3 	bl	8012920 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f9e:	2201      	movs	r2, #1
 8012fa0:	409a      	lsls	r2, r3
 8012fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8013054 <xTaskResumeAll+0x124>)
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	4313      	orrs	r3, r2
 8012fa8:	4a2a      	ldr	r2, [pc, #168]	@ (8013054 <xTaskResumeAll+0x124>)
 8012faa:	6013      	str	r3, [r2, #0]
 8012fac:	68fb      	ldr	r3, [r7, #12]
 8012fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012fb0:	4613      	mov	r3, r2
 8012fb2:	009b      	lsls	r3, r3, #2
 8012fb4:	4413      	add	r3, r2
 8012fb6:	009b      	lsls	r3, r3, #2
 8012fb8:	4a27      	ldr	r2, [pc, #156]	@ (8013058 <xTaskResumeAll+0x128>)
 8012fba:	441a      	add	r2, r3
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	3304      	adds	r3, #4
 8012fc0:	4619      	mov	r1, r3
 8012fc2:	4610      	mov	r0, r2
 8012fc4:	f7ff fc4f 	bl	8012866 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012fc8:	68fb      	ldr	r3, [r7, #12]
 8012fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012fcc:	4b23      	ldr	r3, [pc, #140]	@ (801305c <xTaskResumeAll+0x12c>)
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fd2:	429a      	cmp	r2, r3
 8012fd4:	d302      	bcc.n	8012fdc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012fd6:	4b22      	ldr	r3, [pc, #136]	@ (8013060 <xTaskResumeAll+0x130>)
 8012fd8:	2201      	movs	r2, #1
 8012fda:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8013050 <xTaskResumeAll+0x120>)
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d1cc      	bne.n	8012f7e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012fe4:	68fb      	ldr	r3, [r7, #12]
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d001      	beq.n	8012fee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012fea:	f000 fa29 	bl	8013440 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012fee:	4b1d      	ldr	r3, [pc, #116]	@ (8013064 <xTaskResumeAll+0x134>)
 8012ff0:	681b      	ldr	r3, [r3, #0]
 8012ff2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d010      	beq.n	801301c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012ffa:	f000 f847 	bl	801308c <xTaskIncrementTick>
 8012ffe:	4603      	mov	r3, r0
 8013000:	2b00      	cmp	r3, #0
 8013002:	d002      	beq.n	801300a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8013004:	4b16      	ldr	r3, [pc, #88]	@ (8013060 <xTaskResumeAll+0x130>)
 8013006:	2201      	movs	r2, #1
 8013008:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	3b01      	subs	r3, #1
 801300e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d1f1      	bne.n	8012ffa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8013016:	4b13      	ldr	r3, [pc, #76]	@ (8013064 <xTaskResumeAll+0x134>)
 8013018:	2200      	movs	r2, #0
 801301a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801301c:	4b10      	ldr	r3, [pc, #64]	@ (8013060 <xTaskResumeAll+0x130>)
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d009      	beq.n	8013038 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013024:	2301      	movs	r3, #1
 8013026:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013028:	4b0f      	ldr	r3, [pc, #60]	@ (8013068 <xTaskResumeAll+0x138>)
 801302a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801302e:	601a      	str	r2, [r3, #0]
 8013030:	f3bf 8f4f 	dsb	sy
 8013034:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013038:	f000 fbe8 	bl	801380c <vPortExitCritical>

	return xAlreadyYielded;
 801303c:	68bb      	ldr	r3, [r7, #8]
}
 801303e:	4618      	mov	r0, r3
 8013040:	3710      	adds	r7, #16
 8013042:	46bd      	mov	sp, r7
 8013044:	bd80      	pop	{r7, pc}
 8013046:	bf00      	nop
 8013048:	20001210 	.word	0x20001210
 801304c:	200011e8 	.word	0x200011e8
 8013050:	200011a8 	.word	0x200011a8
 8013054:	200011f0 	.word	0x200011f0
 8013058:	200010ec 	.word	0x200010ec
 801305c:	200010e8 	.word	0x200010e8
 8013060:	200011fc 	.word	0x200011fc
 8013064:	200011f8 	.word	0x200011f8
 8013068:	e000ed04 	.word	0xe000ed04

0801306c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801306c:	b480      	push	{r7}
 801306e:	b083      	sub	sp, #12
 8013070:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013072:	4b05      	ldr	r3, [pc, #20]	@ (8013088 <xTaskGetTickCount+0x1c>)
 8013074:	681b      	ldr	r3, [r3, #0]
 8013076:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013078:	687b      	ldr	r3, [r7, #4]
}
 801307a:	4618      	mov	r0, r3
 801307c:	370c      	adds	r7, #12
 801307e:	46bd      	mov	sp, r7
 8013080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013084:	4770      	bx	lr
 8013086:	bf00      	nop
 8013088:	200011ec 	.word	0x200011ec

0801308c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801308c:	b580      	push	{r7, lr}
 801308e:	b086      	sub	sp, #24
 8013090:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013092:	2300      	movs	r3, #0
 8013094:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013096:	4b4f      	ldr	r3, [pc, #316]	@ (80131d4 <xTaskIncrementTick+0x148>)
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	2b00      	cmp	r3, #0
 801309c:	f040 808f 	bne.w	80131be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80130a0:	4b4d      	ldr	r3, [pc, #308]	@ (80131d8 <xTaskIncrementTick+0x14c>)
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	3301      	adds	r3, #1
 80130a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80130a8:	4a4b      	ldr	r2, [pc, #300]	@ (80131d8 <xTaskIncrementTick+0x14c>)
 80130aa:	693b      	ldr	r3, [r7, #16]
 80130ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80130ae:	693b      	ldr	r3, [r7, #16]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d121      	bne.n	80130f8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80130b4:	4b49      	ldr	r3, [pc, #292]	@ (80131dc <xTaskIncrementTick+0x150>)
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d00b      	beq.n	80130d6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80130be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130c2:	f383 8811 	msr	BASEPRI, r3
 80130c6:	f3bf 8f6f 	isb	sy
 80130ca:	f3bf 8f4f 	dsb	sy
 80130ce:	603b      	str	r3, [r7, #0]
}
 80130d0:	bf00      	nop
 80130d2:	bf00      	nop
 80130d4:	e7fd      	b.n	80130d2 <xTaskIncrementTick+0x46>
 80130d6:	4b41      	ldr	r3, [pc, #260]	@ (80131dc <xTaskIncrementTick+0x150>)
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	60fb      	str	r3, [r7, #12]
 80130dc:	4b40      	ldr	r3, [pc, #256]	@ (80131e0 <xTaskIncrementTick+0x154>)
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	4a3e      	ldr	r2, [pc, #248]	@ (80131dc <xTaskIncrementTick+0x150>)
 80130e2:	6013      	str	r3, [r2, #0]
 80130e4:	4a3e      	ldr	r2, [pc, #248]	@ (80131e0 <xTaskIncrementTick+0x154>)
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	6013      	str	r3, [r2, #0]
 80130ea:	4b3e      	ldr	r3, [pc, #248]	@ (80131e4 <xTaskIncrementTick+0x158>)
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	3301      	adds	r3, #1
 80130f0:	4a3c      	ldr	r2, [pc, #240]	@ (80131e4 <xTaskIncrementTick+0x158>)
 80130f2:	6013      	str	r3, [r2, #0]
 80130f4:	f000 f9a4 	bl	8013440 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80130f8:	4b3b      	ldr	r3, [pc, #236]	@ (80131e8 <xTaskIncrementTick+0x15c>)
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	693a      	ldr	r2, [r7, #16]
 80130fe:	429a      	cmp	r2, r3
 8013100:	d348      	bcc.n	8013194 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013102:	4b36      	ldr	r3, [pc, #216]	@ (80131dc <xTaskIncrementTick+0x150>)
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	2b00      	cmp	r3, #0
 801310a:	d104      	bne.n	8013116 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801310c:	4b36      	ldr	r3, [pc, #216]	@ (80131e8 <xTaskIncrementTick+0x15c>)
 801310e:	f04f 32ff 	mov.w	r2, #4294967295
 8013112:	601a      	str	r2, [r3, #0]
					break;
 8013114:	e03e      	b.n	8013194 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013116:	4b31      	ldr	r3, [pc, #196]	@ (80131dc <xTaskIncrementTick+0x150>)
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	68db      	ldr	r3, [r3, #12]
 801311c:	68db      	ldr	r3, [r3, #12]
 801311e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013120:	68bb      	ldr	r3, [r7, #8]
 8013122:	685b      	ldr	r3, [r3, #4]
 8013124:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013126:	693a      	ldr	r2, [r7, #16]
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	429a      	cmp	r2, r3
 801312c:	d203      	bcs.n	8013136 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801312e:	4a2e      	ldr	r2, [pc, #184]	@ (80131e8 <xTaskIncrementTick+0x15c>)
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013134:	e02e      	b.n	8013194 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013136:	68bb      	ldr	r3, [r7, #8]
 8013138:	3304      	adds	r3, #4
 801313a:	4618      	mov	r0, r3
 801313c:	f7ff fbf0 	bl	8012920 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013140:	68bb      	ldr	r3, [r7, #8]
 8013142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013144:	2b00      	cmp	r3, #0
 8013146:	d004      	beq.n	8013152 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013148:	68bb      	ldr	r3, [r7, #8]
 801314a:	3318      	adds	r3, #24
 801314c:	4618      	mov	r0, r3
 801314e:	f7ff fbe7 	bl	8012920 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013152:	68bb      	ldr	r3, [r7, #8]
 8013154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013156:	2201      	movs	r2, #1
 8013158:	409a      	lsls	r2, r3
 801315a:	4b24      	ldr	r3, [pc, #144]	@ (80131ec <xTaskIncrementTick+0x160>)
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	4313      	orrs	r3, r2
 8013160:	4a22      	ldr	r2, [pc, #136]	@ (80131ec <xTaskIncrementTick+0x160>)
 8013162:	6013      	str	r3, [r2, #0]
 8013164:	68bb      	ldr	r3, [r7, #8]
 8013166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013168:	4613      	mov	r3, r2
 801316a:	009b      	lsls	r3, r3, #2
 801316c:	4413      	add	r3, r2
 801316e:	009b      	lsls	r3, r3, #2
 8013170:	4a1f      	ldr	r2, [pc, #124]	@ (80131f0 <xTaskIncrementTick+0x164>)
 8013172:	441a      	add	r2, r3
 8013174:	68bb      	ldr	r3, [r7, #8]
 8013176:	3304      	adds	r3, #4
 8013178:	4619      	mov	r1, r3
 801317a:	4610      	mov	r0, r2
 801317c:	f7ff fb73 	bl	8012866 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013180:	68bb      	ldr	r3, [r7, #8]
 8013182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013184:	4b1b      	ldr	r3, [pc, #108]	@ (80131f4 <xTaskIncrementTick+0x168>)
 8013186:	681b      	ldr	r3, [r3, #0]
 8013188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801318a:	429a      	cmp	r2, r3
 801318c:	d3b9      	bcc.n	8013102 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801318e:	2301      	movs	r3, #1
 8013190:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013192:	e7b6      	b.n	8013102 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013194:	4b17      	ldr	r3, [pc, #92]	@ (80131f4 <xTaskIncrementTick+0x168>)
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801319a:	4915      	ldr	r1, [pc, #84]	@ (80131f0 <xTaskIncrementTick+0x164>)
 801319c:	4613      	mov	r3, r2
 801319e:	009b      	lsls	r3, r3, #2
 80131a0:	4413      	add	r3, r2
 80131a2:	009b      	lsls	r3, r3, #2
 80131a4:	440b      	add	r3, r1
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	2b01      	cmp	r3, #1
 80131aa:	d901      	bls.n	80131b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80131ac:	2301      	movs	r3, #1
 80131ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80131b0:	4b11      	ldr	r3, [pc, #68]	@ (80131f8 <xTaskIncrementTick+0x16c>)
 80131b2:	681b      	ldr	r3, [r3, #0]
 80131b4:	2b00      	cmp	r3, #0
 80131b6:	d007      	beq.n	80131c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80131b8:	2301      	movs	r3, #1
 80131ba:	617b      	str	r3, [r7, #20]
 80131bc:	e004      	b.n	80131c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80131be:	4b0f      	ldr	r3, [pc, #60]	@ (80131fc <xTaskIncrementTick+0x170>)
 80131c0:	681b      	ldr	r3, [r3, #0]
 80131c2:	3301      	adds	r3, #1
 80131c4:	4a0d      	ldr	r2, [pc, #52]	@ (80131fc <xTaskIncrementTick+0x170>)
 80131c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80131c8:	697b      	ldr	r3, [r7, #20]
}
 80131ca:	4618      	mov	r0, r3
 80131cc:	3718      	adds	r7, #24
 80131ce:	46bd      	mov	sp, r7
 80131d0:	bd80      	pop	{r7, pc}
 80131d2:	bf00      	nop
 80131d4:	20001210 	.word	0x20001210
 80131d8:	200011ec 	.word	0x200011ec
 80131dc:	200011a0 	.word	0x200011a0
 80131e0:	200011a4 	.word	0x200011a4
 80131e4:	20001200 	.word	0x20001200
 80131e8:	20001208 	.word	0x20001208
 80131ec:	200011f0 	.word	0x200011f0
 80131f0:	200010ec 	.word	0x200010ec
 80131f4:	200010e8 	.word	0x200010e8
 80131f8:	200011fc 	.word	0x200011fc
 80131fc:	200011f8 	.word	0x200011f8

08013200 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013200:	b480      	push	{r7}
 8013202:	b087      	sub	sp, #28
 8013204:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013206:	4b2a      	ldr	r3, [pc, #168]	@ (80132b0 <vTaskSwitchContext+0xb0>)
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	2b00      	cmp	r3, #0
 801320c:	d003      	beq.n	8013216 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801320e:	4b29      	ldr	r3, [pc, #164]	@ (80132b4 <vTaskSwitchContext+0xb4>)
 8013210:	2201      	movs	r2, #1
 8013212:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013214:	e045      	b.n	80132a2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8013216:	4b27      	ldr	r3, [pc, #156]	@ (80132b4 <vTaskSwitchContext+0xb4>)
 8013218:	2200      	movs	r2, #0
 801321a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801321c:	4b26      	ldr	r3, [pc, #152]	@ (80132b8 <vTaskSwitchContext+0xb8>)
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	fab3 f383 	clz	r3, r3
 8013228:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801322a:	7afb      	ldrb	r3, [r7, #11]
 801322c:	f1c3 031f 	rsb	r3, r3, #31
 8013230:	617b      	str	r3, [r7, #20]
 8013232:	4922      	ldr	r1, [pc, #136]	@ (80132bc <vTaskSwitchContext+0xbc>)
 8013234:	697a      	ldr	r2, [r7, #20]
 8013236:	4613      	mov	r3, r2
 8013238:	009b      	lsls	r3, r3, #2
 801323a:	4413      	add	r3, r2
 801323c:	009b      	lsls	r3, r3, #2
 801323e:	440b      	add	r3, r1
 8013240:	681b      	ldr	r3, [r3, #0]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d10b      	bne.n	801325e <vTaskSwitchContext+0x5e>
	__asm volatile
 8013246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801324a:	f383 8811 	msr	BASEPRI, r3
 801324e:	f3bf 8f6f 	isb	sy
 8013252:	f3bf 8f4f 	dsb	sy
 8013256:	607b      	str	r3, [r7, #4]
}
 8013258:	bf00      	nop
 801325a:	bf00      	nop
 801325c:	e7fd      	b.n	801325a <vTaskSwitchContext+0x5a>
 801325e:	697a      	ldr	r2, [r7, #20]
 8013260:	4613      	mov	r3, r2
 8013262:	009b      	lsls	r3, r3, #2
 8013264:	4413      	add	r3, r2
 8013266:	009b      	lsls	r3, r3, #2
 8013268:	4a14      	ldr	r2, [pc, #80]	@ (80132bc <vTaskSwitchContext+0xbc>)
 801326a:	4413      	add	r3, r2
 801326c:	613b      	str	r3, [r7, #16]
 801326e:	693b      	ldr	r3, [r7, #16]
 8013270:	685b      	ldr	r3, [r3, #4]
 8013272:	685a      	ldr	r2, [r3, #4]
 8013274:	693b      	ldr	r3, [r7, #16]
 8013276:	605a      	str	r2, [r3, #4]
 8013278:	693b      	ldr	r3, [r7, #16]
 801327a:	685a      	ldr	r2, [r3, #4]
 801327c:	693b      	ldr	r3, [r7, #16]
 801327e:	3308      	adds	r3, #8
 8013280:	429a      	cmp	r2, r3
 8013282:	d104      	bne.n	801328e <vTaskSwitchContext+0x8e>
 8013284:	693b      	ldr	r3, [r7, #16]
 8013286:	685b      	ldr	r3, [r3, #4]
 8013288:	685a      	ldr	r2, [r3, #4]
 801328a:	693b      	ldr	r3, [r7, #16]
 801328c:	605a      	str	r2, [r3, #4]
 801328e:	693b      	ldr	r3, [r7, #16]
 8013290:	685b      	ldr	r3, [r3, #4]
 8013292:	68db      	ldr	r3, [r3, #12]
 8013294:	4a0a      	ldr	r2, [pc, #40]	@ (80132c0 <vTaskSwitchContext+0xc0>)
 8013296:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013298:	4b09      	ldr	r3, [pc, #36]	@ (80132c0 <vTaskSwitchContext+0xc0>)
 801329a:	681b      	ldr	r3, [r3, #0]
 801329c:	334c      	adds	r3, #76	@ 0x4c
 801329e:	4a09      	ldr	r2, [pc, #36]	@ (80132c4 <vTaskSwitchContext+0xc4>)
 80132a0:	6013      	str	r3, [r2, #0]
}
 80132a2:	bf00      	nop
 80132a4:	371c      	adds	r7, #28
 80132a6:	46bd      	mov	sp, r7
 80132a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ac:	4770      	bx	lr
 80132ae:	bf00      	nop
 80132b0:	20001210 	.word	0x20001210
 80132b4:	200011fc 	.word	0x200011fc
 80132b8:	200011f0 	.word	0x200011f0
 80132bc:	200010ec 	.word	0x200010ec
 80132c0:	200010e8 	.word	0x200010e8
 80132c4:	20000148 	.word	0x20000148

080132c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80132c8:	b580      	push	{r7, lr}
 80132ca:	b082      	sub	sp, #8
 80132cc:	af00      	add	r7, sp, #0
 80132ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80132d0:	f000 f852 	bl	8013378 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80132d4:	4b06      	ldr	r3, [pc, #24]	@ (80132f0 <prvIdleTask+0x28>)
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	2b01      	cmp	r3, #1
 80132da:	d9f9      	bls.n	80132d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80132dc:	4b05      	ldr	r3, [pc, #20]	@ (80132f4 <prvIdleTask+0x2c>)
 80132de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80132e2:	601a      	str	r2, [r3, #0]
 80132e4:	f3bf 8f4f 	dsb	sy
 80132e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80132ec:	e7f0      	b.n	80132d0 <prvIdleTask+0x8>
 80132ee:	bf00      	nop
 80132f0:	200010ec 	.word	0x200010ec
 80132f4:	e000ed04 	.word	0xe000ed04

080132f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80132f8:	b580      	push	{r7, lr}
 80132fa:	b082      	sub	sp, #8
 80132fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80132fe:	2300      	movs	r3, #0
 8013300:	607b      	str	r3, [r7, #4]
 8013302:	e00c      	b.n	801331e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013304:	687a      	ldr	r2, [r7, #4]
 8013306:	4613      	mov	r3, r2
 8013308:	009b      	lsls	r3, r3, #2
 801330a:	4413      	add	r3, r2
 801330c:	009b      	lsls	r3, r3, #2
 801330e:	4a12      	ldr	r2, [pc, #72]	@ (8013358 <prvInitialiseTaskLists+0x60>)
 8013310:	4413      	add	r3, r2
 8013312:	4618      	mov	r0, r3
 8013314:	f7ff fa7a 	bl	801280c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	3301      	adds	r3, #1
 801331c:	607b      	str	r3, [r7, #4]
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	2b06      	cmp	r3, #6
 8013322:	d9ef      	bls.n	8013304 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013324:	480d      	ldr	r0, [pc, #52]	@ (801335c <prvInitialiseTaskLists+0x64>)
 8013326:	f7ff fa71 	bl	801280c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801332a:	480d      	ldr	r0, [pc, #52]	@ (8013360 <prvInitialiseTaskLists+0x68>)
 801332c:	f7ff fa6e 	bl	801280c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013330:	480c      	ldr	r0, [pc, #48]	@ (8013364 <prvInitialiseTaskLists+0x6c>)
 8013332:	f7ff fa6b 	bl	801280c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013336:	480c      	ldr	r0, [pc, #48]	@ (8013368 <prvInitialiseTaskLists+0x70>)
 8013338:	f7ff fa68 	bl	801280c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801333c:	480b      	ldr	r0, [pc, #44]	@ (801336c <prvInitialiseTaskLists+0x74>)
 801333e:	f7ff fa65 	bl	801280c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013342:	4b0b      	ldr	r3, [pc, #44]	@ (8013370 <prvInitialiseTaskLists+0x78>)
 8013344:	4a05      	ldr	r2, [pc, #20]	@ (801335c <prvInitialiseTaskLists+0x64>)
 8013346:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013348:	4b0a      	ldr	r3, [pc, #40]	@ (8013374 <prvInitialiseTaskLists+0x7c>)
 801334a:	4a05      	ldr	r2, [pc, #20]	@ (8013360 <prvInitialiseTaskLists+0x68>)
 801334c:	601a      	str	r2, [r3, #0]
}
 801334e:	bf00      	nop
 8013350:	3708      	adds	r7, #8
 8013352:	46bd      	mov	sp, r7
 8013354:	bd80      	pop	{r7, pc}
 8013356:	bf00      	nop
 8013358:	200010ec 	.word	0x200010ec
 801335c:	20001178 	.word	0x20001178
 8013360:	2000118c 	.word	0x2000118c
 8013364:	200011a8 	.word	0x200011a8
 8013368:	200011bc 	.word	0x200011bc
 801336c:	200011d4 	.word	0x200011d4
 8013370:	200011a0 	.word	0x200011a0
 8013374:	200011a4 	.word	0x200011a4

08013378 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013378:	b580      	push	{r7, lr}
 801337a:	b082      	sub	sp, #8
 801337c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801337e:	e019      	b.n	80133b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013380:	f000 fa12 	bl	80137a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013384:	4b10      	ldr	r3, [pc, #64]	@ (80133c8 <prvCheckTasksWaitingTermination+0x50>)
 8013386:	68db      	ldr	r3, [r3, #12]
 8013388:	68db      	ldr	r3, [r3, #12]
 801338a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	3304      	adds	r3, #4
 8013390:	4618      	mov	r0, r3
 8013392:	f7ff fac5 	bl	8012920 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013396:	4b0d      	ldr	r3, [pc, #52]	@ (80133cc <prvCheckTasksWaitingTermination+0x54>)
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	3b01      	subs	r3, #1
 801339c:	4a0b      	ldr	r2, [pc, #44]	@ (80133cc <prvCheckTasksWaitingTermination+0x54>)
 801339e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80133a0:	4b0b      	ldr	r3, [pc, #44]	@ (80133d0 <prvCheckTasksWaitingTermination+0x58>)
 80133a2:	681b      	ldr	r3, [r3, #0]
 80133a4:	3b01      	subs	r3, #1
 80133a6:	4a0a      	ldr	r2, [pc, #40]	@ (80133d0 <prvCheckTasksWaitingTermination+0x58>)
 80133a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80133aa:	f000 fa2f 	bl	801380c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80133ae:	6878      	ldr	r0, [r7, #4]
 80133b0:	f000 f810 	bl	80133d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80133b4:	4b06      	ldr	r3, [pc, #24]	@ (80133d0 <prvCheckTasksWaitingTermination+0x58>)
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d1e1      	bne.n	8013380 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80133bc:	bf00      	nop
 80133be:	bf00      	nop
 80133c0:	3708      	adds	r7, #8
 80133c2:	46bd      	mov	sp, r7
 80133c4:	bd80      	pop	{r7, pc}
 80133c6:	bf00      	nop
 80133c8:	200011bc 	.word	0x200011bc
 80133cc:	200011e8 	.word	0x200011e8
 80133d0:	200011d0 	.word	0x200011d0

080133d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80133d4:	b580      	push	{r7, lr}
 80133d6:	b084      	sub	sp, #16
 80133d8:	af00      	add	r7, sp, #0
 80133da:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	334c      	adds	r3, #76	@ 0x4c
 80133e0:	4618      	mov	r0, r3
 80133e2:	f002 faaf 	bl	8015944 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d108      	bne.n	8013402 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80133f4:	4618      	mov	r0, r3
 80133f6:	f000 fb85 	bl	8013b04 <vPortFree>
				vPortFree( pxTCB );
 80133fa:	6878      	ldr	r0, [r7, #4]
 80133fc:	f000 fb82 	bl	8013b04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013400:	e019      	b.n	8013436 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8013408:	2b01      	cmp	r3, #1
 801340a:	d103      	bne.n	8013414 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 801340c:	6878      	ldr	r0, [r7, #4]
 801340e:	f000 fb79 	bl	8013b04 <vPortFree>
	}
 8013412:	e010      	b.n	8013436 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 801341a:	2b02      	cmp	r3, #2
 801341c:	d00b      	beq.n	8013436 <prvDeleteTCB+0x62>
	__asm volatile
 801341e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013422:	f383 8811 	msr	BASEPRI, r3
 8013426:	f3bf 8f6f 	isb	sy
 801342a:	f3bf 8f4f 	dsb	sy
 801342e:	60fb      	str	r3, [r7, #12]
}
 8013430:	bf00      	nop
 8013432:	bf00      	nop
 8013434:	e7fd      	b.n	8013432 <prvDeleteTCB+0x5e>
	}
 8013436:	bf00      	nop
 8013438:	3710      	adds	r7, #16
 801343a:	46bd      	mov	sp, r7
 801343c:	bd80      	pop	{r7, pc}
	...

08013440 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013440:	b480      	push	{r7}
 8013442:	b083      	sub	sp, #12
 8013444:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013446:	4b0c      	ldr	r3, [pc, #48]	@ (8013478 <prvResetNextTaskUnblockTime+0x38>)
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	2b00      	cmp	r3, #0
 801344e:	d104      	bne.n	801345a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013450:	4b0a      	ldr	r3, [pc, #40]	@ (801347c <prvResetNextTaskUnblockTime+0x3c>)
 8013452:	f04f 32ff 	mov.w	r2, #4294967295
 8013456:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013458:	e008      	b.n	801346c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801345a:	4b07      	ldr	r3, [pc, #28]	@ (8013478 <prvResetNextTaskUnblockTime+0x38>)
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	68db      	ldr	r3, [r3, #12]
 8013460:	68db      	ldr	r3, [r3, #12]
 8013462:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	685b      	ldr	r3, [r3, #4]
 8013468:	4a04      	ldr	r2, [pc, #16]	@ (801347c <prvResetNextTaskUnblockTime+0x3c>)
 801346a:	6013      	str	r3, [r2, #0]
}
 801346c:	bf00      	nop
 801346e:	370c      	adds	r7, #12
 8013470:	46bd      	mov	sp, r7
 8013472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013476:	4770      	bx	lr
 8013478:	200011a0 	.word	0x200011a0
 801347c:	20001208 	.word	0x20001208

08013480 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b084      	sub	sp, #16
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]
 8013488:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801348a:	4b29      	ldr	r3, [pc, #164]	@ (8013530 <prvAddCurrentTaskToDelayedList+0xb0>)
 801348c:	681b      	ldr	r3, [r3, #0]
 801348e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013490:	4b28      	ldr	r3, [pc, #160]	@ (8013534 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	3304      	adds	r3, #4
 8013496:	4618      	mov	r0, r3
 8013498:	f7ff fa42 	bl	8012920 <uxListRemove>
 801349c:	4603      	mov	r3, r0
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d10b      	bne.n	80134ba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80134a2:	4b24      	ldr	r3, [pc, #144]	@ (8013534 <prvAddCurrentTaskToDelayedList+0xb4>)
 80134a4:	681b      	ldr	r3, [r3, #0]
 80134a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134a8:	2201      	movs	r2, #1
 80134aa:	fa02 f303 	lsl.w	r3, r2, r3
 80134ae:	43da      	mvns	r2, r3
 80134b0:	4b21      	ldr	r3, [pc, #132]	@ (8013538 <prvAddCurrentTaskToDelayedList+0xb8>)
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	4013      	ands	r3, r2
 80134b6:	4a20      	ldr	r2, [pc, #128]	@ (8013538 <prvAddCurrentTaskToDelayedList+0xb8>)
 80134b8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134c0:	d10a      	bne.n	80134d8 <prvAddCurrentTaskToDelayedList+0x58>
 80134c2:	683b      	ldr	r3, [r7, #0]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d007      	beq.n	80134d8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80134c8:	4b1a      	ldr	r3, [pc, #104]	@ (8013534 <prvAddCurrentTaskToDelayedList+0xb4>)
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	3304      	adds	r3, #4
 80134ce:	4619      	mov	r1, r3
 80134d0:	481a      	ldr	r0, [pc, #104]	@ (801353c <prvAddCurrentTaskToDelayedList+0xbc>)
 80134d2:	f7ff f9c8 	bl	8012866 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80134d6:	e026      	b.n	8013526 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80134d8:	68fa      	ldr	r2, [r7, #12]
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	4413      	add	r3, r2
 80134de:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80134e0:	4b14      	ldr	r3, [pc, #80]	@ (8013534 <prvAddCurrentTaskToDelayedList+0xb4>)
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	68ba      	ldr	r2, [r7, #8]
 80134e6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80134e8:	68ba      	ldr	r2, [r7, #8]
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	429a      	cmp	r2, r3
 80134ee:	d209      	bcs.n	8013504 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80134f0:	4b13      	ldr	r3, [pc, #76]	@ (8013540 <prvAddCurrentTaskToDelayedList+0xc0>)
 80134f2:	681a      	ldr	r2, [r3, #0]
 80134f4:	4b0f      	ldr	r3, [pc, #60]	@ (8013534 <prvAddCurrentTaskToDelayedList+0xb4>)
 80134f6:	681b      	ldr	r3, [r3, #0]
 80134f8:	3304      	adds	r3, #4
 80134fa:	4619      	mov	r1, r3
 80134fc:	4610      	mov	r0, r2
 80134fe:	f7ff f9d6 	bl	80128ae <vListInsert>
}
 8013502:	e010      	b.n	8013526 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013504:	4b0f      	ldr	r3, [pc, #60]	@ (8013544 <prvAddCurrentTaskToDelayedList+0xc4>)
 8013506:	681a      	ldr	r2, [r3, #0]
 8013508:	4b0a      	ldr	r3, [pc, #40]	@ (8013534 <prvAddCurrentTaskToDelayedList+0xb4>)
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	3304      	adds	r3, #4
 801350e:	4619      	mov	r1, r3
 8013510:	4610      	mov	r0, r2
 8013512:	f7ff f9cc 	bl	80128ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013516:	4b0c      	ldr	r3, [pc, #48]	@ (8013548 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013518:	681b      	ldr	r3, [r3, #0]
 801351a:	68ba      	ldr	r2, [r7, #8]
 801351c:	429a      	cmp	r2, r3
 801351e:	d202      	bcs.n	8013526 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013520:	4a09      	ldr	r2, [pc, #36]	@ (8013548 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013522:	68bb      	ldr	r3, [r7, #8]
 8013524:	6013      	str	r3, [r2, #0]
}
 8013526:	bf00      	nop
 8013528:	3710      	adds	r7, #16
 801352a:	46bd      	mov	sp, r7
 801352c:	bd80      	pop	{r7, pc}
 801352e:	bf00      	nop
 8013530:	200011ec 	.word	0x200011ec
 8013534:	200010e8 	.word	0x200010e8
 8013538:	200011f0 	.word	0x200011f0
 801353c:	200011d4 	.word	0x200011d4
 8013540:	200011a4 	.word	0x200011a4
 8013544:	200011a0 	.word	0x200011a0
 8013548:	20001208 	.word	0x20001208

0801354c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801354c:	b480      	push	{r7}
 801354e:	b085      	sub	sp, #20
 8013550:	af00      	add	r7, sp, #0
 8013552:	60f8      	str	r0, [r7, #12]
 8013554:	60b9      	str	r1, [r7, #8]
 8013556:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	3b04      	subs	r3, #4
 801355c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013564:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	3b04      	subs	r3, #4
 801356a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801356c:	68bb      	ldr	r3, [r7, #8]
 801356e:	f023 0201 	bic.w	r2, r3, #1
 8013572:	68fb      	ldr	r3, [r7, #12]
 8013574:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	3b04      	subs	r3, #4
 801357a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801357c:	4a0c      	ldr	r2, [pc, #48]	@ (80135b0 <pxPortInitialiseStack+0x64>)
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	3b14      	subs	r3, #20
 8013586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013588:	687a      	ldr	r2, [r7, #4]
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801358e:	68fb      	ldr	r3, [r7, #12]
 8013590:	3b04      	subs	r3, #4
 8013592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	f06f 0202 	mvn.w	r2, #2
 801359a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	3b20      	subs	r3, #32
 80135a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80135a2:	68fb      	ldr	r3, [r7, #12]
}
 80135a4:	4618      	mov	r0, r3
 80135a6:	3714      	adds	r7, #20
 80135a8:	46bd      	mov	sp, r7
 80135aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ae:	4770      	bx	lr
 80135b0:	080135b5 	.word	0x080135b5

080135b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80135b4:	b480      	push	{r7}
 80135b6:	b085      	sub	sp, #20
 80135b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80135ba:	2300      	movs	r3, #0
 80135bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80135be:	4b13      	ldr	r3, [pc, #76]	@ (801360c <prvTaskExitError+0x58>)
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135c6:	d00b      	beq.n	80135e0 <prvTaskExitError+0x2c>
	__asm volatile
 80135c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135cc:	f383 8811 	msr	BASEPRI, r3
 80135d0:	f3bf 8f6f 	isb	sy
 80135d4:	f3bf 8f4f 	dsb	sy
 80135d8:	60fb      	str	r3, [r7, #12]
}
 80135da:	bf00      	nop
 80135dc:	bf00      	nop
 80135de:	e7fd      	b.n	80135dc <prvTaskExitError+0x28>
	__asm volatile
 80135e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135e4:	f383 8811 	msr	BASEPRI, r3
 80135e8:	f3bf 8f6f 	isb	sy
 80135ec:	f3bf 8f4f 	dsb	sy
 80135f0:	60bb      	str	r3, [r7, #8]
}
 80135f2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80135f4:	bf00      	nop
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d0fc      	beq.n	80135f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80135fc:	bf00      	nop
 80135fe:	bf00      	nop
 8013600:	3714      	adds	r7, #20
 8013602:	46bd      	mov	sp, r7
 8013604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013608:	4770      	bx	lr
 801360a:	bf00      	nop
 801360c:	200000b8 	.word	0x200000b8

08013610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013610:	4b07      	ldr	r3, [pc, #28]	@ (8013630 <pxCurrentTCBConst2>)
 8013612:	6819      	ldr	r1, [r3, #0]
 8013614:	6808      	ldr	r0, [r1, #0]
 8013616:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801361a:	f380 8809 	msr	PSP, r0
 801361e:	f3bf 8f6f 	isb	sy
 8013622:	f04f 0000 	mov.w	r0, #0
 8013626:	f380 8811 	msr	BASEPRI, r0
 801362a:	4770      	bx	lr
 801362c:	f3af 8000 	nop.w

08013630 <pxCurrentTCBConst2>:
 8013630:	200010e8 	.word	0x200010e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013634:	bf00      	nop
 8013636:	bf00      	nop

08013638 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013638:	4808      	ldr	r0, [pc, #32]	@ (801365c <prvPortStartFirstTask+0x24>)
 801363a:	6800      	ldr	r0, [r0, #0]
 801363c:	6800      	ldr	r0, [r0, #0]
 801363e:	f380 8808 	msr	MSP, r0
 8013642:	f04f 0000 	mov.w	r0, #0
 8013646:	f380 8814 	msr	CONTROL, r0
 801364a:	b662      	cpsie	i
 801364c:	b661      	cpsie	f
 801364e:	f3bf 8f4f 	dsb	sy
 8013652:	f3bf 8f6f 	isb	sy
 8013656:	df00      	svc	0
 8013658:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801365a:	bf00      	nop
 801365c:	e000ed08 	.word	0xe000ed08

08013660 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013660:	b580      	push	{r7, lr}
 8013662:	b086      	sub	sp, #24
 8013664:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013666:	4b47      	ldr	r3, [pc, #284]	@ (8013784 <xPortStartScheduler+0x124>)
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	4a47      	ldr	r2, [pc, #284]	@ (8013788 <xPortStartScheduler+0x128>)
 801366c:	4293      	cmp	r3, r2
 801366e:	d10b      	bne.n	8013688 <xPortStartScheduler+0x28>
	__asm volatile
 8013670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013674:	f383 8811 	msr	BASEPRI, r3
 8013678:	f3bf 8f6f 	isb	sy
 801367c:	f3bf 8f4f 	dsb	sy
 8013680:	60fb      	str	r3, [r7, #12]
}
 8013682:	bf00      	nop
 8013684:	bf00      	nop
 8013686:	e7fd      	b.n	8013684 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013688:	4b3e      	ldr	r3, [pc, #248]	@ (8013784 <xPortStartScheduler+0x124>)
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	4a3f      	ldr	r2, [pc, #252]	@ (801378c <xPortStartScheduler+0x12c>)
 801368e:	4293      	cmp	r3, r2
 8013690:	d10b      	bne.n	80136aa <xPortStartScheduler+0x4a>
	__asm volatile
 8013692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013696:	f383 8811 	msr	BASEPRI, r3
 801369a:	f3bf 8f6f 	isb	sy
 801369e:	f3bf 8f4f 	dsb	sy
 80136a2:	613b      	str	r3, [r7, #16]
}
 80136a4:	bf00      	nop
 80136a6:	bf00      	nop
 80136a8:	e7fd      	b.n	80136a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80136aa:	4b39      	ldr	r3, [pc, #228]	@ (8013790 <xPortStartScheduler+0x130>)
 80136ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80136ae:	697b      	ldr	r3, [r7, #20]
 80136b0:	781b      	ldrb	r3, [r3, #0]
 80136b2:	b2db      	uxtb	r3, r3
 80136b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80136b6:	697b      	ldr	r3, [r7, #20]
 80136b8:	22ff      	movs	r2, #255	@ 0xff
 80136ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80136bc:	697b      	ldr	r3, [r7, #20]
 80136be:	781b      	ldrb	r3, [r3, #0]
 80136c0:	b2db      	uxtb	r3, r3
 80136c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80136c4:	78fb      	ldrb	r3, [r7, #3]
 80136c6:	b2db      	uxtb	r3, r3
 80136c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80136cc:	b2da      	uxtb	r2, r3
 80136ce:	4b31      	ldr	r3, [pc, #196]	@ (8013794 <xPortStartScheduler+0x134>)
 80136d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80136d2:	4b31      	ldr	r3, [pc, #196]	@ (8013798 <xPortStartScheduler+0x138>)
 80136d4:	2207      	movs	r2, #7
 80136d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80136d8:	e009      	b.n	80136ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80136da:	4b2f      	ldr	r3, [pc, #188]	@ (8013798 <xPortStartScheduler+0x138>)
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	3b01      	subs	r3, #1
 80136e0:	4a2d      	ldr	r2, [pc, #180]	@ (8013798 <xPortStartScheduler+0x138>)
 80136e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80136e4:	78fb      	ldrb	r3, [r7, #3]
 80136e6:	b2db      	uxtb	r3, r3
 80136e8:	005b      	lsls	r3, r3, #1
 80136ea:	b2db      	uxtb	r3, r3
 80136ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80136ee:	78fb      	ldrb	r3, [r7, #3]
 80136f0:	b2db      	uxtb	r3, r3
 80136f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80136f6:	2b80      	cmp	r3, #128	@ 0x80
 80136f8:	d0ef      	beq.n	80136da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80136fa:	4b27      	ldr	r3, [pc, #156]	@ (8013798 <xPortStartScheduler+0x138>)
 80136fc:	681b      	ldr	r3, [r3, #0]
 80136fe:	f1c3 0307 	rsb	r3, r3, #7
 8013702:	2b04      	cmp	r3, #4
 8013704:	d00b      	beq.n	801371e <xPortStartScheduler+0xbe>
	__asm volatile
 8013706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801370a:	f383 8811 	msr	BASEPRI, r3
 801370e:	f3bf 8f6f 	isb	sy
 8013712:	f3bf 8f4f 	dsb	sy
 8013716:	60bb      	str	r3, [r7, #8]
}
 8013718:	bf00      	nop
 801371a:	bf00      	nop
 801371c:	e7fd      	b.n	801371a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801371e:	4b1e      	ldr	r3, [pc, #120]	@ (8013798 <xPortStartScheduler+0x138>)
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	021b      	lsls	r3, r3, #8
 8013724:	4a1c      	ldr	r2, [pc, #112]	@ (8013798 <xPortStartScheduler+0x138>)
 8013726:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013728:	4b1b      	ldr	r3, [pc, #108]	@ (8013798 <xPortStartScheduler+0x138>)
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013730:	4a19      	ldr	r2, [pc, #100]	@ (8013798 <xPortStartScheduler+0x138>)
 8013732:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	b2da      	uxtb	r2, r3
 8013738:	697b      	ldr	r3, [r7, #20]
 801373a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801373c:	4b17      	ldr	r3, [pc, #92]	@ (801379c <xPortStartScheduler+0x13c>)
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	4a16      	ldr	r2, [pc, #88]	@ (801379c <xPortStartScheduler+0x13c>)
 8013742:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013746:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013748:	4b14      	ldr	r3, [pc, #80]	@ (801379c <xPortStartScheduler+0x13c>)
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	4a13      	ldr	r2, [pc, #76]	@ (801379c <xPortStartScheduler+0x13c>)
 801374e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013752:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013754:	f000 f8da 	bl	801390c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013758:	4b11      	ldr	r3, [pc, #68]	@ (80137a0 <xPortStartScheduler+0x140>)
 801375a:	2200      	movs	r2, #0
 801375c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801375e:	f000 f8f9 	bl	8013954 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013762:	4b10      	ldr	r3, [pc, #64]	@ (80137a4 <xPortStartScheduler+0x144>)
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	4a0f      	ldr	r2, [pc, #60]	@ (80137a4 <xPortStartScheduler+0x144>)
 8013768:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801376c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801376e:	f7ff ff63 	bl	8013638 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013772:	f7ff fd45 	bl	8013200 <vTaskSwitchContext>
	prvTaskExitError();
 8013776:	f7ff ff1d 	bl	80135b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801377a:	2300      	movs	r3, #0
}
 801377c:	4618      	mov	r0, r3
 801377e:	3718      	adds	r7, #24
 8013780:	46bd      	mov	sp, r7
 8013782:	bd80      	pop	{r7, pc}
 8013784:	e000ed00 	.word	0xe000ed00
 8013788:	410fc271 	.word	0x410fc271
 801378c:	410fc270 	.word	0x410fc270
 8013790:	e000e400 	.word	0xe000e400
 8013794:	20001214 	.word	0x20001214
 8013798:	20001218 	.word	0x20001218
 801379c:	e000ed20 	.word	0xe000ed20
 80137a0:	200000b8 	.word	0x200000b8
 80137a4:	e000ef34 	.word	0xe000ef34

080137a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80137a8:	b480      	push	{r7}
 80137aa:	b083      	sub	sp, #12
 80137ac:	af00      	add	r7, sp, #0
	__asm volatile
 80137ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137b2:	f383 8811 	msr	BASEPRI, r3
 80137b6:	f3bf 8f6f 	isb	sy
 80137ba:	f3bf 8f4f 	dsb	sy
 80137be:	607b      	str	r3, [r7, #4]
}
 80137c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80137c2:	4b10      	ldr	r3, [pc, #64]	@ (8013804 <vPortEnterCritical+0x5c>)
 80137c4:	681b      	ldr	r3, [r3, #0]
 80137c6:	3301      	adds	r3, #1
 80137c8:	4a0e      	ldr	r2, [pc, #56]	@ (8013804 <vPortEnterCritical+0x5c>)
 80137ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80137cc:	4b0d      	ldr	r3, [pc, #52]	@ (8013804 <vPortEnterCritical+0x5c>)
 80137ce:	681b      	ldr	r3, [r3, #0]
 80137d0:	2b01      	cmp	r3, #1
 80137d2:	d110      	bne.n	80137f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80137d4:	4b0c      	ldr	r3, [pc, #48]	@ (8013808 <vPortEnterCritical+0x60>)
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	b2db      	uxtb	r3, r3
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d00b      	beq.n	80137f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80137de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137e2:	f383 8811 	msr	BASEPRI, r3
 80137e6:	f3bf 8f6f 	isb	sy
 80137ea:	f3bf 8f4f 	dsb	sy
 80137ee:	603b      	str	r3, [r7, #0]
}
 80137f0:	bf00      	nop
 80137f2:	bf00      	nop
 80137f4:	e7fd      	b.n	80137f2 <vPortEnterCritical+0x4a>
	}
}
 80137f6:	bf00      	nop
 80137f8:	370c      	adds	r7, #12
 80137fa:	46bd      	mov	sp, r7
 80137fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013800:	4770      	bx	lr
 8013802:	bf00      	nop
 8013804:	200000b8 	.word	0x200000b8
 8013808:	e000ed04 	.word	0xe000ed04

0801380c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801380c:	b480      	push	{r7}
 801380e:	b083      	sub	sp, #12
 8013810:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013812:	4b12      	ldr	r3, [pc, #72]	@ (801385c <vPortExitCritical+0x50>)
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	2b00      	cmp	r3, #0
 8013818:	d10b      	bne.n	8013832 <vPortExitCritical+0x26>
	__asm volatile
 801381a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801381e:	f383 8811 	msr	BASEPRI, r3
 8013822:	f3bf 8f6f 	isb	sy
 8013826:	f3bf 8f4f 	dsb	sy
 801382a:	607b      	str	r3, [r7, #4]
}
 801382c:	bf00      	nop
 801382e:	bf00      	nop
 8013830:	e7fd      	b.n	801382e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013832:	4b0a      	ldr	r3, [pc, #40]	@ (801385c <vPortExitCritical+0x50>)
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	3b01      	subs	r3, #1
 8013838:	4a08      	ldr	r2, [pc, #32]	@ (801385c <vPortExitCritical+0x50>)
 801383a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801383c:	4b07      	ldr	r3, [pc, #28]	@ (801385c <vPortExitCritical+0x50>)
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	2b00      	cmp	r3, #0
 8013842:	d105      	bne.n	8013850 <vPortExitCritical+0x44>
 8013844:	2300      	movs	r3, #0
 8013846:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013848:	683b      	ldr	r3, [r7, #0]
 801384a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801384e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013850:	bf00      	nop
 8013852:	370c      	adds	r7, #12
 8013854:	46bd      	mov	sp, r7
 8013856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801385a:	4770      	bx	lr
 801385c:	200000b8 	.word	0x200000b8

08013860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013860:	f3ef 8009 	mrs	r0, PSP
 8013864:	f3bf 8f6f 	isb	sy
 8013868:	4b15      	ldr	r3, [pc, #84]	@ (80138c0 <pxCurrentTCBConst>)
 801386a:	681a      	ldr	r2, [r3, #0]
 801386c:	f01e 0f10 	tst.w	lr, #16
 8013870:	bf08      	it	eq
 8013872:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013876:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801387a:	6010      	str	r0, [r2, #0]
 801387c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013880:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013884:	f380 8811 	msr	BASEPRI, r0
 8013888:	f3bf 8f4f 	dsb	sy
 801388c:	f3bf 8f6f 	isb	sy
 8013890:	f7ff fcb6 	bl	8013200 <vTaskSwitchContext>
 8013894:	f04f 0000 	mov.w	r0, #0
 8013898:	f380 8811 	msr	BASEPRI, r0
 801389c:	bc09      	pop	{r0, r3}
 801389e:	6819      	ldr	r1, [r3, #0]
 80138a0:	6808      	ldr	r0, [r1, #0]
 80138a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138a6:	f01e 0f10 	tst.w	lr, #16
 80138aa:	bf08      	it	eq
 80138ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80138b0:	f380 8809 	msr	PSP, r0
 80138b4:	f3bf 8f6f 	isb	sy
 80138b8:	4770      	bx	lr
 80138ba:	bf00      	nop
 80138bc:	f3af 8000 	nop.w

080138c0 <pxCurrentTCBConst>:
 80138c0:	200010e8 	.word	0x200010e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80138c4:	bf00      	nop
 80138c6:	bf00      	nop

080138c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80138c8:	b580      	push	{r7, lr}
 80138ca:	b082      	sub	sp, #8
 80138cc:	af00      	add	r7, sp, #0
	__asm volatile
 80138ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138d2:	f383 8811 	msr	BASEPRI, r3
 80138d6:	f3bf 8f6f 	isb	sy
 80138da:	f3bf 8f4f 	dsb	sy
 80138de:	607b      	str	r3, [r7, #4]
}
 80138e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80138e2:	f7ff fbd3 	bl	801308c <xTaskIncrementTick>
 80138e6:	4603      	mov	r3, r0
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	d003      	beq.n	80138f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80138ec:	4b06      	ldr	r3, [pc, #24]	@ (8013908 <SysTick_Handler+0x40>)
 80138ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138f2:	601a      	str	r2, [r3, #0]
 80138f4:	2300      	movs	r3, #0
 80138f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80138f8:	683b      	ldr	r3, [r7, #0]
 80138fa:	f383 8811 	msr	BASEPRI, r3
}
 80138fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013900:	bf00      	nop
 8013902:	3708      	adds	r7, #8
 8013904:	46bd      	mov	sp, r7
 8013906:	bd80      	pop	{r7, pc}
 8013908:	e000ed04 	.word	0xe000ed04

0801390c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801390c:	b480      	push	{r7}
 801390e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013910:	4b0b      	ldr	r3, [pc, #44]	@ (8013940 <vPortSetupTimerInterrupt+0x34>)
 8013912:	2200      	movs	r2, #0
 8013914:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013916:	4b0b      	ldr	r3, [pc, #44]	@ (8013944 <vPortSetupTimerInterrupt+0x38>)
 8013918:	2200      	movs	r2, #0
 801391a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801391c:	4b0a      	ldr	r3, [pc, #40]	@ (8013948 <vPortSetupTimerInterrupt+0x3c>)
 801391e:	681b      	ldr	r3, [r3, #0]
 8013920:	4a0a      	ldr	r2, [pc, #40]	@ (801394c <vPortSetupTimerInterrupt+0x40>)
 8013922:	fba2 2303 	umull	r2, r3, r2, r3
 8013926:	099b      	lsrs	r3, r3, #6
 8013928:	4a09      	ldr	r2, [pc, #36]	@ (8013950 <vPortSetupTimerInterrupt+0x44>)
 801392a:	3b01      	subs	r3, #1
 801392c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801392e:	4b04      	ldr	r3, [pc, #16]	@ (8013940 <vPortSetupTimerInterrupt+0x34>)
 8013930:	2207      	movs	r2, #7
 8013932:	601a      	str	r2, [r3, #0]
}
 8013934:	bf00      	nop
 8013936:	46bd      	mov	sp, r7
 8013938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801393c:	4770      	bx	lr
 801393e:	bf00      	nop
 8013940:	e000e010 	.word	0xe000e010
 8013944:	e000e018 	.word	0xe000e018
 8013948:	20000018 	.word	0x20000018
 801394c:	10624dd3 	.word	0x10624dd3
 8013950:	e000e014 	.word	0xe000e014

08013954 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013954:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013964 <vPortEnableVFP+0x10>
 8013958:	6801      	ldr	r1, [r0, #0]
 801395a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801395e:	6001      	str	r1, [r0, #0]
 8013960:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013962:	bf00      	nop
 8013964:	e000ed88 	.word	0xe000ed88

08013968 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013968:	b580      	push	{r7, lr}
 801396a:	b08a      	sub	sp, #40	@ 0x28
 801396c:	af00      	add	r7, sp, #0
 801396e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013970:	2300      	movs	r3, #0
 8013972:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013974:	f7ff face 	bl	8012f14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013978:	4b5c      	ldr	r3, [pc, #368]	@ (8013aec <pvPortMalloc+0x184>)
 801397a:	681b      	ldr	r3, [r3, #0]
 801397c:	2b00      	cmp	r3, #0
 801397e:	d101      	bne.n	8013984 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013980:	f000 f924 	bl	8013bcc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013984:	4b5a      	ldr	r3, [pc, #360]	@ (8013af0 <pvPortMalloc+0x188>)
 8013986:	681a      	ldr	r2, [r3, #0]
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	4013      	ands	r3, r2
 801398c:	2b00      	cmp	r3, #0
 801398e:	f040 8095 	bne.w	8013abc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	2b00      	cmp	r3, #0
 8013996:	d01e      	beq.n	80139d6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013998:	2208      	movs	r2, #8
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	4413      	add	r3, r2
 801399e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	f003 0307 	and.w	r3, r3, #7
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	d015      	beq.n	80139d6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	f023 0307 	bic.w	r3, r3, #7
 80139b0:	3308      	adds	r3, #8
 80139b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	f003 0307 	and.w	r3, r3, #7
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d00b      	beq.n	80139d6 <pvPortMalloc+0x6e>
	__asm volatile
 80139be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139c2:	f383 8811 	msr	BASEPRI, r3
 80139c6:	f3bf 8f6f 	isb	sy
 80139ca:	f3bf 8f4f 	dsb	sy
 80139ce:	617b      	str	r3, [r7, #20]
}
 80139d0:	bf00      	nop
 80139d2:	bf00      	nop
 80139d4:	e7fd      	b.n	80139d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d06f      	beq.n	8013abc <pvPortMalloc+0x154>
 80139dc:	4b45      	ldr	r3, [pc, #276]	@ (8013af4 <pvPortMalloc+0x18c>)
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	687a      	ldr	r2, [r7, #4]
 80139e2:	429a      	cmp	r2, r3
 80139e4:	d86a      	bhi.n	8013abc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80139e6:	4b44      	ldr	r3, [pc, #272]	@ (8013af8 <pvPortMalloc+0x190>)
 80139e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80139ea:	4b43      	ldr	r3, [pc, #268]	@ (8013af8 <pvPortMalloc+0x190>)
 80139ec:	681b      	ldr	r3, [r3, #0]
 80139ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80139f0:	e004      	b.n	80139fc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80139f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80139f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80139fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139fe:	685b      	ldr	r3, [r3, #4]
 8013a00:	687a      	ldr	r2, [r7, #4]
 8013a02:	429a      	cmp	r2, r3
 8013a04:	d903      	bls.n	8013a0e <pvPortMalloc+0xa6>
 8013a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d1f1      	bne.n	80139f2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013a0e:	4b37      	ldr	r3, [pc, #220]	@ (8013aec <pvPortMalloc+0x184>)
 8013a10:	681b      	ldr	r3, [r3, #0]
 8013a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013a14:	429a      	cmp	r2, r3
 8013a16:	d051      	beq.n	8013abc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013a18:	6a3b      	ldr	r3, [r7, #32]
 8013a1a:	681b      	ldr	r3, [r3, #0]
 8013a1c:	2208      	movs	r2, #8
 8013a1e:	4413      	add	r3, r2
 8013a20:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a24:	681a      	ldr	r2, [r3, #0]
 8013a26:	6a3b      	ldr	r3, [r7, #32]
 8013a28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a2c:	685a      	ldr	r2, [r3, #4]
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	1ad2      	subs	r2, r2, r3
 8013a32:	2308      	movs	r3, #8
 8013a34:	005b      	lsls	r3, r3, #1
 8013a36:	429a      	cmp	r2, r3
 8013a38:	d920      	bls.n	8013a7c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	4413      	add	r3, r2
 8013a40:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013a42:	69bb      	ldr	r3, [r7, #24]
 8013a44:	f003 0307 	and.w	r3, r3, #7
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d00b      	beq.n	8013a64 <pvPortMalloc+0xfc>
	__asm volatile
 8013a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a50:	f383 8811 	msr	BASEPRI, r3
 8013a54:	f3bf 8f6f 	isb	sy
 8013a58:	f3bf 8f4f 	dsb	sy
 8013a5c:	613b      	str	r3, [r7, #16]
}
 8013a5e:	bf00      	nop
 8013a60:	bf00      	nop
 8013a62:	e7fd      	b.n	8013a60 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a66:	685a      	ldr	r2, [r3, #4]
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	1ad2      	subs	r2, r2, r3
 8013a6c:	69bb      	ldr	r3, [r7, #24]
 8013a6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a72:	687a      	ldr	r2, [r7, #4]
 8013a74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013a76:	69b8      	ldr	r0, [r7, #24]
 8013a78:	f000 f90a 	bl	8013c90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8013af4 <pvPortMalloc+0x18c>)
 8013a7e:	681a      	ldr	r2, [r3, #0]
 8013a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a82:	685b      	ldr	r3, [r3, #4]
 8013a84:	1ad3      	subs	r3, r2, r3
 8013a86:	4a1b      	ldr	r2, [pc, #108]	@ (8013af4 <pvPortMalloc+0x18c>)
 8013a88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8013af4 <pvPortMalloc+0x18c>)
 8013a8c:	681a      	ldr	r2, [r3, #0]
 8013a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8013afc <pvPortMalloc+0x194>)
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	429a      	cmp	r2, r3
 8013a94:	d203      	bcs.n	8013a9e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013a96:	4b17      	ldr	r3, [pc, #92]	@ (8013af4 <pvPortMalloc+0x18c>)
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	4a18      	ldr	r2, [pc, #96]	@ (8013afc <pvPortMalloc+0x194>)
 8013a9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013aa0:	685a      	ldr	r2, [r3, #4]
 8013aa2:	4b13      	ldr	r3, [pc, #76]	@ (8013af0 <pvPortMalloc+0x188>)
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	431a      	orrs	r2, r3
 8013aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013aaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013aae:	2200      	movs	r2, #0
 8013ab0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013ab2:	4b13      	ldr	r3, [pc, #76]	@ (8013b00 <pvPortMalloc+0x198>)
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	3301      	adds	r3, #1
 8013ab8:	4a11      	ldr	r2, [pc, #68]	@ (8013b00 <pvPortMalloc+0x198>)
 8013aba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013abc:	f7ff fa38 	bl	8012f30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013ac0:	69fb      	ldr	r3, [r7, #28]
 8013ac2:	f003 0307 	and.w	r3, r3, #7
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d00b      	beq.n	8013ae2 <pvPortMalloc+0x17a>
	__asm volatile
 8013aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ace:	f383 8811 	msr	BASEPRI, r3
 8013ad2:	f3bf 8f6f 	isb	sy
 8013ad6:	f3bf 8f4f 	dsb	sy
 8013ada:	60fb      	str	r3, [r7, #12]
}
 8013adc:	bf00      	nop
 8013ade:	bf00      	nop
 8013ae0:	e7fd      	b.n	8013ade <pvPortMalloc+0x176>
	return pvReturn;
 8013ae2:	69fb      	ldr	r3, [r7, #28]
}
 8013ae4:	4618      	mov	r0, r3
 8013ae6:	3728      	adds	r7, #40	@ 0x28
 8013ae8:	46bd      	mov	sp, r7
 8013aea:	bd80      	pop	{r7, pc}
 8013aec:	20005224 	.word	0x20005224
 8013af0:	20005238 	.word	0x20005238
 8013af4:	20005228 	.word	0x20005228
 8013af8:	2000521c 	.word	0x2000521c
 8013afc:	2000522c 	.word	0x2000522c
 8013b00:	20005230 	.word	0x20005230

08013b04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013b04:	b580      	push	{r7, lr}
 8013b06:	b086      	sub	sp, #24
 8013b08:	af00      	add	r7, sp, #0
 8013b0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d04f      	beq.n	8013bb6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013b16:	2308      	movs	r3, #8
 8013b18:	425b      	negs	r3, r3
 8013b1a:	697a      	ldr	r2, [r7, #20]
 8013b1c:	4413      	add	r3, r2
 8013b1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013b20:	697b      	ldr	r3, [r7, #20]
 8013b22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013b24:	693b      	ldr	r3, [r7, #16]
 8013b26:	685a      	ldr	r2, [r3, #4]
 8013b28:	4b25      	ldr	r3, [pc, #148]	@ (8013bc0 <vPortFree+0xbc>)
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	4013      	ands	r3, r2
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d10b      	bne.n	8013b4a <vPortFree+0x46>
	__asm volatile
 8013b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b36:	f383 8811 	msr	BASEPRI, r3
 8013b3a:	f3bf 8f6f 	isb	sy
 8013b3e:	f3bf 8f4f 	dsb	sy
 8013b42:	60fb      	str	r3, [r7, #12]
}
 8013b44:	bf00      	nop
 8013b46:	bf00      	nop
 8013b48:	e7fd      	b.n	8013b46 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013b4a:	693b      	ldr	r3, [r7, #16]
 8013b4c:	681b      	ldr	r3, [r3, #0]
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d00b      	beq.n	8013b6a <vPortFree+0x66>
	__asm volatile
 8013b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b56:	f383 8811 	msr	BASEPRI, r3
 8013b5a:	f3bf 8f6f 	isb	sy
 8013b5e:	f3bf 8f4f 	dsb	sy
 8013b62:	60bb      	str	r3, [r7, #8]
}
 8013b64:	bf00      	nop
 8013b66:	bf00      	nop
 8013b68:	e7fd      	b.n	8013b66 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013b6a:	693b      	ldr	r3, [r7, #16]
 8013b6c:	685a      	ldr	r2, [r3, #4]
 8013b6e:	4b14      	ldr	r3, [pc, #80]	@ (8013bc0 <vPortFree+0xbc>)
 8013b70:	681b      	ldr	r3, [r3, #0]
 8013b72:	4013      	ands	r3, r2
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d01e      	beq.n	8013bb6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013b78:	693b      	ldr	r3, [r7, #16]
 8013b7a:	681b      	ldr	r3, [r3, #0]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d11a      	bne.n	8013bb6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013b80:	693b      	ldr	r3, [r7, #16]
 8013b82:	685a      	ldr	r2, [r3, #4]
 8013b84:	4b0e      	ldr	r3, [pc, #56]	@ (8013bc0 <vPortFree+0xbc>)
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	43db      	mvns	r3, r3
 8013b8a:	401a      	ands	r2, r3
 8013b8c:	693b      	ldr	r3, [r7, #16]
 8013b8e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013b90:	f7ff f9c0 	bl	8012f14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013b94:	693b      	ldr	r3, [r7, #16]
 8013b96:	685a      	ldr	r2, [r3, #4]
 8013b98:	4b0a      	ldr	r3, [pc, #40]	@ (8013bc4 <vPortFree+0xc0>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	4413      	add	r3, r2
 8013b9e:	4a09      	ldr	r2, [pc, #36]	@ (8013bc4 <vPortFree+0xc0>)
 8013ba0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013ba2:	6938      	ldr	r0, [r7, #16]
 8013ba4:	f000 f874 	bl	8013c90 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013ba8:	4b07      	ldr	r3, [pc, #28]	@ (8013bc8 <vPortFree+0xc4>)
 8013baa:	681b      	ldr	r3, [r3, #0]
 8013bac:	3301      	adds	r3, #1
 8013bae:	4a06      	ldr	r2, [pc, #24]	@ (8013bc8 <vPortFree+0xc4>)
 8013bb0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013bb2:	f7ff f9bd 	bl	8012f30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013bb6:	bf00      	nop
 8013bb8:	3718      	adds	r7, #24
 8013bba:	46bd      	mov	sp, r7
 8013bbc:	bd80      	pop	{r7, pc}
 8013bbe:	bf00      	nop
 8013bc0:	20005238 	.word	0x20005238
 8013bc4:	20005228 	.word	0x20005228
 8013bc8:	20005234 	.word	0x20005234

08013bcc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013bcc:	b480      	push	{r7}
 8013bce:	b085      	sub	sp, #20
 8013bd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013bd2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8013bd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013bd8:	4b27      	ldr	r3, [pc, #156]	@ (8013c78 <prvHeapInit+0xac>)
 8013bda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	f003 0307 	and.w	r3, r3, #7
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d00c      	beq.n	8013c00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	3307      	adds	r3, #7
 8013bea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013bec:	68fb      	ldr	r3, [r7, #12]
 8013bee:	f023 0307 	bic.w	r3, r3, #7
 8013bf2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013bf4:	68ba      	ldr	r2, [r7, #8]
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	1ad3      	subs	r3, r2, r3
 8013bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8013c78 <prvHeapInit+0xac>)
 8013bfc:	4413      	add	r3, r2
 8013bfe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013c04:	4a1d      	ldr	r2, [pc, #116]	@ (8013c7c <prvHeapInit+0xb0>)
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8013c7c <prvHeapInit+0xb0>)
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	68ba      	ldr	r2, [r7, #8]
 8013c14:	4413      	add	r3, r2
 8013c16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013c18:	2208      	movs	r2, #8
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	1a9b      	subs	r3, r3, r2
 8013c1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	f023 0307 	bic.w	r3, r3, #7
 8013c26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013c28:	68fb      	ldr	r3, [r7, #12]
 8013c2a:	4a15      	ldr	r2, [pc, #84]	@ (8013c80 <prvHeapInit+0xb4>)
 8013c2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013c2e:	4b14      	ldr	r3, [pc, #80]	@ (8013c80 <prvHeapInit+0xb4>)
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	2200      	movs	r2, #0
 8013c34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013c36:	4b12      	ldr	r3, [pc, #72]	@ (8013c80 <prvHeapInit+0xb4>)
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	2200      	movs	r2, #0
 8013c3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013c42:	683b      	ldr	r3, [r7, #0]
 8013c44:	68fa      	ldr	r2, [r7, #12]
 8013c46:	1ad2      	subs	r2, r2, r3
 8013c48:	683b      	ldr	r3, [r7, #0]
 8013c4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8013c80 <prvHeapInit+0xb4>)
 8013c4e:	681a      	ldr	r2, [r3, #0]
 8013c50:	683b      	ldr	r3, [r7, #0]
 8013c52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013c54:	683b      	ldr	r3, [r7, #0]
 8013c56:	685b      	ldr	r3, [r3, #4]
 8013c58:	4a0a      	ldr	r2, [pc, #40]	@ (8013c84 <prvHeapInit+0xb8>)
 8013c5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013c5c:	683b      	ldr	r3, [r7, #0]
 8013c5e:	685b      	ldr	r3, [r3, #4]
 8013c60:	4a09      	ldr	r2, [pc, #36]	@ (8013c88 <prvHeapInit+0xbc>)
 8013c62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013c64:	4b09      	ldr	r3, [pc, #36]	@ (8013c8c <prvHeapInit+0xc0>)
 8013c66:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013c6a:	601a      	str	r2, [r3, #0]
}
 8013c6c:	bf00      	nop
 8013c6e:	3714      	adds	r7, #20
 8013c70:	46bd      	mov	sp, r7
 8013c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c76:	4770      	bx	lr
 8013c78:	2000121c 	.word	0x2000121c
 8013c7c:	2000521c 	.word	0x2000521c
 8013c80:	20005224 	.word	0x20005224
 8013c84:	2000522c 	.word	0x2000522c
 8013c88:	20005228 	.word	0x20005228
 8013c8c:	20005238 	.word	0x20005238

08013c90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013c90:	b480      	push	{r7}
 8013c92:	b085      	sub	sp, #20
 8013c94:	af00      	add	r7, sp, #0
 8013c96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013c98:	4b28      	ldr	r3, [pc, #160]	@ (8013d3c <prvInsertBlockIntoFreeList+0xac>)
 8013c9a:	60fb      	str	r3, [r7, #12]
 8013c9c:	e002      	b.n	8013ca4 <prvInsertBlockIntoFreeList+0x14>
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	60fb      	str	r3, [r7, #12]
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	687a      	ldr	r2, [r7, #4]
 8013caa:	429a      	cmp	r2, r3
 8013cac:	d8f7      	bhi.n	8013c9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013cb2:	68fb      	ldr	r3, [r7, #12]
 8013cb4:	685b      	ldr	r3, [r3, #4]
 8013cb6:	68ba      	ldr	r2, [r7, #8]
 8013cb8:	4413      	add	r3, r2
 8013cba:	687a      	ldr	r2, [r7, #4]
 8013cbc:	429a      	cmp	r2, r3
 8013cbe:	d108      	bne.n	8013cd2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	685a      	ldr	r2, [r3, #4]
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	685b      	ldr	r3, [r3, #4]
 8013cc8:	441a      	add	r2, r3
 8013cca:	68fb      	ldr	r3, [r7, #12]
 8013ccc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	685b      	ldr	r3, [r3, #4]
 8013cda:	68ba      	ldr	r2, [r7, #8]
 8013cdc:	441a      	add	r2, r3
 8013cde:	68fb      	ldr	r3, [r7, #12]
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	429a      	cmp	r2, r3
 8013ce4:	d118      	bne.n	8013d18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	681a      	ldr	r2, [r3, #0]
 8013cea:	4b15      	ldr	r3, [pc, #84]	@ (8013d40 <prvInsertBlockIntoFreeList+0xb0>)
 8013cec:	681b      	ldr	r3, [r3, #0]
 8013cee:	429a      	cmp	r2, r3
 8013cf0:	d00d      	beq.n	8013d0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	685a      	ldr	r2, [r3, #4]
 8013cf6:	68fb      	ldr	r3, [r7, #12]
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	685b      	ldr	r3, [r3, #4]
 8013cfc:	441a      	add	r2, r3
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013d02:	68fb      	ldr	r3, [r7, #12]
 8013d04:	681b      	ldr	r3, [r3, #0]
 8013d06:	681a      	ldr	r2, [r3, #0]
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	601a      	str	r2, [r3, #0]
 8013d0c:	e008      	b.n	8013d20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8013d40 <prvInsertBlockIntoFreeList+0xb0>)
 8013d10:	681a      	ldr	r2, [r3, #0]
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	601a      	str	r2, [r3, #0]
 8013d16:	e003      	b.n	8013d20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013d18:	68fb      	ldr	r3, [r7, #12]
 8013d1a:	681a      	ldr	r2, [r3, #0]
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013d20:	68fa      	ldr	r2, [r7, #12]
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	429a      	cmp	r2, r3
 8013d26:	d002      	beq.n	8013d2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013d28:	68fb      	ldr	r3, [r7, #12]
 8013d2a:	687a      	ldr	r2, [r7, #4]
 8013d2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013d2e:	bf00      	nop
 8013d30:	3714      	adds	r7, #20
 8013d32:	46bd      	mov	sp, r7
 8013d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d38:	4770      	bx	lr
 8013d3a:	bf00      	nop
 8013d3c:	2000521c 	.word	0x2000521c
 8013d40:	20005224 	.word	0x20005224

08013d44 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013d44:	b580      	push	{r7, lr}
 8013d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013d48:	2200      	movs	r2, #0
 8013d4a:	4912      	ldr	r1, [pc, #72]	@ (8013d94 <MX_USB_DEVICE_Init+0x50>)
 8013d4c:	4812      	ldr	r0, [pc, #72]	@ (8013d98 <MX_USB_DEVICE_Init+0x54>)
 8013d4e:	f7fd fa04 	bl	801115a <USBD_Init>
 8013d52:	4603      	mov	r3, r0
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	d001      	beq.n	8013d5c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013d58:	f7ee fa56 	bl	8002208 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8013d5c:	490f      	ldr	r1, [pc, #60]	@ (8013d9c <MX_USB_DEVICE_Init+0x58>)
 8013d5e:	480e      	ldr	r0, [pc, #56]	@ (8013d98 <MX_USB_DEVICE_Init+0x54>)
 8013d60:	f7fd fa2b 	bl	80111ba <USBD_RegisterClass>
 8013d64:	4603      	mov	r3, r0
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d001      	beq.n	8013d6e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013d6a:	f7ee fa4d 	bl	8002208 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8013d6e:	490c      	ldr	r1, [pc, #48]	@ (8013da0 <MX_USB_DEVICE_Init+0x5c>)
 8013d70:	4809      	ldr	r0, [pc, #36]	@ (8013d98 <MX_USB_DEVICE_Init+0x54>)
 8013d72:	f7fb fca9 	bl	800f6c8 <USBD_MSC_RegisterStorage>
 8013d76:	4603      	mov	r3, r0
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d001      	beq.n	8013d80 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013d7c:	f7ee fa44 	bl	8002208 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013d80:	4805      	ldr	r0, [pc, #20]	@ (8013d98 <MX_USB_DEVICE_Init+0x54>)
 8013d82:	f7fd fa50 	bl	8011226 <USBD_Start>
 8013d86:	4603      	mov	r3, r0
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	d001      	beq.n	8013d90 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013d8c:	f7ee fa3c 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013d90:	bf00      	nop
 8013d92:	bd80      	pop	{r7, pc}
 8013d94:	200000bc 	.word	0x200000bc
 8013d98:	2000523c 	.word	0x2000523c
 8013d9c:	20000038 	.word	0x20000038
 8013da0:	2000011c 	.word	0x2000011c

08013da4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013da4:	b480      	push	{r7}
 8013da6:	b083      	sub	sp, #12
 8013da8:	af00      	add	r7, sp, #0
 8013daa:	4603      	mov	r3, r0
 8013dac:	6039      	str	r1, [r7, #0]
 8013dae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013db0:	683b      	ldr	r3, [r7, #0]
 8013db2:	2212      	movs	r2, #18
 8013db4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8013db6:	4b03      	ldr	r3, [pc, #12]	@ (8013dc4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8013db8:	4618      	mov	r0, r3
 8013dba:	370c      	adds	r7, #12
 8013dbc:	46bd      	mov	sp, r7
 8013dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dc2:	4770      	bx	lr
 8013dc4:	200000dc 	.word	0x200000dc

08013dc8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013dc8:	b480      	push	{r7}
 8013dca:	b083      	sub	sp, #12
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	4603      	mov	r3, r0
 8013dd0:	6039      	str	r1, [r7, #0]
 8013dd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013dd4:	683b      	ldr	r3, [r7, #0]
 8013dd6:	2204      	movs	r2, #4
 8013dd8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013dda:	4b03      	ldr	r3, [pc, #12]	@ (8013de8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	370c      	adds	r7, #12
 8013de0:	46bd      	mov	sp, r7
 8013de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de6:	4770      	bx	lr
 8013de8:	200000fc 	.word	0x200000fc

08013dec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013dec:	b580      	push	{r7, lr}
 8013dee:	b082      	sub	sp, #8
 8013df0:	af00      	add	r7, sp, #0
 8013df2:	4603      	mov	r3, r0
 8013df4:	6039      	str	r1, [r7, #0]
 8013df6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013df8:	79fb      	ldrb	r3, [r7, #7]
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d105      	bne.n	8013e0a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013dfe:	683a      	ldr	r2, [r7, #0]
 8013e00:	4907      	ldr	r1, [pc, #28]	@ (8013e20 <USBD_FS_ProductStrDescriptor+0x34>)
 8013e02:	4808      	ldr	r0, [pc, #32]	@ (8013e24 <USBD_FS_ProductStrDescriptor+0x38>)
 8013e04:	f7fe fb58 	bl	80124b8 <USBD_GetString>
 8013e08:	e004      	b.n	8013e14 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013e0a:	683a      	ldr	r2, [r7, #0]
 8013e0c:	4904      	ldr	r1, [pc, #16]	@ (8013e20 <USBD_FS_ProductStrDescriptor+0x34>)
 8013e0e:	4805      	ldr	r0, [pc, #20]	@ (8013e24 <USBD_FS_ProductStrDescriptor+0x38>)
 8013e10:	f7fe fb52 	bl	80124b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013e14:	4b02      	ldr	r3, [pc, #8]	@ (8013e20 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013e16:	4618      	mov	r0, r3
 8013e18:	3708      	adds	r7, #8
 8013e1a:	46bd      	mov	sp, r7
 8013e1c:	bd80      	pop	{r7, pc}
 8013e1e:	bf00      	nop
 8013e20:	20005518 	.word	0x20005518
 8013e24:	08019478 	.word	0x08019478

08013e28 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e28:	b580      	push	{r7, lr}
 8013e2a:	b082      	sub	sp, #8
 8013e2c:	af00      	add	r7, sp, #0
 8013e2e:	4603      	mov	r3, r0
 8013e30:	6039      	str	r1, [r7, #0]
 8013e32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013e34:	683a      	ldr	r2, [r7, #0]
 8013e36:	4904      	ldr	r1, [pc, #16]	@ (8013e48 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013e38:	4804      	ldr	r0, [pc, #16]	@ (8013e4c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8013e3a:	f7fe fb3d 	bl	80124b8 <USBD_GetString>
  return USBD_StrDesc;
 8013e3e:	4b02      	ldr	r3, [pc, #8]	@ (8013e48 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8013e40:	4618      	mov	r0, r3
 8013e42:	3708      	adds	r7, #8
 8013e44:	46bd      	mov	sp, r7
 8013e46:	bd80      	pop	{r7, pc}
 8013e48:	20005518 	.word	0x20005518
 8013e4c:	0801948c 	.word	0x0801948c

08013e50 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e50:	b580      	push	{r7, lr}
 8013e52:	b082      	sub	sp, #8
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	4603      	mov	r3, r0
 8013e58:	6039      	str	r1, [r7, #0]
 8013e5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013e5c:	683b      	ldr	r3, [r7, #0]
 8013e5e:	221a      	movs	r2, #26
 8013e60:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8013e62:	f000 f855 	bl	8013f10 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8013e66:	4b02      	ldr	r3, [pc, #8]	@ (8013e70 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8013e68:	4618      	mov	r0, r3
 8013e6a:	3708      	adds	r7, #8
 8013e6c:	46bd      	mov	sp, r7
 8013e6e:	bd80      	pop	{r7, pc}
 8013e70:	20000100 	.word	0x20000100

08013e74 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e74:	b580      	push	{r7, lr}
 8013e76:	b082      	sub	sp, #8
 8013e78:	af00      	add	r7, sp, #0
 8013e7a:	4603      	mov	r3, r0
 8013e7c:	6039      	str	r1, [r7, #0]
 8013e7e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8013e80:	79fb      	ldrb	r3, [r7, #7]
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d105      	bne.n	8013e92 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013e86:	683a      	ldr	r2, [r7, #0]
 8013e88:	4907      	ldr	r1, [pc, #28]	@ (8013ea8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8013e8a:	4808      	ldr	r0, [pc, #32]	@ (8013eac <USBD_FS_ConfigStrDescriptor+0x38>)
 8013e8c:	f7fe fb14 	bl	80124b8 <USBD_GetString>
 8013e90:	e004      	b.n	8013e9c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013e92:	683a      	ldr	r2, [r7, #0]
 8013e94:	4904      	ldr	r1, [pc, #16]	@ (8013ea8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8013e96:	4805      	ldr	r0, [pc, #20]	@ (8013eac <USBD_FS_ConfigStrDescriptor+0x38>)
 8013e98:	f7fe fb0e 	bl	80124b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013e9c:	4b02      	ldr	r3, [pc, #8]	@ (8013ea8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8013e9e:	4618      	mov	r0, r3
 8013ea0:	3708      	adds	r7, #8
 8013ea2:	46bd      	mov	sp, r7
 8013ea4:	bd80      	pop	{r7, pc}
 8013ea6:	bf00      	nop
 8013ea8:	20005518 	.word	0x20005518
 8013eac:	080194a0 	.word	0x080194a0

08013eb0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013eb0:	b580      	push	{r7, lr}
 8013eb2:	b082      	sub	sp, #8
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	4603      	mov	r3, r0
 8013eb8:	6039      	str	r1, [r7, #0]
 8013eba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013ebc:	79fb      	ldrb	r3, [r7, #7]
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d105      	bne.n	8013ece <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013ec2:	683a      	ldr	r2, [r7, #0]
 8013ec4:	4907      	ldr	r1, [pc, #28]	@ (8013ee4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013ec6:	4808      	ldr	r0, [pc, #32]	@ (8013ee8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013ec8:	f7fe faf6 	bl	80124b8 <USBD_GetString>
 8013ecc:	e004      	b.n	8013ed8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013ece:	683a      	ldr	r2, [r7, #0]
 8013ed0:	4904      	ldr	r1, [pc, #16]	@ (8013ee4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013ed2:	4805      	ldr	r0, [pc, #20]	@ (8013ee8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013ed4:	f7fe faf0 	bl	80124b8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013ed8:	4b02      	ldr	r3, [pc, #8]	@ (8013ee4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8013eda:	4618      	mov	r0, r3
 8013edc:	3708      	adds	r7, #8
 8013ede:	46bd      	mov	sp, r7
 8013ee0:	bd80      	pop	{r7, pc}
 8013ee2:	bf00      	nop
 8013ee4:	20005518 	.word	0x20005518
 8013ee8:	080194ac 	.word	0x080194ac

08013eec <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013eec:	b480      	push	{r7}
 8013eee:	b083      	sub	sp, #12
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	4603      	mov	r3, r0
 8013ef4:	6039      	str	r1, [r7, #0]
 8013ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8013ef8:	683b      	ldr	r3, [r7, #0]
 8013efa:	220c      	movs	r2, #12
 8013efc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8013efe:	4b03      	ldr	r3, [pc, #12]	@ (8013f0c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8013f00:	4618      	mov	r0, r3
 8013f02:	370c      	adds	r7, #12
 8013f04:	46bd      	mov	sp, r7
 8013f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f0a:	4770      	bx	lr
 8013f0c:	200000f0 	.word	0x200000f0

08013f10 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013f10:	b580      	push	{r7, lr}
 8013f12:	b084      	sub	sp, #16
 8013f14:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013f16:	4b0f      	ldr	r3, [pc, #60]	@ (8013f54 <Get_SerialNum+0x44>)
 8013f18:	681b      	ldr	r3, [r3, #0]
 8013f1a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8013f58 <Get_SerialNum+0x48>)
 8013f1e:	681b      	ldr	r3, [r3, #0]
 8013f20:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013f22:	4b0e      	ldr	r3, [pc, #56]	@ (8013f5c <Get_SerialNum+0x4c>)
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013f28:	68fa      	ldr	r2, [r7, #12]
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	4413      	add	r3, r2
 8013f2e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013f30:	68fb      	ldr	r3, [r7, #12]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d009      	beq.n	8013f4a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013f36:	2208      	movs	r2, #8
 8013f38:	4909      	ldr	r1, [pc, #36]	@ (8013f60 <Get_SerialNum+0x50>)
 8013f3a:	68f8      	ldr	r0, [r7, #12]
 8013f3c:	f000 f814 	bl	8013f68 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013f40:	2204      	movs	r2, #4
 8013f42:	4908      	ldr	r1, [pc, #32]	@ (8013f64 <Get_SerialNum+0x54>)
 8013f44:	68b8      	ldr	r0, [r7, #8]
 8013f46:	f000 f80f 	bl	8013f68 <IntToUnicode>
  }
}
 8013f4a:	bf00      	nop
 8013f4c:	3710      	adds	r7, #16
 8013f4e:	46bd      	mov	sp, r7
 8013f50:	bd80      	pop	{r7, pc}
 8013f52:	bf00      	nop
 8013f54:	1fff7590 	.word	0x1fff7590
 8013f58:	1fff7594 	.word	0x1fff7594
 8013f5c:	1fff7598 	.word	0x1fff7598
 8013f60:	20000102 	.word	0x20000102
 8013f64:	20000112 	.word	0x20000112

08013f68 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013f68:	b480      	push	{r7}
 8013f6a:	b087      	sub	sp, #28
 8013f6c:	af00      	add	r7, sp, #0
 8013f6e:	60f8      	str	r0, [r7, #12]
 8013f70:	60b9      	str	r1, [r7, #8]
 8013f72:	4613      	mov	r3, r2
 8013f74:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013f76:	2300      	movs	r3, #0
 8013f78:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013f7a:	2300      	movs	r3, #0
 8013f7c:	75fb      	strb	r3, [r7, #23]
 8013f7e:	e027      	b.n	8013fd0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013f80:	68fb      	ldr	r3, [r7, #12]
 8013f82:	0f1b      	lsrs	r3, r3, #28
 8013f84:	2b09      	cmp	r3, #9
 8013f86:	d80b      	bhi.n	8013fa0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013f88:	68fb      	ldr	r3, [r7, #12]
 8013f8a:	0f1b      	lsrs	r3, r3, #28
 8013f8c:	b2da      	uxtb	r2, r3
 8013f8e:	7dfb      	ldrb	r3, [r7, #23]
 8013f90:	005b      	lsls	r3, r3, #1
 8013f92:	4619      	mov	r1, r3
 8013f94:	68bb      	ldr	r3, [r7, #8]
 8013f96:	440b      	add	r3, r1
 8013f98:	3230      	adds	r2, #48	@ 0x30
 8013f9a:	b2d2      	uxtb	r2, r2
 8013f9c:	701a      	strb	r2, [r3, #0]
 8013f9e:	e00a      	b.n	8013fb6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	0f1b      	lsrs	r3, r3, #28
 8013fa4:	b2da      	uxtb	r2, r3
 8013fa6:	7dfb      	ldrb	r3, [r7, #23]
 8013fa8:	005b      	lsls	r3, r3, #1
 8013faa:	4619      	mov	r1, r3
 8013fac:	68bb      	ldr	r3, [r7, #8]
 8013fae:	440b      	add	r3, r1
 8013fb0:	3237      	adds	r2, #55	@ 0x37
 8013fb2:	b2d2      	uxtb	r2, r2
 8013fb4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8013fb6:	68fb      	ldr	r3, [r7, #12]
 8013fb8:	011b      	lsls	r3, r3, #4
 8013fba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013fbc:	7dfb      	ldrb	r3, [r7, #23]
 8013fbe:	005b      	lsls	r3, r3, #1
 8013fc0:	3301      	adds	r3, #1
 8013fc2:	68ba      	ldr	r2, [r7, #8]
 8013fc4:	4413      	add	r3, r2
 8013fc6:	2200      	movs	r2, #0
 8013fc8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013fca:	7dfb      	ldrb	r3, [r7, #23]
 8013fcc:	3301      	adds	r3, #1
 8013fce:	75fb      	strb	r3, [r7, #23]
 8013fd0:	7dfa      	ldrb	r2, [r7, #23]
 8013fd2:	79fb      	ldrb	r3, [r7, #7]
 8013fd4:	429a      	cmp	r2, r3
 8013fd6:	d3d3      	bcc.n	8013f80 <IntToUnicode+0x18>
  }
}
 8013fd8:	bf00      	nop
 8013fda:	bf00      	nop
 8013fdc:	371c      	adds	r7, #28
 8013fde:	46bd      	mov	sp, r7
 8013fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fe4:	4770      	bx	lr

08013fe6 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 8013fe6:	b480      	push	{r7}
 8013fe8:	b083      	sub	sp, #12
 8013fea:	af00      	add	r7, sp, #0
 8013fec:	4603      	mov	r3, r0
 8013fee:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 8013ff0:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8013ff2:	4618      	mov	r0, r3
 8013ff4:	370c      	adds	r7, #12
 8013ff6:	46bd      	mov	sp, r7
 8013ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ffc:	4770      	bx	lr

08013ffe <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8013ffe:	b480      	push	{r7}
 8014000:	b085      	sub	sp, #20
 8014002:	af00      	add	r7, sp, #0
 8014004:	4603      	mov	r3, r0
 8014006:	60b9      	str	r1, [r7, #8]
 8014008:	607a      	str	r2, [r7, #4]
 801400a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR-1;
 801400c:	68bb      	ldr	r3, [r7, #8]
 801400e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014012:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801401a:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 801401c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801401e:	4618      	mov	r0, r3
 8014020:	3714      	adds	r7, #20
 8014022:	46bd      	mov	sp, r7
 8014024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014028:	4770      	bx	lr

0801402a <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 801402a:	b480      	push	{r7}
 801402c:	b083      	sub	sp, #12
 801402e:	af00      	add	r7, sp, #0
 8014030:	4603      	mov	r3, r0
 8014032:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8014034:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8014036:	4618      	mov	r0, r3
 8014038:	370c      	adds	r7, #12
 801403a:	46bd      	mov	sp, r7
 801403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014040:	4770      	bx	lr

08014042 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8014042:	b480      	push	{r7}
 8014044:	b083      	sub	sp, #12
 8014046:	af00      	add	r7, sp, #0
 8014048:	4603      	mov	r3, r0
 801404a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 801404c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801404e:	4618      	mov	r0, r3
 8014050:	370c      	adds	r7, #12
 8014052:	46bd      	mov	sp, r7
 8014054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014058:	4770      	bx	lr
	...

0801405c <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b08a      	sub	sp, #40	@ 0x28
 8014060:	af02      	add	r7, sp, #8
 8014062:	60b9      	str	r1, [r7, #8]
 8014064:	607a      	str	r2, [r7, #4]
 8014066:	461a      	mov	r2, r3
 8014068:	4603      	mov	r3, r0
 801406a:	73fb      	strb	r3, [r7, #15]
 801406c:	4613      	mov	r3, r2
 801406e:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	  for (uint32_t i = 0; i < blk_len; i++)
 8014070:	2300      	movs	r3, #0
 8014072:	61fb      	str	r3, [r7, #28]
 8014074:	e034      	b.n	80140e0 <STORAGE_Read_FS+0x84>
	  {
	    uint32_t logical_block = blk_addr + i;
 8014076:	687a      	ldr	r2, [r7, #4]
 8014078:	69fb      	ldr	r3, [r7, #28]
 801407a:	4413      	add	r3, r2
 801407c:	61bb      	str	r3, [r7, #24]
	    uint32_t page_index    = logical_block * 2;
 801407e:	69bb      	ldr	r3, [r7, #24]
 8014080:	005b      	lsls	r3, r3, #1
 8014082:	617b      	str	r3, [r7, #20]

	    // 1er 256
	    if (SPIF_ReadPage(&hspif1, page_index,(uint8_t *) buf+i * 512, 256, 0) != true)
 8014084:	69fb      	ldr	r3, [r7, #28]
 8014086:	025b      	lsls	r3, r3, #9
 8014088:	68ba      	ldr	r2, [r7, #8]
 801408a:	441a      	add	r2, r3
 801408c:	2300      	movs	r3, #0
 801408e:	9300      	str	r3, [sp, #0]
 8014090:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014094:	6979      	ldr	r1, [r7, #20]
 8014096:	4817      	ldr	r0, [pc, #92]	@ (80140f4 <STORAGE_Read_FS+0x98>)
 8014098:	f7f1 f9c1 	bl	800541e <SPIF_ReadPage>
 801409c:	4603      	mov	r3, r0
 801409e:	f083 0301 	eor.w	r3, r3, #1
 80140a2:	b2db      	uxtb	r3, r3
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d001      	beq.n	80140ac <STORAGE_Read_FS+0x50>
	      return USBD_FAIL;
 80140a8:	2303      	movs	r3, #3
 80140aa:	e01e      	b.n	80140ea <STORAGE_Read_FS+0x8e>

	    // 2me 256
	    if (SPIF_ReadPage(&hspif1, page_index + 1,(uint8_t *) buf + i * 512 + 256, 256, 0) != true)
 80140ac:	697b      	ldr	r3, [r7, #20]
 80140ae:	1c59      	adds	r1, r3, #1
 80140b0:	69fb      	ldr	r3, [r7, #28]
 80140b2:	025b      	lsls	r3, r3, #9
 80140b4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80140b8:	68ba      	ldr	r2, [r7, #8]
 80140ba:	441a      	add	r2, r3
 80140bc:	2300      	movs	r3, #0
 80140be:	9300      	str	r3, [sp, #0]
 80140c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80140c4:	480b      	ldr	r0, [pc, #44]	@ (80140f4 <STORAGE_Read_FS+0x98>)
 80140c6:	f7f1 f9aa 	bl	800541e <SPIF_ReadPage>
 80140ca:	4603      	mov	r3, r0
 80140cc:	f083 0301 	eor.w	r3, r3, #1
 80140d0:	b2db      	uxtb	r3, r3
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	d001      	beq.n	80140da <STORAGE_Read_FS+0x7e>
	      return USBD_FAIL;
 80140d6:	2303      	movs	r3, #3
 80140d8:	e007      	b.n	80140ea <STORAGE_Read_FS+0x8e>
	  for (uint32_t i = 0; i < blk_len; i++)
 80140da:	69fb      	ldr	r3, [r7, #28]
 80140dc:	3301      	adds	r3, #1
 80140de:	61fb      	str	r3, [r7, #28]
 80140e0:	89bb      	ldrh	r3, [r7, #12]
 80140e2:	69fa      	ldr	r2, [r7, #28]
 80140e4:	429a      	cmp	r2, r3
 80140e6:	d3c6      	bcc.n	8014076 <STORAGE_Read_FS+0x1a>
	  }
	  return USBD_OK;
 80140e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80140ea:	4618      	mov	r0, r3
 80140ec:	3720      	adds	r7, #32
 80140ee:	46bd      	mov	sp, r7
 80140f0:	bd80      	pop	{r7, pc}
 80140f2:	bf00      	nop
 80140f4:	20000a04 	.word	0x20000a04

080140f8 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 80140f8:	b580      	push	{r7, lr}
 80140fa:	b090      	sub	sp, #64	@ 0x40
 80140fc:	af02      	add	r7, sp, #8
 80140fe:	60b9      	str	r1, [r7, #8]
 8014100:	607a      	str	r2, [r7, #4]
 8014102:	461a      	mov	r2, r3
 8014104:	4603      	mov	r3, r0
 8014106:	73fb      	strb	r3, [r7, #15]
 8014108:	4613      	mov	r3, r2
 801410a:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
    uint32_t first_blk = blk_addr;
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t last_blk  = blk_addr + blk_len - 1;
 8014110:	89ba      	ldrh	r2, [r7, #12]
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	4413      	add	r3, r2
 8014116:	3b01      	subs	r3, #1
 8014118:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while (first_blk <= last_blk)
 801411a:	e060      	b.n	80141de <STORAGE_Write_FS+0xe6>
    {
        uint32_t sector_idx      = first_blk / 8;          // 8 blocs de 512 par secteur
 801411c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801411e:	08db      	lsrs	r3, r3, #3
 8014120:	62bb      	str	r3, [r7, #40]	@ 0x28
        uint32_t first_blk_in_se = sector_idx * 8;
 8014122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014124:	00db      	lsls	r3, r3, #3
 8014126:	627b      	str	r3, [r7, #36]	@ 0x24
        uint32_t last_blk_in_se  = first_blk_in_se + 7;
 8014128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801412a:	3307      	adds	r3, #7
 801412c:	623b      	str	r3, [r7, #32]

        // bornes dans ce secteur
        uint32_t blk_start = first_blk;
 801412e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014130:	61fb      	str	r3, [r7, #28]
        uint32_t blk_end   = (last_blk < last_blk_in_se) ? last_blk : last_blk_in_se;
 8014132:	6a3a      	ldr	r2, [r7, #32]
 8014134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014136:	4293      	cmp	r3, r2
 8014138:	bf28      	it	cs
 801413a:	4613      	movcs	r3, r2
 801413c:	61bb      	str	r3, [r7, #24]

        // 1) lire le secteur complet
        if (!SPIF_ReadSector(&hspif1, sector_idx, sector_buffer, 4096, 0)){
 801413e:	2300      	movs	r3, #0
 8014140:	9300      	str	r3, [sp, #0]
 8014142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8014146:	4a2a      	ldr	r2, [pc, #168]	@ (80141f0 <STORAGE_Write_FS+0xf8>)
 8014148:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801414a:	482a      	ldr	r0, [pc, #168]	@ (80141f4 <STORAGE_Write_FS+0xfc>)
 801414c:	f7f1 f992 	bl	8005474 <SPIF_ReadSector>
 8014150:	4603      	mov	r3, r0
 8014152:	f083 0301 	eor.w	r3, r3, #1
 8014156:	b2db      	uxtb	r3, r3
 8014158:	2b00      	cmp	r3, #0
 801415a:	d001      	beq.n	8014160 <STORAGE_Write_FS+0x68>
            return USBD_FAIL;
 801415c:	2303      	movs	r3, #3
 801415e:	e043      	b.n	80141e8 <STORAGE_Write_FS+0xf0>
        }

        // 2) pour tous les blocs de ce secteur, patcher les 512B
        for (uint32_t b = blk_start; b <= blk_end; b++)
 8014160:	69fb      	ldr	r3, [r7, #28]
 8014162:	633b      	str	r3, [r7, #48]	@ 0x30
 8014164:	e017      	b.n	8014196 <STORAGE_Write_FS+0x9e>
        {
            uint32_t offset_in_sector = (b % 8) * STORAGE_BLK_SIZ;
 8014166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014168:	f003 0307 	and.w	r3, r3, #7
 801416c:	025b      	lsls	r3, r3, #9
 801416e:	617b      	str	r3, [r7, #20]
            uint32_t buf_index        = (b - blk_addr) * STORAGE_BLK_SIZ;
 8014170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	1ad3      	subs	r3, r2, r3
 8014176:	025b      	lsls	r3, r3, #9
 8014178:	613b      	str	r3, [r7, #16]

            memcpy(sector_buffer + offset_in_sector,buf + buf_index,STORAGE_BLK_SIZ);
 801417a:	697b      	ldr	r3, [r7, #20]
 801417c:	4a1c      	ldr	r2, [pc, #112]	@ (80141f0 <STORAGE_Write_FS+0xf8>)
 801417e:	1898      	adds	r0, r3, r2
 8014180:	68ba      	ldr	r2, [r7, #8]
 8014182:	693b      	ldr	r3, [r7, #16]
 8014184:	4413      	add	r3, r2
 8014186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801418a:	4619      	mov	r1, r3
 801418c:	f001 fc9b 	bl	8015ac6 <memcpy>
        for (uint32_t b = blk_start; b <= blk_end; b++)
 8014190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014192:	3301      	adds	r3, #1
 8014194:	633b      	str	r3, [r7, #48]	@ 0x30
 8014196:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014198:	69bb      	ldr	r3, [r7, #24]
 801419a:	429a      	cmp	r2, r3
 801419c:	d9e3      	bls.n	8014166 <STORAGE_Write_FS+0x6e>
        }

        // 3) effacer secteur
        if (!SPIF_EraseSector(&hspif1, sector_idx)){
 801419e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80141a0:	4814      	ldr	r0, [pc, #80]	@ (80141f4 <STORAGE_Write_FS+0xfc>)
 80141a2:	f7f1 f84f 	bl	8005244 <SPIF_EraseSector>
 80141a6:	4603      	mov	r3, r0
 80141a8:	f083 0301 	eor.w	r3, r3, #1
 80141ac:	b2db      	uxtb	r3, r3
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d001      	beq.n	80141b6 <STORAGE_Write_FS+0xbe>
            return USBD_FAIL;
 80141b2:	2303      	movs	r3, #3
 80141b4:	e018      	b.n	80141e8 <STORAGE_Write_FS+0xf0>
        }

        // 4) rcrire secteur complet
        if (!SPIF_WriteSector(&hspif1, sector_idx, sector_buffer, 4096, 0)){
 80141b6:	2300      	movs	r3, #0
 80141b8:	9300      	str	r3, [sp, #0]
 80141ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80141be:	4a0c      	ldr	r2, [pc, #48]	@ (80141f0 <STORAGE_Write_FS+0xf8>)
 80141c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80141c2:	480c      	ldr	r0, [pc, #48]	@ (80141f4 <STORAGE_Write_FS+0xfc>)
 80141c4:	f7f1 f8c1 	bl	800534a <SPIF_WriteSector>
 80141c8:	4603      	mov	r3, r0
 80141ca:	f083 0301 	eor.w	r3, r3, #1
 80141ce:	b2db      	uxtb	r3, r3
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d001      	beq.n	80141d8 <STORAGE_Write_FS+0xe0>
            return USBD_FAIL;
 80141d4:	2303      	movs	r3, #3
 80141d6:	e007      	b.n	80141e8 <STORAGE_Write_FS+0xf0>
        }

        // passer au premier bloc du secteur suivant
        first_blk = blk_end + 1;
 80141d8:	69bb      	ldr	r3, [r7, #24]
 80141da:	3301      	adds	r3, #1
 80141dc:	637b      	str	r3, [r7, #52]	@ 0x34
    while (first_blk <= last_blk)
 80141de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80141e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141e2:	429a      	cmp	r2, r3
 80141e4:	d99a      	bls.n	801411c <STORAGE_Write_FS+0x24>
    }

    return USBD_OK;
 80141e6:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 80141e8:	4618      	mov	r0, r3
 80141ea:	3738      	adds	r7, #56	@ 0x38
 80141ec:	46bd      	mov	sp, r7
 80141ee:	bd80      	pop	{r7, pc}
 80141f0:	20005718 	.word	0x20005718
 80141f4:	20000a04 	.word	0x20000a04

080141f8 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 80141f8:	b480      	push	{r7}
 80141fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 80141fc:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80141fe:	4618      	mov	r0, r3
 8014200:	46bd      	mov	sp, r7
 8014202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014206:	4770      	bx	lr

08014208 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014208:	b580      	push	{r7, lr}
 801420a:	b098      	sub	sp, #96	@ 0x60
 801420c:	af00      	add	r7, sp, #0
 801420e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8014210:	f107 030c 	add.w	r3, r7, #12
 8014214:	2254      	movs	r2, #84	@ 0x54
 8014216:	2100      	movs	r1, #0
 8014218:	4618      	mov	r0, r3
 801421a:	f001 fb76 	bl	801590a <memset>
  if(pcdHandle->Instance==USB)
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	681b      	ldr	r3, [r3, #0]
 8014222:	4a15      	ldr	r2, [pc, #84]	@ (8014278 <HAL_PCD_MspInit+0x70>)
 8014224:	4293      	cmp	r3, r2
 8014226:	d122      	bne.n	801426e <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8014228:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801422c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801422e:	2300      	movs	r3, #0
 8014230:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8014232:	f107 030c 	add.w	r3, r7, #12
 8014236:	4618      	mov	r0, r3
 8014238:	f7f6 f984 	bl	800a544 <HAL_RCCEx_PeriphCLKConfig>
 801423c:	4603      	mov	r3, r0
 801423e:	2b00      	cmp	r3, #0
 8014240:	d001      	beq.n	8014246 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8014242:	f7ed ffe1 	bl	8002208 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8014246:	4b0d      	ldr	r3, [pc, #52]	@ (801427c <HAL_PCD_MspInit+0x74>)
 8014248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801424a:	4a0c      	ldr	r2, [pc, #48]	@ (801427c <HAL_PCD_MspInit+0x74>)
 801424c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8014250:	6593      	str	r3, [r2, #88]	@ 0x58
 8014252:	4b0a      	ldr	r3, [pc, #40]	@ (801427c <HAL_PCD_MspInit+0x74>)
 8014254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014256:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801425a:	60bb      	str	r3, [r7, #8]
 801425c:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 5, 0);
 801425e:	2200      	movs	r2, #0
 8014260:	2105      	movs	r1, #5
 8014262:	2043      	movs	r0, #67	@ 0x43
 8014264:	f7f2 fb4a 	bl	80068fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8014268:	2043      	movs	r0, #67	@ 0x43
 801426a:	f7f2 fb63 	bl	8006934 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801426e:	bf00      	nop
 8014270:	3760      	adds	r7, #96	@ 0x60
 8014272:	46bd      	mov	sp, r7
 8014274:	bd80      	pop	{r7, pc}
 8014276:	bf00      	nop
 8014278:	40006800 	.word	0x40006800
 801427c:	40021000 	.word	0x40021000

08014280 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014280:	b580      	push	{r7, lr}
 8014282:	b082      	sub	sp, #8
 8014284:	af00      	add	r7, sp, #0
 8014286:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8014294:	4619      	mov	r1, r3
 8014296:	4610      	mov	r0, r2
 8014298:	f7fd f812 	bl	80112c0 <USBD_LL_SetupStage>
}
 801429c:	bf00      	nop
 801429e:	3708      	adds	r7, #8
 80142a0:	46bd      	mov	sp, r7
 80142a2:	bd80      	pop	{r7, pc}

080142a4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b082      	sub	sp, #8
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
 80142ac:	460b      	mov	r3, r1
 80142ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 80142b6:	78fa      	ldrb	r2, [r7, #3]
 80142b8:	6879      	ldr	r1, [r7, #4]
 80142ba:	4613      	mov	r3, r2
 80142bc:	009b      	lsls	r3, r3, #2
 80142be:	4413      	add	r3, r2
 80142c0:	00db      	lsls	r3, r3, #3
 80142c2:	440b      	add	r3, r1
 80142c4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80142c8:	681a      	ldr	r2, [r3, #0]
 80142ca:	78fb      	ldrb	r3, [r7, #3]
 80142cc:	4619      	mov	r1, r3
 80142ce:	f7fd f84c 	bl	801136a <USBD_LL_DataOutStage>
}
 80142d2:	bf00      	nop
 80142d4:	3708      	adds	r7, #8
 80142d6:	46bd      	mov	sp, r7
 80142d8:	bd80      	pop	{r7, pc}

080142da <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80142da:	b580      	push	{r7, lr}
 80142dc:	b082      	sub	sp, #8
 80142de:	af00      	add	r7, sp, #0
 80142e0:	6078      	str	r0, [r7, #4]
 80142e2:	460b      	mov	r3, r1
 80142e4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 80142ec:	78fa      	ldrb	r2, [r7, #3]
 80142ee:	6879      	ldr	r1, [r7, #4]
 80142f0:	4613      	mov	r3, r2
 80142f2:	009b      	lsls	r3, r3, #2
 80142f4:	4413      	add	r3, r2
 80142f6:	00db      	lsls	r3, r3, #3
 80142f8:	440b      	add	r3, r1
 80142fa:	3324      	adds	r3, #36	@ 0x24
 80142fc:	681a      	ldr	r2, [r3, #0]
 80142fe:	78fb      	ldrb	r3, [r7, #3]
 8014300:	4619      	mov	r1, r3
 8014302:	f7fd f8e5 	bl	80114d0 <USBD_LL_DataInStage>
}
 8014306:	bf00      	nop
 8014308:	3708      	adds	r7, #8
 801430a:	46bd      	mov	sp, r7
 801430c:	bd80      	pop	{r7, pc}

0801430e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801430e:	b580      	push	{r7, lr}
 8014310:	b082      	sub	sp, #8
 8014312:	af00      	add	r7, sp, #0
 8014314:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 801431c:	4618      	mov	r0, r3
 801431e:	f7fd fa1f 	bl	8011760 <USBD_LL_SOF>
}
 8014322:	bf00      	nop
 8014324:	3708      	adds	r7, #8
 8014326:	46bd      	mov	sp, r7
 8014328:	bd80      	pop	{r7, pc}

0801432a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801432a:	b580      	push	{r7, lr}
 801432c:	b084      	sub	sp, #16
 801432e:	af00      	add	r7, sp, #0
 8014330:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8014332:	2301      	movs	r3, #1
 8014334:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	799b      	ldrb	r3, [r3, #6]
 801433a:	2b02      	cmp	r3, #2
 801433c:	d001      	beq.n	8014342 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801433e:	f7ed ff63 	bl	8002208 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8014348:	7bfa      	ldrb	r2, [r7, #15]
 801434a:	4611      	mov	r1, r2
 801434c:	4618      	mov	r0, r3
 801434e:	f7fd f9c3 	bl	80116d8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8014358:	4618      	mov	r0, r3
 801435a:	f7fd f96b 	bl	8011634 <USBD_LL_Reset>
}
 801435e:	bf00      	nop
 8014360:	3710      	adds	r7, #16
 8014362:	46bd      	mov	sp, r7
 8014364:	bd80      	pop	{r7, pc}
	...

08014368 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014368:	b580      	push	{r7, lr}
 801436a:	b082      	sub	sp, #8
 801436c:	af00      	add	r7, sp, #0
 801436e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8014376:	4618      	mov	r0, r3
 8014378:	f7fd f9be 	bl	80116f8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	7a9b      	ldrb	r3, [r3, #10]
 8014380:	2b00      	cmp	r3, #0
 8014382:	d005      	beq.n	8014390 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014384:	4b04      	ldr	r3, [pc, #16]	@ (8014398 <HAL_PCD_SuspendCallback+0x30>)
 8014386:	691b      	ldr	r3, [r3, #16]
 8014388:	4a03      	ldr	r2, [pc, #12]	@ (8014398 <HAL_PCD_SuspendCallback+0x30>)
 801438a:	f043 0306 	orr.w	r3, r3, #6
 801438e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014390:	bf00      	nop
 8014392:	3708      	adds	r7, #8
 8014394:	46bd      	mov	sp, r7
 8014396:	bd80      	pop	{r7, pc}
 8014398:	e000ed00 	.word	0xe000ed00

0801439c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801439c:	b580      	push	{r7, lr}
 801439e:	b082      	sub	sp, #8
 80143a0:	af00      	add	r7, sp, #0
 80143a2:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	7a9b      	ldrb	r3, [r3, #10]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d007      	beq.n	80143bc <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80143ac:	4b08      	ldr	r3, [pc, #32]	@ (80143d0 <HAL_PCD_ResumeCallback+0x34>)
 80143ae:	691b      	ldr	r3, [r3, #16]
 80143b0:	4a07      	ldr	r2, [pc, #28]	@ (80143d0 <HAL_PCD_ResumeCallback+0x34>)
 80143b2:	f023 0306 	bic.w	r3, r3, #6
 80143b6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80143b8:	f000 fae0 	bl	801497c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80143c2:	4618      	mov	r0, r3
 80143c4:	f7fd f9b4 	bl	8011730 <USBD_LL_Resume>
}
 80143c8:	bf00      	nop
 80143ca:	3708      	adds	r7, #8
 80143cc:	46bd      	mov	sp, r7
 80143ce:	bd80      	pop	{r7, pc}
 80143d0:	e000ed00 	.word	0xe000ed00

080143d4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	b082      	sub	sp, #8
 80143d8:	af00      	add	r7, sp, #0
 80143da:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 80143dc:	f7f5 f9a2 	bl	8009724 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80143e0:	4a26      	ldr	r2, [pc, #152]	@ (801447c <USBD_LL_Init+0xa8>)
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	4a24      	ldr	r2, [pc, #144]	@ (801447c <USBD_LL_Init+0xa8>)
 80143ec:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 80143f0:	4b22      	ldr	r3, [pc, #136]	@ (801447c <USBD_LL_Init+0xa8>)
 80143f2:	4a23      	ldr	r2, [pc, #140]	@ (8014480 <USBD_LL_Init+0xac>)
 80143f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80143f6:	4b21      	ldr	r3, [pc, #132]	@ (801447c <USBD_LL_Init+0xa8>)
 80143f8:	2208      	movs	r2, #8
 80143fa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80143fc:	4b1f      	ldr	r3, [pc, #124]	@ (801447c <USBD_LL_Init+0xa8>)
 80143fe:	2202      	movs	r2, #2
 8014400:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014402:	4b1e      	ldr	r3, [pc, #120]	@ (801447c <USBD_LL_Init+0xa8>)
 8014404:	2202      	movs	r2, #2
 8014406:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8014408:	4b1c      	ldr	r3, [pc, #112]	@ (801447c <USBD_LL_Init+0xa8>)
 801440a:	2200      	movs	r2, #0
 801440c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801440e:	4b1b      	ldr	r3, [pc, #108]	@ (801447c <USBD_LL_Init+0xa8>)
 8014410:	2200      	movs	r2, #0
 8014412:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8014414:	4b19      	ldr	r3, [pc, #100]	@ (801447c <USBD_LL_Init+0xa8>)
 8014416:	2200      	movs	r2, #0
 8014418:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801441a:	4b18      	ldr	r3, [pc, #96]	@ (801447c <USBD_LL_Init+0xa8>)
 801441c:	2200      	movs	r2, #0
 801441e:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8014420:	4816      	ldr	r0, [pc, #88]	@ (801447c <USBD_LL_Init+0xa8>)
 8014422:	f7f3 fb79 	bl	8007b18 <HAL_PCD_Init>
 8014426:	4603      	mov	r3, r0
 8014428:	2b00      	cmp	r3, #0
 801442a:	d001      	beq.n	8014430 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 801442c:	f7ed feec 	bl	8002208 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8014430:	687b      	ldr	r3, [r7, #4]
 8014432:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014436:	2318      	movs	r3, #24
 8014438:	2200      	movs	r2, #0
 801443a:	2100      	movs	r1, #0
 801443c:	f7f5 f86a 	bl	8009514 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014446:	2358      	movs	r3, #88	@ 0x58
 8014448:	2200      	movs	r2, #0
 801444a:	2180      	movs	r1, #128	@ 0x80
 801444c:	f7f5 f862 	bl	8009514 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014456:	2398      	movs	r3, #152	@ 0x98
 8014458:	2200      	movs	r2, #0
 801445a:	2181      	movs	r1, #129	@ 0x81
 801445c:	f7f5 f85a 	bl	8009514 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014466:	23d8      	movs	r3, #216	@ 0xd8
 8014468:	2200      	movs	r2, #0
 801446a:	2101      	movs	r1, #1
 801446c:	f7f5 f852 	bl	8009514 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 8014470:	2300      	movs	r3, #0
}
 8014472:	4618      	mov	r0, r3
 8014474:	3708      	adds	r7, #8
 8014476:	46bd      	mov	sp, r7
 8014478:	bd80      	pop	{r7, pc}
 801447a:	bf00      	nop
 801447c:	20006718 	.word	0x20006718
 8014480:	40006800 	.word	0x40006800

08014484 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014484:	b580      	push	{r7, lr}
 8014486:	b084      	sub	sp, #16
 8014488:	af00      	add	r7, sp, #0
 801448a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801448c:	2300      	movs	r3, #0
 801448e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014490:	2300      	movs	r3, #0
 8014492:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801449a:	4618      	mov	r0, r3
 801449c:	f7f3 fc39 	bl	8007d12 <HAL_PCD_Start>
 80144a0:	4603      	mov	r3, r0
 80144a2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80144a4:	7bbb      	ldrb	r3, [r7, #14]
 80144a6:	2b03      	cmp	r3, #3
 80144a8:	d816      	bhi.n	80144d8 <USBD_LL_Start+0x54>
 80144aa:	a201      	add	r2, pc, #4	@ (adr r2, 80144b0 <USBD_LL_Start+0x2c>)
 80144ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144b0:	080144c1 	.word	0x080144c1
 80144b4:	080144c7 	.word	0x080144c7
 80144b8:	080144cd 	.word	0x080144cd
 80144bc:	080144d3 	.word	0x080144d3
    case HAL_OK :
      usb_status = USBD_OK;
 80144c0:	2300      	movs	r3, #0
 80144c2:	73fb      	strb	r3, [r7, #15]
    break;
 80144c4:	e00b      	b.n	80144de <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80144c6:	2303      	movs	r3, #3
 80144c8:	73fb      	strb	r3, [r7, #15]
    break;
 80144ca:	e008      	b.n	80144de <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80144cc:	2301      	movs	r3, #1
 80144ce:	73fb      	strb	r3, [r7, #15]
    break;
 80144d0:	e005      	b.n	80144de <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80144d2:	2303      	movs	r3, #3
 80144d4:	73fb      	strb	r3, [r7, #15]
    break;
 80144d6:	e002      	b.n	80144de <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80144d8:	2303      	movs	r3, #3
 80144da:	73fb      	strb	r3, [r7, #15]
    break;
 80144dc:	bf00      	nop
  }
  return usb_status;
 80144de:	7bfb      	ldrb	r3, [r7, #15]
}
 80144e0:	4618      	mov	r0, r3
 80144e2:	3710      	adds	r7, #16
 80144e4:	46bd      	mov	sp, r7
 80144e6:	bd80      	pop	{r7, pc}

080144e8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80144e8:	b580      	push	{r7, lr}
 80144ea:	b084      	sub	sp, #16
 80144ec:	af00      	add	r7, sp, #0
 80144ee:	6078      	str	r0, [r7, #4]
 80144f0:	4608      	mov	r0, r1
 80144f2:	4611      	mov	r1, r2
 80144f4:	461a      	mov	r2, r3
 80144f6:	4603      	mov	r3, r0
 80144f8:	70fb      	strb	r3, [r7, #3]
 80144fa:	460b      	mov	r3, r1
 80144fc:	70bb      	strb	r3, [r7, #2]
 80144fe:	4613      	mov	r3, r2
 8014500:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014502:	2300      	movs	r3, #0
 8014504:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014506:	2300      	movs	r3, #0
 8014508:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014510:	78bb      	ldrb	r3, [r7, #2]
 8014512:	883a      	ldrh	r2, [r7, #0]
 8014514:	78f9      	ldrb	r1, [r7, #3]
 8014516:	f7f3 fd69 	bl	8007fec <HAL_PCD_EP_Open>
 801451a:	4603      	mov	r3, r0
 801451c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801451e:	7bbb      	ldrb	r3, [r7, #14]
 8014520:	2b03      	cmp	r3, #3
 8014522:	d817      	bhi.n	8014554 <USBD_LL_OpenEP+0x6c>
 8014524:	a201      	add	r2, pc, #4	@ (adr r2, 801452c <USBD_LL_OpenEP+0x44>)
 8014526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801452a:	bf00      	nop
 801452c:	0801453d 	.word	0x0801453d
 8014530:	08014543 	.word	0x08014543
 8014534:	08014549 	.word	0x08014549
 8014538:	0801454f 	.word	0x0801454f
    case HAL_OK :
      usb_status = USBD_OK;
 801453c:	2300      	movs	r3, #0
 801453e:	73fb      	strb	r3, [r7, #15]
    break;
 8014540:	e00b      	b.n	801455a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014542:	2303      	movs	r3, #3
 8014544:	73fb      	strb	r3, [r7, #15]
    break;
 8014546:	e008      	b.n	801455a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014548:	2301      	movs	r3, #1
 801454a:	73fb      	strb	r3, [r7, #15]
    break;
 801454c:	e005      	b.n	801455a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801454e:	2303      	movs	r3, #3
 8014550:	73fb      	strb	r3, [r7, #15]
    break;
 8014552:	e002      	b.n	801455a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8014554:	2303      	movs	r3, #3
 8014556:	73fb      	strb	r3, [r7, #15]
    break;
 8014558:	bf00      	nop
  }
  return usb_status;
 801455a:	7bfb      	ldrb	r3, [r7, #15]
}
 801455c:	4618      	mov	r0, r3
 801455e:	3710      	adds	r7, #16
 8014560:	46bd      	mov	sp, r7
 8014562:	bd80      	pop	{r7, pc}

08014564 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014564:	b580      	push	{r7, lr}
 8014566:	b084      	sub	sp, #16
 8014568:	af00      	add	r7, sp, #0
 801456a:	6078      	str	r0, [r7, #4]
 801456c:	460b      	mov	r3, r1
 801456e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014570:	2300      	movs	r3, #0
 8014572:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014574:	2300      	movs	r3, #0
 8014576:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801457e:	78fa      	ldrb	r2, [r7, #3]
 8014580:	4611      	mov	r1, r2
 8014582:	4618      	mov	r0, r3
 8014584:	f7f3 fd91 	bl	80080aa <HAL_PCD_EP_Close>
 8014588:	4603      	mov	r3, r0
 801458a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801458c:	7bbb      	ldrb	r3, [r7, #14]
 801458e:	2b03      	cmp	r3, #3
 8014590:	d816      	bhi.n	80145c0 <USBD_LL_CloseEP+0x5c>
 8014592:	a201      	add	r2, pc, #4	@ (adr r2, 8014598 <USBD_LL_CloseEP+0x34>)
 8014594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014598:	080145a9 	.word	0x080145a9
 801459c:	080145af 	.word	0x080145af
 80145a0:	080145b5 	.word	0x080145b5
 80145a4:	080145bb 	.word	0x080145bb
    case HAL_OK :
      usb_status = USBD_OK;
 80145a8:	2300      	movs	r3, #0
 80145aa:	73fb      	strb	r3, [r7, #15]
    break;
 80145ac:	e00b      	b.n	80145c6 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80145ae:	2303      	movs	r3, #3
 80145b0:	73fb      	strb	r3, [r7, #15]
    break;
 80145b2:	e008      	b.n	80145c6 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80145b4:	2301      	movs	r3, #1
 80145b6:	73fb      	strb	r3, [r7, #15]
    break;
 80145b8:	e005      	b.n	80145c6 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80145ba:	2303      	movs	r3, #3
 80145bc:	73fb      	strb	r3, [r7, #15]
    break;
 80145be:	e002      	b.n	80145c6 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80145c0:	2303      	movs	r3, #3
 80145c2:	73fb      	strb	r3, [r7, #15]
    break;
 80145c4:	bf00      	nop
  }
  return usb_status;
 80145c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80145c8:	4618      	mov	r0, r3
 80145ca:	3710      	adds	r7, #16
 80145cc:	46bd      	mov	sp, r7
 80145ce:	bd80      	pop	{r7, pc}

080145d0 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80145d0:	b580      	push	{r7, lr}
 80145d2:	b084      	sub	sp, #16
 80145d4:	af00      	add	r7, sp, #0
 80145d6:	6078      	str	r0, [r7, #4]
 80145d8:	460b      	mov	r3, r1
 80145da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80145dc:	2300      	movs	r3, #0
 80145de:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80145e0:	2300      	movs	r3, #0
 80145e2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80145ea:	78fa      	ldrb	r2, [r7, #3]
 80145ec:	4611      	mov	r1, r2
 80145ee:	4618      	mov	r0, r3
 80145f0:	f7f3 fed7 	bl	80083a2 <HAL_PCD_EP_Flush>
 80145f4:	4603      	mov	r3, r0
 80145f6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80145f8:	7bbb      	ldrb	r3, [r7, #14]
 80145fa:	2b03      	cmp	r3, #3
 80145fc:	d816      	bhi.n	801462c <USBD_LL_FlushEP+0x5c>
 80145fe:	a201      	add	r2, pc, #4	@ (adr r2, 8014604 <USBD_LL_FlushEP+0x34>)
 8014600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014604:	08014615 	.word	0x08014615
 8014608:	0801461b 	.word	0x0801461b
 801460c:	08014621 	.word	0x08014621
 8014610:	08014627 	.word	0x08014627
    case HAL_OK :
      usb_status = USBD_OK;
 8014614:	2300      	movs	r3, #0
 8014616:	73fb      	strb	r3, [r7, #15]
    break;
 8014618:	e00b      	b.n	8014632 <USBD_LL_FlushEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801461a:	2303      	movs	r3, #3
 801461c:	73fb      	strb	r3, [r7, #15]
    break;
 801461e:	e008      	b.n	8014632 <USBD_LL_FlushEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014620:	2301      	movs	r3, #1
 8014622:	73fb      	strb	r3, [r7, #15]
    break;
 8014624:	e005      	b.n	8014632 <USBD_LL_FlushEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014626:	2303      	movs	r3, #3
 8014628:	73fb      	strb	r3, [r7, #15]
    break;
 801462a:	e002      	b.n	8014632 <USBD_LL_FlushEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801462c:	2303      	movs	r3, #3
 801462e:	73fb      	strb	r3, [r7, #15]
    break;
 8014630:	bf00      	nop
  }
  return usb_status;
 8014632:	7bfb      	ldrb	r3, [r7, #15]
}
 8014634:	4618      	mov	r0, r3
 8014636:	3710      	adds	r7, #16
 8014638:	46bd      	mov	sp, r7
 801463a:	bd80      	pop	{r7, pc}

0801463c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801463c:	b580      	push	{r7, lr}
 801463e:	b084      	sub	sp, #16
 8014640:	af00      	add	r7, sp, #0
 8014642:	6078      	str	r0, [r7, #4]
 8014644:	460b      	mov	r3, r1
 8014646:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014648:	2300      	movs	r3, #0
 801464a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801464c:	2300      	movs	r3, #0
 801464e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014656:	78fa      	ldrb	r2, [r7, #3]
 8014658:	4611      	mov	r1, r2
 801465a:	4618      	mov	r0, r3
 801465c:	f7f3 fded 	bl	800823a <HAL_PCD_EP_SetStall>
 8014660:	4603      	mov	r3, r0
 8014662:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014664:	7bbb      	ldrb	r3, [r7, #14]
 8014666:	2b03      	cmp	r3, #3
 8014668:	d816      	bhi.n	8014698 <USBD_LL_StallEP+0x5c>
 801466a:	a201      	add	r2, pc, #4	@ (adr r2, 8014670 <USBD_LL_StallEP+0x34>)
 801466c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014670:	08014681 	.word	0x08014681
 8014674:	08014687 	.word	0x08014687
 8014678:	0801468d 	.word	0x0801468d
 801467c:	08014693 	.word	0x08014693
    case HAL_OK :
      usb_status = USBD_OK;
 8014680:	2300      	movs	r3, #0
 8014682:	73fb      	strb	r3, [r7, #15]
    break;
 8014684:	e00b      	b.n	801469e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014686:	2303      	movs	r3, #3
 8014688:	73fb      	strb	r3, [r7, #15]
    break;
 801468a:	e008      	b.n	801469e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801468c:	2301      	movs	r3, #1
 801468e:	73fb      	strb	r3, [r7, #15]
    break;
 8014690:	e005      	b.n	801469e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014692:	2303      	movs	r3, #3
 8014694:	73fb      	strb	r3, [r7, #15]
    break;
 8014696:	e002      	b.n	801469e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014698:	2303      	movs	r3, #3
 801469a:	73fb      	strb	r3, [r7, #15]
    break;
 801469c:	bf00      	nop
  }
  return usb_status;
 801469e:	7bfb      	ldrb	r3, [r7, #15]
}
 80146a0:	4618      	mov	r0, r3
 80146a2:	3710      	adds	r7, #16
 80146a4:	46bd      	mov	sp, r7
 80146a6:	bd80      	pop	{r7, pc}

080146a8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80146a8:	b580      	push	{r7, lr}
 80146aa:	b084      	sub	sp, #16
 80146ac:	af00      	add	r7, sp, #0
 80146ae:	6078      	str	r0, [r7, #4]
 80146b0:	460b      	mov	r3, r1
 80146b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80146b4:	2300      	movs	r3, #0
 80146b6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80146b8:	2300      	movs	r3, #0
 80146ba:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80146c2:	78fa      	ldrb	r2, [r7, #3]
 80146c4:	4611      	mov	r1, r2
 80146c6:	4618      	mov	r0, r3
 80146c8:	f7f3 fe17 	bl	80082fa <HAL_PCD_EP_ClrStall>
 80146cc:	4603      	mov	r3, r0
 80146ce:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80146d0:	7bbb      	ldrb	r3, [r7, #14]
 80146d2:	2b03      	cmp	r3, #3
 80146d4:	d816      	bhi.n	8014704 <USBD_LL_ClearStallEP+0x5c>
 80146d6:	a201      	add	r2, pc, #4	@ (adr r2, 80146dc <USBD_LL_ClearStallEP+0x34>)
 80146d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146dc:	080146ed 	.word	0x080146ed
 80146e0:	080146f3 	.word	0x080146f3
 80146e4:	080146f9 	.word	0x080146f9
 80146e8:	080146ff 	.word	0x080146ff
    case HAL_OK :
      usb_status = USBD_OK;
 80146ec:	2300      	movs	r3, #0
 80146ee:	73fb      	strb	r3, [r7, #15]
    break;
 80146f0:	e00b      	b.n	801470a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80146f2:	2303      	movs	r3, #3
 80146f4:	73fb      	strb	r3, [r7, #15]
    break;
 80146f6:	e008      	b.n	801470a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80146f8:	2301      	movs	r3, #1
 80146fa:	73fb      	strb	r3, [r7, #15]
    break;
 80146fc:	e005      	b.n	801470a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80146fe:	2303      	movs	r3, #3
 8014700:	73fb      	strb	r3, [r7, #15]
    break;
 8014702:	e002      	b.n	801470a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014704:	2303      	movs	r3, #3
 8014706:	73fb      	strb	r3, [r7, #15]
    break;
 8014708:	bf00      	nop
  }
  return usb_status;
 801470a:	7bfb      	ldrb	r3, [r7, #15]
}
 801470c:	4618      	mov	r0, r3
 801470e:	3710      	adds	r7, #16
 8014710:	46bd      	mov	sp, r7
 8014712:	bd80      	pop	{r7, pc}

08014714 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014714:	b480      	push	{r7}
 8014716:	b085      	sub	sp, #20
 8014718:	af00      	add	r7, sp, #0
 801471a:	6078      	str	r0, [r7, #4]
 801471c:	460b      	mov	r3, r1
 801471e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014726:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014728:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801472c:	2b00      	cmp	r3, #0
 801472e:	da0b      	bge.n	8014748 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014730:	78fb      	ldrb	r3, [r7, #3]
 8014732:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014736:	68f9      	ldr	r1, [r7, #12]
 8014738:	4613      	mov	r3, r2
 801473a:	009b      	lsls	r3, r3, #2
 801473c:	4413      	add	r3, r2
 801473e:	00db      	lsls	r3, r3, #3
 8014740:	440b      	add	r3, r1
 8014742:	3312      	adds	r3, #18
 8014744:	781b      	ldrb	r3, [r3, #0]
 8014746:	e00b      	b.n	8014760 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014748:	78fb      	ldrb	r3, [r7, #3]
 801474a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801474e:	68f9      	ldr	r1, [r7, #12]
 8014750:	4613      	mov	r3, r2
 8014752:	009b      	lsls	r3, r3, #2
 8014754:	4413      	add	r3, r2
 8014756:	00db      	lsls	r3, r3, #3
 8014758:	440b      	add	r3, r1
 801475a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801475e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014760:	4618      	mov	r0, r3
 8014762:	3714      	adds	r7, #20
 8014764:	46bd      	mov	sp, r7
 8014766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801476a:	4770      	bx	lr

0801476c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801476c:	b580      	push	{r7, lr}
 801476e:	b084      	sub	sp, #16
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
 8014774:	460b      	mov	r3, r1
 8014776:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014778:	2300      	movs	r3, #0
 801477a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801477c:	2300      	movs	r3, #0
 801477e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014786:	78fa      	ldrb	r2, [r7, #3]
 8014788:	4611      	mov	r1, r2
 801478a:	4618      	mov	r0, r3
 801478c:	f7f3 fc0a 	bl	8007fa4 <HAL_PCD_SetAddress>
 8014790:	4603      	mov	r3, r0
 8014792:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014794:	7bbb      	ldrb	r3, [r7, #14]
 8014796:	2b03      	cmp	r3, #3
 8014798:	d816      	bhi.n	80147c8 <USBD_LL_SetUSBAddress+0x5c>
 801479a:	a201      	add	r2, pc, #4	@ (adr r2, 80147a0 <USBD_LL_SetUSBAddress+0x34>)
 801479c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147a0:	080147b1 	.word	0x080147b1
 80147a4:	080147b7 	.word	0x080147b7
 80147a8:	080147bd 	.word	0x080147bd
 80147ac:	080147c3 	.word	0x080147c3
    case HAL_OK :
      usb_status = USBD_OK;
 80147b0:	2300      	movs	r3, #0
 80147b2:	73fb      	strb	r3, [r7, #15]
    break;
 80147b4:	e00b      	b.n	80147ce <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80147b6:	2303      	movs	r3, #3
 80147b8:	73fb      	strb	r3, [r7, #15]
    break;
 80147ba:	e008      	b.n	80147ce <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80147bc:	2301      	movs	r3, #1
 80147be:	73fb      	strb	r3, [r7, #15]
    break;
 80147c0:	e005      	b.n	80147ce <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80147c2:	2303      	movs	r3, #3
 80147c4:	73fb      	strb	r3, [r7, #15]
    break;
 80147c6:	e002      	b.n	80147ce <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80147c8:	2303      	movs	r3, #3
 80147ca:	73fb      	strb	r3, [r7, #15]
    break;
 80147cc:	bf00      	nop
  }
  return usb_status;
 80147ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80147d0:	4618      	mov	r0, r3
 80147d2:	3710      	adds	r7, #16
 80147d4:	46bd      	mov	sp, r7
 80147d6:	bd80      	pop	{r7, pc}

080147d8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80147d8:	b580      	push	{r7, lr}
 80147da:	b086      	sub	sp, #24
 80147dc:	af00      	add	r7, sp, #0
 80147de:	60f8      	str	r0, [r7, #12]
 80147e0:	607a      	str	r2, [r7, #4]
 80147e2:	603b      	str	r3, [r7, #0]
 80147e4:	460b      	mov	r3, r1
 80147e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80147e8:	2300      	movs	r3, #0
 80147ea:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80147ec:	2300      	movs	r3, #0
 80147ee:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80147f0:	68fb      	ldr	r3, [r7, #12]
 80147f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80147f6:	7af9      	ldrb	r1, [r7, #11]
 80147f8:	683b      	ldr	r3, [r7, #0]
 80147fa:	687a      	ldr	r2, [r7, #4]
 80147fc:	f7f3 fce6 	bl	80081cc <HAL_PCD_EP_Transmit>
 8014800:	4603      	mov	r3, r0
 8014802:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8014804:	7dbb      	ldrb	r3, [r7, #22]
 8014806:	2b03      	cmp	r3, #3
 8014808:	d816      	bhi.n	8014838 <USBD_LL_Transmit+0x60>
 801480a:	a201      	add	r2, pc, #4	@ (adr r2, 8014810 <USBD_LL_Transmit+0x38>)
 801480c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014810:	08014821 	.word	0x08014821
 8014814:	08014827 	.word	0x08014827
 8014818:	0801482d 	.word	0x0801482d
 801481c:	08014833 	.word	0x08014833
    case HAL_OK :
      usb_status = USBD_OK;
 8014820:	2300      	movs	r3, #0
 8014822:	75fb      	strb	r3, [r7, #23]
    break;
 8014824:	e00b      	b.n	801483e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014826:	2303      	movs	r3, #3
 8014828:	75fb      	strb	r3, [r7, #23]
    break;
 801482a:	e008      	b.n	801483e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801482c:	2301      	movs	r3, #1
 801482e:	75fb      	strb	r3, [r7, #23]
    break;
 8014830:	e005      	b.n	801483e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014832:	2303      	movs	r3, #3
 8014834:	75fb      	strb	r3, [r7, #23]
    break;
 8014836:	e002      	b.n	801483e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8014838:	2303      	movs	r3, #3
 801483a:	75fb      	strb	r3, [r7, #23]
    break;
 801483c:	bf00      	nop
  }
  return usb_status;
 801483e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014840:	4618      	mov	r0, r3
 8014842:	3718      	adds	r7, #24
 8014844:	46bd      	mov	sp, r7
 8014846:	bd80      	pop	{r7, pc}

08014848 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014848:	b580      	push	{r7, lr}
 801484a:	b086      	sub	sp, #24
 801484c:	af00      	add	r7, sp, #0
 801484e:	60f8      	str	r0, [r7, #12]
 8014850:	607a      	str	r2, [r7, #4]
 8014852:	603b      	str	r3, [r7, #0]
 8014854:	460b      	mov	r3, r1
 8014856:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014858:	2300      	movs	r3, #0
 801485a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801485c:	2300      	movs	r3, #0
 801485e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014866:	7af9      	ldrb	r1, [r7, #11]
 8014868:	683b      	ldr	r3, [r7, #0]
 801486a:	687a      	ldr	r2, [r7, #4]
 801486c:	f7f3 fc65 	bl	800813a <HAL_PCD_EP_Receive>
 8014870:	4603      	mov	r3, r0
 8014872:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8014874:	7dbb      	ldrb	r3, [r7, #22]
 8014876:	2b03      	cmp	r3, #3
 8014878:	d816      	bhi.n	80148a8 <USBD_LL_PrepareReceive+0x60>
 801487a:	a201      	add	r2, pc, #4	@ (adr r2, 8014880 <USBD_LL_PrepareReceive+0x38>)
 801487c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014880:	08014891 	.word	0x08014891
 8014884:	08014897 	.word	0x08014897
 8014888:	0801489d 	.word	0x0801489d
 801488c:	080148a3 	.word	0x080148a3
    case HAL_OK :
      usb_status = USBD_OK;
 8014890:	2300      	movs	r3, #0
 8014892:	75fb      	strb	r3, [r7, #23]
    break;
 8014894:	e00b      	b.n	80148ae <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014896:	2303      	movs	r3, #3
 8014898:	75fb      	strb	r3, [r7, #23]
    break;
 801489a:	e008      	b.n	80148ae <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801489c:	2301      	movs	r3, #1
 801489e:	75fb      	strb	r3, [r7, #23]
    break;
 80148a0:	e005      	b.n	80148ae <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80148a2:	2303      	movs	r3, #3
 80148a4:	75fb      	strb	r3, [r7, #23]
    break;
 80148a6:	e002      	b.n	80148ae <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80148a8:	2303      	movs	r3, #3
 80148aa:	75fb      	strb	r3, [r7, #23]
    break;
 80148ac:	bf00      	nop
  }
  return usb_status;
 80148ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80148b0:	4618      	mov	r0, r3
 80148b2:	3718      	adds	r7, #24
 80148b4:	46bd      	mov	sp, r7
 80148b6:	bd80      	pop	{r7, pc}

080148b8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80148b8:	b580      	push	{r7, lr}
 80148ba:	b082      	sub	sp, #8
 80148bc:	af00      	add	r7, sp, #0
 80148be:	6078      	str	r0, [r7, #4]
 80148c0:	460b      	mov	r3, r1
 80148c2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80148ca:	78fa      	ldrb	r2, [r7, #3]
 80148cc:	4611      	mov	r1, r2
 80148ce:	4618      	mov	r0, r3
 80148d0:	f7f3 fc64 	bl	800819c <HAL_PCD_EP_GetRxCount>
 80148d4:	4603      	mov	r3, r0
}
 80148d6:	4618      	mov	r0, r3
 80148d8:	3708      	adds	r7, #8
 80148da:	46bd      	mov	sp, r7
 80148dc:	bd80      	pop	{r7, pc}
	...

080148e0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80148e0:	b580      	push	{r7, lr}
 80148e2:	b082      	sub	sp, #8
 80148e4:	af00      	add	r7, sp, #0
 80148e6:	6078      	str	r0, [r7, #4]
 80148e8:	460b      	mov	r3, r1
 80148ea:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80148ec:	78fb      	ldrb	r3, [r7, #3]
 80148ee:	2b00      	cmp	r3, #0
 80148f0:	d002      	beq.n	80148f8 <HAL_PCDEx_LPM_Callback+0x18>
 80148f2:	2b01      	cmp	r3, #1
 80148f4:	d013      	beq.n	801491e <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80148f6:	e023      	b.n	8014940 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80148f8:	687b      	ldr	r3, [r7, #4]
 80148fa:	7a9b      	ldrb	r3, [r3, #10]
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d007      	beq.n	8014910 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8014900:	f000 f83c 	bl	801497c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014904:	4b10      	ldr	r3, [pc, #64]	@ (8014948 <HAL_PCDEx_LPM_Callback+0x68>)
 8014906:	691b      	ldr	r3, [r3, #16]
 8014908:	4a0f      	ldr	r2, [pc, #60]	@ (8014948 <HAL_PCDEx_LPM_Callback+0x68>)
 801490a:	f023 0306 	bic.w	r3, r3, #6
 801490e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8014916:	4618      	mov	r0, r3
 8014918:	f7fc ff0a 	bl	8011730 <USBD_LL_Resume>
    break;
 801491c:	e010      	b.n	8014940 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8014924:	4618      	mov	r0, r3
 8014926:	f7fc fee7 	bl	80116f8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	7a9b      	ldrb	r3, [r3, #10]
 801492e:	2b00      	cmp	r3, #0
 8014930:	d005      	beq.n	801493e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014932:	4b05      	ldr	r3, [pc, #20]	@ (8014948 <HAL_PCDEx_LPM_Callback+0x68>)
 8014934:	691b      	ldr	r3, [r3, #16]
 8014936:	4a04      	ldr	r2, [pc, #16]	@ (8014948 <HAL_PCDEx_LPM_Callback+0x68>)
 8014938:	f043 0306 	orr.w	r3, r3, #6
 801493c:	6113      	str	r3, [r2, #16]
    break;
 801493e:	bf00      	nop
}
 8014940:	bf00      	nop
 8014942:	3708      	adds	r7, #8
 8014944:	46bd      	mov	sp, r7
 8014946:	bd80      	pop	{r7, pc}
 8014948:	e000ed00 	.word	0xe000ed00

0801494c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801494c:	b480      	push	{r7}
 801494e:	b083      	sub	sp, #12
 8014950:	af00      	add	r7, sp, #0
 8014952:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8014954:	4b03      	ldr	r3, [pc, #12]	@ (8014964 <USBD_static_malloc+0x18>)
}
 8014956:	4618      	mov	r0, r3
 8014958:	370c      	adds	r7, #12
 801495a:	46bd      	mov	sp, r7
 801495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014960:	4770      	bx	lr
 8014962:	bf00      	nop
 8014964:	200069f8 	.word	0x200069f8

08014968 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014968:	b480      	push	{r7}
 801496a:	b083      	sub	sp, #12
 801496c:	af00      	add	r7, sp, #0
 801496e:	6078      	str	r0, [r7, #4]

}
 8014970:	bf00      	nop
 8014972:	370c      	adds	r7, #12
 8014974:	46bd      	mov	sp, r7
 8014976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801497a:	4770      	bx	lr

0801497c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801497c:	b580      	push	{r7, lr}
 801497e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8014980:	f7ed fbda 	bl	8002138 <SystemClock_Config>
}
 8014984:	bf00      	nop
 8014986:	bd80      	pop	{r7, pc}

08014988 <__cvt>:
 8014988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801498c:	ec57 6b10 	vmov	r6, r7, d0
 8014990:	2f00      	cmp	r7, #0
 8014992:	460c      	mov	r4, r1
 8014994:	4619      	mov	r1, r3
 8014996:	463b      	mov	r3, r7
 8014998:	bfbb      	ittet	lt
 801499a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801499e:	461f      	movlt	r7, r3
 80149a0:	2300      	movge	r3, #0
 80149a2:	232d      	movlt	r3, #45	@ 0x2d
 80149a4:	700b      	strb	r3, [r1, #0]
 80149a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80149a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80149ac:	4691      	mov	r9, r2
 80149ae:	f023 0820 	bic.w	r8, r3, #32
 80149b2:	bfbc      	itt	lt
 80149b4:	4632      	movlt	r2, r6
 80149b6:	4616      	movlt	r6, r2
 80149b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80149bc:	d005      	beq.n	80149ca <__cvt+0x42>
 80149be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80149c2:	d100      	bne.n	80149c6 <__cvt+0x3e>
 80149c4:	3401      	adds	r4, #1
 80149c6:	2102      	movs	r1, #2
 80149c8:	e000      	b.n	80149cc <__cvt+0x44>
 80149ca:	2103      	movs	r1, #3
 80149cc:	ab03      	add	r3, sp, #12
 80149ce:	9301      	str	r3, [sp, #4]
 80149d0:	ab02      	add	r3, sp, #8
 80149d2:	9300      	str	r3, [sp, #0]
 80149d4:	ec47 6b10 	vmov	d0, r6, r7
 80149d8:	4653      	mov	r3, sl
 80149da:	4622      	mov	r2, r4
 80149dc:	f001 f910 	bl	8015c00 <_dtoa_r>
 80149e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80149e4:	4605      	mov	r5, r0
 80149e6:	d119      	bne.n	8014a1c <__cvt+0x94>
 80149e8:	f019 0f01 	tst.w	r9, #1
 80149ec:	d00e      	beq.n	8014a0c <__cvt+0x84>
 80149ee:	eb00 0904 	add.w	r9, r0, r4
 80149f2:	2200      	movs	r2, #0
 80149f4:	2300      	movs	r3, #0
 80149f6:	4630      	mov	r0, r6
 80149f8:	4639      	mov	r1, r7
 80149fa:	f7ec f865 	bl	8000ac8 <__aeabi_dcmpeq>
 80149fe:	b108      	cbz	r0, 8014a04 <__cvt+0x7c>
 8014a00:	f8cd 900c 	str.w	r9, [sp, #12]
 8014a04:	2230      	movs	r2, #48	@ 0x30
 8014a06:	9b03      	ldr	r3, [sp, #12]
 8014a08:	454b      	cmp	r3, r9
 8014a0a:	d31e      	bcc.n	8014a4a <__cvt+0xc2>
 8014a0c:	9b03      	ldr	r3, [sp, #12]
 8014a0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014a10:	1b5b      	subs	r3, r3, r5
 8014a12:	4628      	mov	r0, r5
 8014a14:	6013      	str	r3, [r2, #0]
 8014a16:	b004      	add	sp, #16
 8014a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014a20:	eb00 0904 	add.w	r9, r0, r4
 8014a24:	d1e5      	bne.n	80149f2 <__cvt+0x6a>
 8014a26:	7803      	ldrb	r3, [r0, #0]
 8014a28:	2b30      	cmp	r3, #48	@ 0x30
 8014a2a:	d10a      	bne.n	8014a42 <__cvt+0xba>
 8014a2c:	2200      	movs	r2, #0
 8014a2e:	2300      	movs	r3, #0
 8014a30:	4630      	mov	r0, r6
 8014a32:	4639      	mov	r1, r7
 8014a34:	f7ec f848 	bl	8000ac8 <__aeabi_dcmpeq>
 8014a38:	b918      	cbnz	r0, 8014a42 <__cvt+0xba>
 8014a3a:	f1c4 0401 	rsb	r4, r4, #1
 8014a3e:	f8ca 4000 	str.w	r4, [sl]
 8014a42:	f8da 3000 	ldr.w	r3, [sl]
 8014a46:	4499      	add	r9, r3
 8014a48:	e7d3      	b.n	80149f2 <__cvt+0x6a>
 8014a4a:	1c59      	adds	r1, r3, #1
 8014a4c:	9103      	str	r1, [sp, #12]
 8014a4e:	701a      	strb	r2, [r3, #0]
 8014a50:	e7d9      	b.n	8014a06 <__cvt+0x7e>

08014a52 <__exponent>:
 8014a52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014a54:	2900      	cmp	r1, #0
 8014a56:	bfba      	itte	lt
 8014a58:	4249      	neglt	r1, r1
 8014a5a:	232d      	movlt	r3, #45	@ 0x2d
 8014a5c:	232b      	movge	r3, #43	@ 0x2b
 8014a5e:	2909      	cmp	r1, #9
 8014a60:	7002      	strb	r2, [r0, #0]
 8014a62:	7043      	strb	r3, [r0, #1]
 8014a64:	dd29      	ble.n	8014aba <__exponent+0x68>
 8014a66:	f10d 0307 	add.w	r3, sp, #7
 8014a6a:	461d      	mov	r5, r3
 8014a6c:	270a      	movs	r7, #10
 8014a6e:	461a      	mov	r2, r3
 8014a70:	fbb1 f6f7 	udiv	r6, r1, r7
 8014a74:	fb07 1416 	mls	r4, r7, r6, r1
 8014a78:	3430      	adds	r4, #48	@ 0x30
 8014a7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014a7e:	460c      	mov	r4, r1
 8014a80:	2c63      	cmp	r4, #99	@ 0x63
 8014a82:	f103 33ff 	add.w	r3, r3, #4294967295
 8014a86:	4631      	mov	r1, r6
 8014a88:	dcf1      	bgt.n	8014a6e <__exponent+0x1c>
 8014a8a:	3130      	adds	r1, #48	@ 0x30
 8014a8c:	1e94      	subs	r4, r2, #2
 8014a8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014a92:	1c41      	adds	r1, r0, #1
 8014a94:	4623      	mov	r3, r4
 8014a96:	42ab      	cmp	r3, r5
 8014a98:	d30a      	bcc.n	8014ab0 <__exponent+0x5e>
 8014a9a:	f10d 0309 	add.w	r3, sp, #9
 8014a9e:	1a9b      	subs	r3, r3, r2
 8014aa0:	42ac      	cmp	r4, r5
 8014aa2:	bf88      	it	hi
 8014aa4:	2300      	movhi	r3, #0
 8014aa6:	3302      	adds	r3, #2
 8014aa8:	4403      	add	r3, r0
 8014aaa:	1a18      	subs	r0, r3, r0
 8014aac:	b003      	add	sp, #12
 8014aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ab0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014ab4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014ab8:	e7ed      	b.n	8014a96 <__exponent+0x44>
 8014aba:	2330      	movs	r3, #48	@ 0x30
 8014abc:	3130      	adds	r1, #48	@ 0x30
 8014abe:	7083      	strb	r3, [r0, #2]
 8014ac0:	70c1      	strb	r1, [r0, #3]
 8014ac2:	1d03      	adds	r3, r0, #4
 8014ac4:	e7f1      	b.n	8014aaa <__exponent+0x58>
	...

08014ac8 <_printf_float>:
 8014ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014acc:	b08d      	sub	sp, #52	@ 0x34
 8014ace:	460c      	mov	r4, r1
 8014ad0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014ad4:	4616      	mov	r6, r2
 8014ad6:	461f      	mov	r7, r3
 8014ad8:	4605      	mov	r5, r0
 8014ada:	f000 ff1f 	bl	801591c <_localeconv_r>
 8014ade:	6803      	ldr	r3, [r0, #0]
 8014ae0:	9304      	str	r3, [sp, #16]
 8014ae2:	4618      	mov	r0, r3
 8014ae4:	f7eb fbc4 	bl	8000270 <strlen>
 8014ae8:	2300      	movs	r3, #0
 8014aea:	930a      	str	r3, [sp, #40]	@ 0x28
 8014aec:	f8d8 3000 	ldr.w	r3, [r8]
 8014af0:	9005      	str	r0, [sp, #20]
 8014af2:	3307      	adds	r3, #7
 8014af4:	f023 0307 	bic.w	r3, r3, #7
 8014af8:	f103 0208 	add.w	r2, r3, #8
 8014afc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014b00:	f8d4 b000 	ldr.w	fp, [r4]
 8014b04:	f8c8 2000 	str.w	r2, [r8]
 8014b08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014b0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014b10:	9307      	str	r3, [sp, #28]
 8014b12:	f8cd 8018 	str.w	r8, [sp, #24]
 8014b16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8014b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b1e:	4b9c      	ldr	r3, [pc, #624]	@ (8014d90 <_printf_float+0x2c8>)
 8014b20:	f04f 32ff 	mov.w	r2, #4294967295
 8014b24:	f7ec f802 	bl	8000b2c <__aeabi_dcmpun>
 8014b28:	bb70      	cbnz	r0, 8014b88 <_printf_float+0xc0>
 8014b2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b2e:	4b98      	ldr	r3, [pc, #608]	@ (8014d90 <_printf_float+0x2c8>)
 8014b30:	f04f 32ff 	mov.w	r2, #4294967295
 8014b34:	f7eb ffdc 	bl	8000af0 <__aeabi_dcmple>
 8014b38:	bb30      	cbnz	r0, 8014b88 <_printf_float+0xc0>
 8014b3a:	2200      	movs	r2, #0
 8014b3c:	2300      	movs	r3, #0
 8014b3e:	4640      	mov	r0, r8
 8014b40:	4649      	mov	r1, r9
 8014b42:	f7eb ffcb 	bl	8000adc <__aeabi_dcmplt>
 8014b46:	b110      	cbz	r0, 8014b4e <_printf_float+0x86>
 8014b48:	232d      	movs	r3, #45	@ 0x2d
 8014b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014b4e:	4a91      	ldr	r2, [pc, #580]	@ (8014d94 <_printf_float+0x2cc>)
 8014b50:	4b91      	ldr	r3, [pc, #580]	@ (8014d98 <_printf_float+0x2d0>)
 8014b52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014b56:	bf8c      	ite	hi
 8014b58:	4690      	movhi	r8, r2
 8014b5a:	4698      	movls	r8, r3
 8014b5c:	2303      	movs	r3, #3
 8014b5e:	6123      	str	r3, [r4, #16]
 8014b60:	f02b 0304 	bic.w	r3, fp, #4
 8014b64:	6023      	str	r3, [r4, #0]
 8014b66:	f04f 0900 	mov.w	r9, #0
 8014b6a:	9700      	str	r7, [sp, #0]
 8014b6c:	4633      	mov	r3, r6
 8014b6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8014b70:	4621      	mov	r1, r4
 8014b72:	4628      	mov	r0, r5
 8014b74:	f000 f9d2 	bl	8014f1c <_printf_common>
 8014b78:	3001      	adds	r0, #1
 8014b7a:	f040 808d 	bne.w	8014c98 <_printf_float+0x1d0>
 8014b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8014b82:	b00d      	add	sp, #52	@ 0x34
 8014b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b88:	4642      	mov	r2, r8
 8014b8a:	464b      	mov	r3, r9
 8014b8c:	4640      	mov	r0, r8
 8014b8e:	4649      	mov	r1, r9
 8014b90:	f7eb ffcc 	bl	8000b2c <__aeabi_dcmpun>
 8014b94:	b140      	cbz	r0, 8014ba8 <_printf_float+0xe0>
 8014b96:	464b      	mov	r3, r9
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	bfbc      	itt	lt
 8014b9c:	232d      	movlt	r3, #45	@ 0x2d
 8014b9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014ba2:	4a7e      	ldr	r2, [pc, #504]	@ (8014d9c <_printf_float+0x2d4>)
 8014ba4:	4b7e      	ldr	r3, [pc, #504]	@ (8014da0 <_printf_float+0x2d8>)
 8014ba6:	e7d4      	b.n	8014b52 <_printf_float+0x8a>
 8014ba8:	6863      	ldr	r3, [r4, #4]
 8014baa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8014bae:	9206      	str	r2, [sp, #24]
 8014bb0:	1c5a      	adds	r2, r3, #1
 8014bb2:	d13b      	bne.n	8014c2c <_printf_float+0x164>
 8014bb4:	2306      	movs	r3, #6
 8014bb6:	6063      	str	r3, [r4, #4]
 8014bb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8014bbc:	2300      	movs	r3, #0
 8014bbe:	6022      	str	r2, [r4, #0]
 8014bc0:	9303      	str	r3, [sp, #12]
 8014bc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8014bc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014bc8:	ab09      	add	r3, sp, #36	@ 0x24
 8014bca:	9300      	str	r3, [sp, #0]
 8014bcc:	6861      	ldr	r1, [r4, #4]
 8014bce:	ec49 8b10 	vmov	d0, r8, r9
 8014bd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014bd6:	4628      	mov	r0, r5
 8014bd8:	f7ff fed6 	bl	8014988 <__cvt>
 8014bdc:	9b06      	ldr	r3, [sp, #24]
 8014bde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014be0:	2b47      	cmp	r3, #71	@ 0x47
 8014be2:	4680      	mov	r8, r0
 8014be4:	d129      	bne.n	8014c3a <_printf_float+0x172>
 8014be6:	1cc8      	adds	r0, r1, #3
 8014be8:	db02      	blt.n	8014bf0 <_printf_float+0x128>
 8014bea:	6863      	ldr	r3, [r4, #4]
 8014bec:	4299      	cmp	r1, r3
 8014bee:	dd41      	ble.n	8014c74 <_printf_float+0x1ac>
 8014bf0:	f1aa 0a02 	sub.w	sl, sl, #2
 8014bf4:	fa5f fa8a 	uxtb.w	sl, sl
 8014bf8:	3901      	subs	r1, #1
 8014bfa:	4652      	mov	r2, sl
 8014bfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014c00:	9109      	str	r1, [sp, #36]	@ 0x24
 8014c02:	f7ff ff26 	bl	8014a52 <__exponent>
 8014c06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014c08:	1813      	adds	r3, r2, r0
 8014c0a:	2a01      	cmp	r2, #1
 8014c0c:	4681      	mov	r9, r0
 8014c0e:	6123      	str	r3, [r4, #16]
 8014c10:	dc02      	bgt.n	8014c18 <_printf_float+0x150>
 8014c12:	6822      	ldr	r2, [r4, #0]
 8014c14:	07d2      	lsls	r2, r2, #31
 8014c16:	d501      	bpl.n	8014c1c <_printf_float+0x154>
 8014c18:	3301      	adds	r3, #1
 8014c1a:	6123      	str	r3, [r4, #16]
 8014c1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014c20:	2b00      	cmp	r3, #0
 8014c22:	d0a2      	beq.n	8014b6a <_printf_float+0xa2>
 8014c24:	232d      	movs	r3, #45	@ 0x2d
 8014c26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014c2a:	e79e      	b.n	8014b6a <_printf_float+0xa2>
 8014c2c:	9a06      	ldr	r2, [sp, #24]
 8014c2e:	2a47      	cmp	r2, #71	@ 0x47
 8014c30:	d1c2      	bne.n	8014bb8 <_printf_float+0xf0>
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d1c0      	bne.n	8014bb8 <_printf_float+0xf0>
 8014c36:	2301      	movs	r3, #1
 8014c38:	e7bd      	b.n	8014bb6 <_printf_float+0xee>
 8014c3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014c3e:	d9db      	bls.n	8014bf8 <_printf_float+0x130>
 8014c40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8014c44:	d118      	bne.n	8014c78 <_printf_float+0x1b0>
 8014c46:	2900      	cmp	r1, #0
 8014c48:	6863      	ldr	r3, [r4, #4]
 8014c4a:	dd0b      	ble.n	8014c64 <_printf_float+0x19c>
 8014c4c:	6121      	str	r1, [r4, #16]
 8014c4e:	b913      	cbnz	r3, 8014c56 <_printf_float+0x18e>
 8014c50:	6822      	ldr	r2, [r4, #0]
 8014c52:	07d0      	lsls	r0, r2, #31
 8014c54:	d502      	bpl.n	8014c5c <_printf_float+0x194>
 8014c56:	3301      	adds	r3, #1
 8014c58:	440b      	add	r3, r1
 8014c5a:	6123      	str	r3, [r4, #16]
 8014c5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8014c5e:	f04f 0900 	mov.w	r9, #0
 8014c62:	e7db      	b.n	8014c1c <_printf_float+0x154>
 8014c64:	b913      	cbnz	r3, 8014c6c <_printf_float+0x1a4>
 8014c66:	6822      	ldr	r2, [r4, #0]
 8014c68:	07d2      	lsls	r2, r2, #31
 8014c6a:	d501      	bpl.n	8014c70 <_printf_float+0x1a8>
 8014c6c:	3302      	adds	r3, #2
 8014c6e:	e7f4      	b.n	8014c5a <_printf_float+0x192>
 8014c70:	2301      	movs	r3, #1
 8014c72:	e7f2      	b.n	8014c5a <_printf_float+0x192>
 8014c74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8014c78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014c7a:	4299      	cmp	r1, r3
 8014c7c:	db05      	blt.n	8014c8a <_printf_float+0x1c2>
 8014c7e:	6823      	ldr	r3, [r4, #0]
 8014c80:	6121      	str	r1, [r4, #16]
 8014c82:	07d8      	lsls	r0, r3, #31
 8014c84:	d5ea      	bpl.n	8014c5c <_printf_float+0x194>
 8014c86:	1c4b      	adds	r3, r1, #1
 8014c88:	e7e7      	b.n	8014c5a <_printf_float+0x192>
 8014c8a:	2900      	cmp	r1, #0
 8014c8c:	bfd4      	ite	le
 8014c8e:	f1c1 0202 	rsble	r2, r1, #2
 8014c92:	2201      	movgt	r2, #1
 8014c94:	4413      	add	r3, r2
 8014c96:	e7e0      	b.n	8014c5a <_printf_float+0x192>
 8014c98:	6823      	ldr	r3, [r4, #0]
 8014c9a:	055a      	lsls	r2, r3, #21
 8014c9c:	d407      	bmi.n	8014cae <_printf_float+0x1e6>
 8014c9e:	6923      	ldr	r3, [r4, #16]
 8014ca0:	4642      	mov	r2, r8
 8014ca2:	4631      	mov	r1, r6
 8014ca4:	4628      	mov	r0, r5
 8014ca6:	47b8      	blx	r7
 8014ca8:	3001      	adds	r0, #1
 8014caa:	d12b      	bne.n	8014d04 <_printf_float+0x23c>
 8014cac:	e767      	b.n	8014b7e <_printf_float+0xb6>
 8014cae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014cb2:	f240 80dd 	bls.w	8014e70 <_printf_float+0x3a8>
 8014cb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014cba:	2200      	movs	r2, #0
 8014cbc:	2300      	movs	r3, #0
 8014cbe:	f7eb ff03 	bl	8000ac8 <__aeabi_dcmpeq>
 8014cc2:	2800      	cmp	r0, #0
 8014cc4:	d033      	beq.n	8014d2e <_printf_float+0x266>
 8014cc6:	4a37      	ldr	r2, [pc, #220]	@ (8014da4 <_printf_float+0x2dc>)
 8014cc8:	2301      	movs	r3, #1
 8014cca:	4631      	mov	r1, r6
 8014ccc:	4628      	mov	r0, r5
 8014cce:	47b8      	blx	r7
 8014cd0:	3001      	adds	r0, #1
 8014cd2:	f43f af54 	beq.w	8014b7e <_printf_float+0xb6>
 8014cd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8014cda:	4543      	cmp	r3, r8
 8014cdc:	db02      	blt.n	8014ce4 <_printf_float+0x21c>
 8014cde:	6823      	ldr	r3, [r4, #0]
 8014ce0:	07d8      	lsls	r0, r3, #31
 8014ce2:	d50f      	bpl.n	8014d04 <_printf_float+0x23c>
 8014ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ce8:	4631      	mov	r1, r6
 8014cea:	4628      	mov	r0, r5
 8014cec:	47b8      	blx	r7
 8014cee:	3001      	adds	r0, #1
 8014cf0:	f43f af45 	beq.w	8014b7e <_printf_float+0xb6>
 8014cf4:	f04f 0900 	mov.w	r9, #0
 8014cf8:	f108 38ff 	add.w	r8, r8, #4294967295
 8014cfc:	f104 0a1a 	add.w	sl, r4, #26
 8014d00:	45c8      	cmp	r8, r9
 8014d02:	dc09      	bgt.n	8014d18 <_printf_float+0x250>
 8014d04:	6823      	ldr	r3, [r4, #0]
 8014d06:	079b      	lsls	r3, r3, #30
 8014d08:	f100 8103 	bmi.w	8014f12 <_printf_float+0x44a>
 8014d0c:	68e0      	ldr	r0, [r4, #12]
 8014d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014d10:	4298      	cmp	r0, r3
 8014d12:	bfb8      	it	lt
 8014d14:	4618      	movlt	r0, r3
 8014d16:	e734      	b.n	8014b82 <_printf_float+0xba>
 8014d18:	2301      	movs	r3, #1
 8014d1a:	4652      	mov	r2, sl
 8014d1c:	4631      	mov	r1, r6
 8014d1e:	4628      	mov	r0, r5
 8014d20:	47b8      	blx	r7
 8014d22:	3001      	adds	r0, #1
 8014d24:	f43f af2b 	beq.w	8014b7e <_printf_float+0xb6>
 8014d28:	f109 0901 	add.w	r9, r9, #1
 8014d2c:	e7e8      	b.n	8014d00 <_printf_float+0x238>
 8014d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	dc39      	bgt.n	8014da8 <_printf_float+0x2e0>
 8014d34:	4a1b      	ldr	r2, [pc, #108]	@ (8014da4 <_printf_float+0x2dc>)
 8014d36:	2301      	movs	r3, #1
 8014d38:	4631      	mov	r1, r6
 8014d3a:	4628      	mov	r0, r5
 8014d3c:	47b8      	blx	r7
 8014d3e:	3001      	adds	r0, #1
 8014d40:	f43f af1d 	beq.w	8014b7e <_printf_float+0xb6>
 8014d44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014d48:	ea59 0303 	orrs.w	r3, r9, r3
 8014d4c:	d102      	bne.n	8014d54 <_printf_float+0x28c>
 8014d4e:	6823      	ldr	r3, [r4, #0]
 8014d50:	07d9      	lsls	r1, r3, #31
 8014d52:	d5d7      	bpl.n	8014d04 <_printf_float+0x23c>
 8014d54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014d58:	4631      	mov	r1, r6
 8014d5a:	4628      	mov	r0, r5
 8014d5c:	47b8      	blx	r7
 8014d5e:	3001      	adds	r0, #1
 8014d60:	f43f af0d 	beq.w	8014b7e <_printf_float+0xb6>
 8014d64:	f04f 0a00 	mov.w	sl, #0
 8014d68:	f104 0b1a 	add.w	fp, r4, #26
 8014d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d6e:	425b      	negs	r3, r3
 8014d70:	4553      	cmp	r3, sl
 8014d72:	dc01      	bgt.n	8014d78 <_printf_float+0x2b0>
 8014d74:	464b      	mov	r3, r9
 8014d76:	e793      	b.n	8014ca0 <_printf_float+0x1d8>
 8014d78:	2301      	movs	r3, #1
 8014d7a:	465a      	mov	r2, fp
 8014d7c:	4631      	mov	r1, r6
 8014d7e:	4628      	mov	r0, r5
 8014d80:	47b8      	blx	r7
 8014d82:	3001      	adds	r0, #1
 8014d84:	f43f aefb 	beq.w	8014b7e <_printf_float+0xb6>
 8014d88:	f10a 0a01 	add.w	sl, sl, #1
 8014d8c:	e7ee      	b.n	8014d6c <_printf_float+0x2a4>
 8014d8e:	bf00      	nop
 8014d90:	7fefffff 	.word	0x7fefffff
 8014d94:	0801b558 	.word	0x0801b558
 8014d98:	0801b554 	.word	0x0801b554
 8014d9c:	0801b560 	.word	0x0801b560
 8014da0:	0801b55c 	.word	0x0801b55c
 8014da4:	0801b564 	.word	0x0801b564
 8014da8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014daa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014dae:	4553      	cmp	r3, sl
 8014db0:	bfa8      	it	ge
 8014db2:	4653      	movge	r3, sl
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	4699      	mov	r9, r3
 8014db8:	dc36      	bgt.n	8014e28 <_printf_float+0x360>
 8014dba:	f04f 0b00 	mov.w	fp, #0
 8014dbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014dc2:	f104 021a 	add.w	r2, r4, #26
 8014dc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014dc8:	9306      	str	r3, [sp, #24]
 8014dca:	eba3 0309 	sub.w	r3, r3, r9
 8014dce:	455b      	cmp	r3, fp
 8014dd0:	dc31      	bgt.n	8014e36 <_printf_float+0x36e>
 8014dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014dd4:	459a      	cmp	sl, r3
 8014dd6:	dc3a      	bgt.n	8014e4e <_printf_float+0x386>
 8014dd8:	6823      	ldr	r3, [r4, #0]
 8014dda:	07da      	lsls	r2, r3, #31
 8014ddc:	d437      	bmi.n	8014e4e <_printf_float+0x386>
 8014dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014de0:	ebaa 0903 	sub.w	r9, sl, r3
 8014de4:	9b06      	ldr	r3, [sp, #24]
 8014de6:	ebaa 0303 	sub.w	r3, sl, r3
 8014dea:	4599      	cmp	r9, r3
 8014dec:	bfa8      	it	ge
 8014dee:	4699      	movge	r9, r3
 8014df0:	f1b9 0f00 	cmp.w	r9, #0
 8014df4:	dc33      	bgt.n	8014e5e <_printf_float+0x396>
 8014df6:	f04f 0800 	mov.w	r8, #0
 8014dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014dfe:	f104 0b1a 	add.w	fp, r4, #26
 8014e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014e04:	ebaa 0303 	sub.w	r3, sl, r3
 8014e08:	eba3 0309 	sub.w	r3, r3, r9
 8014e0c:	4543      	cmp	r3, r8
 8014e0e:	f77f af79 	ble.w	8014d04 <_printf_float+0x23c>
 8014e12:	2301      	movs	r3, #1
 8014e14:	465a      	mov	r2, fp
 8014e16:	4631      	mov	r1, r6
 8014e18:	4628      	mov	r0, r5
 8014e1a:	47b8      	blx	r7
 8014e1c:	3001      	adds	r0, #1
 8014e1e:	f43f aeae 	beq.w	8014b7e <_printf_float+0xb6>
 8014e22:	f108 0801 	add.w	r8, r8, #1
 8014e26:	e7ec      	b.n	8014e02 <_printf_float+0x33a>
 8014e28:	4642      	mov	r2, r8
 8014e2a:	4631      	mov	r1, r6
 8014e2c:	4628      	mov	r0, r5
 8014e2e:	47b8      	blx	r7
 8014e30:	3001      	adds	r0, #1
 8014e32:	d1c2      	bne.n	8014dba <_printf_float+0x2f2>
 8014e34:	e6a3      	b.n	8014b7e <_printf_float+0xb6>
 8014e36:	2301      	movs	r3, #1
 8014e38:	4631      	mov	r1, r6
 8014e3a:	4628      	mov	r0, r5
 8014e3c:	9206      	str	r2, [sp, #24]
 8014e3e:	47b8      	blx	r7
 8014e40:	3001      	adds	r0, #1
 8014e42:	f43f ae9c 	beq.w	8014b7e <_printf_float+0xb6>
 8014e46:	9a06      	ldr	r2, [sp, #24]
 8014e48:	f10b 0b01 	add.w	fp, fp, #1
 8014e4c:	e7bb      	b.n	8014dc6 <_printf_float+0x2fe>
 8014e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014e52:	4631      	mov	r1, r6
 8014e54:	4628      	mov	r0, r5
 8014e56:	47b8      	blx	r7
 8014e58:	3001      	adds	r0, #1
 8014e5a:	d1c0      	bne.n	8014dde <_printf_float+0x316>
 8014e5c:	e68f      	b.n	8014b7e <_printf_float+0xb6>
 8014e5e:	9a06      	ldr	r2, [sp, #24]
 8014e60:	464b      	mov	r3, r9
 8014e62:	4442      	add	r2, r8
 8014e64:	4631      	mov	r1, r6
 8014e66:	4628      	mov	r0, r5
 8014e68:	47b8      	blx	r7
 8014e6a:	3001      	adds	r0, #1
 8014e6c:	d1c3      	bne.n	8014df6 <_printf_float+0x32e>
 8014e6e:	e686      	b.n	8014b7e <_printf_float+0xb6>
 8014e70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014e74:	f1ba 0f01 	cmp.w	sl, #1
 8014e78:	dc01      	bgt.n	8014e7e <_printf_float+0x3b6>
 8014e7a:	07db      	lsls	r3, r3, #31
 8014e7c:	d536      	bpl.n	8014eec <_printf_float+0x424>
 8014e7e:	2301      	movs	r3, #1
 8014e80:	4642      	mov	r2, r8
 8014e82:	4631      	mov	r1, r6
 8014e84:	4628      	mov	r0, r5
 8014e86:	47b8      	blx	r7
 8014e88:	3001      	adds	r0, #1
 8014e8a:	f43f ae78 	beq.w	8014b7e <_printf_float+0xb6>
 8014e8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014e92:	4631      	mov	r1, r6
 8014e94:	4628      	mov	r0, r5
 8014e96:	47b8      	blx	r7
 8014e98:	3001      	adds	r0, #1
 8014e9a:	f43f ae70 	beq.w	8014b7e <_printf_float+0xb6>
 8014e9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014ea2:	2200      	movs	r2, #0
 8014ea4:	2300      	movs	r3, #0
 8014ea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014eaa:	f7eb fe0d 	bl	8000ac8 <__aeabi_dcmpeq>
 8014eae:	b9c0      	cbnz	r0, 8014ee2 <_printf_float+0x41a>
 8014eb0:	4653      	mov	r3, sl
 8014eb2:	f108 0201 	add.w	r2, r8, #1
 8014eb6:	4631      	mov	r1, r6
 8014eb8:	4628      	mov	r0, r5
 8014eba:	47b8      	blx	r7
 8014ebc:	3001      	adds	r0, #1
 8014ebe:	d10c      	bne.n	8014eda <_printf_float+0x412>
 8014ec0:	e65d      	b.n	8014b7e <_printf_float+0xb6>
 8014ec2:	2301      	movs	r3, #1
 8014ec4:	465a      	mov	r2, fp
 8014ec6:	4631      	mov	r1, r6
 8014ec8:	4628      	mov	r0, r5
 8014eca:	47b8      	blx	r7
 8014ecc:	3001      	adds	r0, #1
 8014ece:	f43f ae56 	beq.w	8014b7e <_printf_float+0xb6>
 8014ed2:	f108 0801 	add.w	r8, r8, #1
 8014ed6:	45d0      	cmp	r8, sl
 8014ed8:	dbf3      	blt.n	8014ec2 <_printf_float+0x3fa>
 8014eda:	464b      	mov	r3, r9
 8014edc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014ee0:	e6df      	b.n	8014ca2 <_printf_float+0x1da>
 8014ee2:	f04f 0800 	mov.w	r8, #0
 8014ee6:	f104 0b1a 	add.w	fp, r4, #26
 8014eea:	e7f4      	b.n	8014ed6 <_printf_float+0x40e>
 8014eec:	2301      	movs	r3, #1
 8014eee:	4642      	mov	r2, r8
 8014ef0:	e7e1      	b.n	8014eb6 <_printf_float+0x3ee>
 8014ef2:	2301      	movs	r3, #1
 8014ef4:	464a      	mov	r2, r9
 8014ef6:	4631      	mov	r1, r6
 8014ef8:	4628      	mov	r0, r5
 8014efa:	47b8      	blx	r7
 8014efc:	3001      	adds	r0, #1
 8014efe:	f43f ae3e 	beq.w	8014b7e <_printf_float+0xb6>
 8014f02:	f108 0801 	add.w	r8, r8, #1
 8014f06:	68e3      	ldr	r3, [r4, #12]
 8014f08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014f0a:	1a5b      	subs	r3, r3, r1
 8014f0c:	4543      	cmp	r3, r8
 8014f0e:	dcf0      	bgt.n	8014ef2 <_printf_float+0x42a>
 8014f10:	e6fc      	b.n	8014d0c <_printf_float+0x244>
 8014f12:	f04f 0800 	mov.w	r8, #0
 8014f16:	f104 0919 	add.w	r9, r4, #25
 8014f1a:	e7f4      	b.n	8014f06 <_printf_float+0x43e>

08014f1c <_printf_common>:
 8014f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f20:	4616      	mov	r6, r2
 8014f22:	4698      	mov	r8, r3
 8014f24:	688a      	ldr	r2, [r1, #8]
 8014f26:	690b      	ldr	r3, [r1, #16]
 8014f28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014f2c:	4293      	cmp	r3, r2
 8014f2e:	bfb8      	it	lt
 8014f30:	4613      	movlt	r3, r2
 8014f32:	6033      	str	r3, [r6, #0]
 8014f34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014f38:	4607      	mov	r7, r0
 8014f3a:	460c      	mov	r4, r1
 8014f3c:	b10a      	cbz	r2, 8014f42 <_printf_common+0x26>
 8014f3e:	3301      	adds	r3, #1
 8014f40:	6033      	str	r3, [r6, #0]
 8014f42:	6823      	ldr	r3, [r4, #0]
 8014f44:	0699      	lsls	r1, r3, #26
 8014f46:	bf42      	ittt	mi
 8014f48:	6833      	ldrmi	r3, [r6, #0]
 8014f4a:	3302      	addmi	r3, #2
 8014f4c:	6033      	strmi	r3, [r6, #0]
 8014f4e:	6825      	ldr	r5, [r4, #0]
 8014f50:	f015 0506 	ands.w	r5, r5, #6
 8014f54:	d106      	bne.n	8014f64 <_printf_common+0x48>
 8014f56:	f104 0a19 	add.w	sl, r4, #25
 8014f5a:	68e3      	ldr	r3, [r4, #12]
 8014f5c:	6832      	ldr	r2, [r6, #0]
 8014f5e:	1a9b      	subs	r3, r3, r2
 8014f60:	42ab      	cmp	r3, r5
 8014f62:	dc26      	bgt.n	8014fb2 <_printf_common+0x96>
 8014f64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014f68:	6822      	ldr	r2, [r4, #0]
 8014f6a:	3b00      	subs	r3, #0
 8014f6c:	bf18      	it	ne
 8014f6e:	2301      	movne	r3, #1
 8014f70:	0692      	lsls	r2, r2, #26
 8014f72:	d42b      	bmi.n	8014fcc <_printf_common+0xb0>
 8014f74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014f78:	4641      	mov	r1, r8
 8014f7a:	4638      	mov	r0, r7
 8014f7c:	47c8      	blx	r9
 8014f7e:	3001      	adds	r0, #1
 8014f80:	d01e      	beq.n	8014fc0 <_printf_common+0xa4>
 8014f82:	6823      	ldr	r3, [r4, #0]
 8014f84:	6922      	ldr	r2, [r4, #16]
 8014f86:	f003 0306 	and.w	r3, r3, #6
 8014f8a:	2b04      	cmp	r3, #4
 8014f8c:	bf02      	ittt	eq
 8014f8e:	68e5      	ldreq	r5, [r4, #12]
 8014f90:	6833      	ldreq	r3, [r6, #0]
 8014f92:	1aed      	subeq	r5, r5, r3
 8014f94:	68a3      	ldr	r3, [r4, #8]
 8014f96:	bf0c      	ite	eq
 8014f98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014f9c:	2500      	movne	r5, #0
 8014f9e:	4293      	cmp	r3, r2
 8014fa0:	bfc4      	itt	gt
 8014fa2:	1a9b      	subgt	r3, r3, r2
 8014fa4:	18ed      	addgt	r5, r5, r3
 8014fa6:	2600      	movs	r6, #0
 8014fa8:	341a      	adds	r4, #26
 8014faa:	42b5      	cmp	r5, r6
 8014fac:	d11a      	bne.n	8014fe4 <_printf_common+0xc8>
 8014fae:	2000      	movs	r0, #0
 8014fb0:	e008      	b.n	8014fc4 <_printf_common+0xa8>
 8014fb2:	2301      	movs	r3, #1
 8014fb4:	4652      	mov	r2, sl
 8014fb6:	4641      	mov	r1, r8
 8014fb8:	4638      	mov	r0, r7
 8014fba:	47c8      	blx	r9
 8014fbc:	3001      	adds	r0, #1
 8014fbe:	d103      	bne.n	8014fc8 <_printf_common+0xac>
 8014fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8014fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014fc8:	3501      	adds	r5, #1
 8014fca:	e7c6      	b.n	8014f5a <_printf_common+0x3e>
 8014fcc:	18e1      	adds	r1, r4, r3
 8014fce:	1c5a      	adds	r2, r3, #1
 8014fd0:	2030      	movs	r0, #48	@ 0x30
 8014fd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014fd6:	4422      	add	r2, r4
 8014fd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014fdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014fe0:	3302      	adds	r3, #2
 8014fe2:	e7c7      	b.n	8014f74 <_printf_common+0x58>
 8014fe4:	2301      	movs	r3, #1
 8014fe6:	4622      	mov	r2, r4
 8014fe8:	4641      	mov	r1, r8
 8014fea:	4638      	mov	r0, r7
 8014fec:	47c8      	blx	r9
 8014fee:	3001      	adds	r0, #1
 8014ff0:	d0e6      	beq.n	8014fc0 <_printf_common+0xa4>
 8014ff2:	3601      	adds	r6, #1
 8014ff4:	e7d9      	b.n	8014faa <_printf_common+0x8e>
	...

08014ff8 <_printf_i>:
 8014ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014ffc:	7e0f      	ldrb	r7, [r1, #24]
 8014ffe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015000:	2f78      	cmp	r7, #120	@ 0x78
 8015002:	4691      	mov	r9, r2
 8015004:	4680      	mov	r8, r0
 8015006:	460c      	mov	r4, r1
 8015008:	469a      	mov	sl, r3
 801500a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801500e:	d807      	bhi.n	8015020 <_printf_i+0x28>
 8015010:	2f62      	cmp	r7, #98	@ 0x62
 8015012:	d80a      	bhi.n	801502a <_printf_i+0x32>
 8015014:	2f00      	cmp	r7, #0
 8015016:	f000 80d1 	beq.w	80151bc <_printf_i+0x1c4>
 801501a:	2f58      	cmp	r7, #88	@ 0x58
 801501c:	f000 80b8 	beq.w	8015190 <_printf_i+0x198>
 8015020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015024:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015028:	e03a      	b.n	80150a0 <_printf_i+0xa8>
 801502a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801502e:	2b15      	cmp	r3, #21
 8015030:	d8f6      	bhi.n	8015020 <_printf_i+0x28>
 8015032:	a101      	add	r1, pc, #4	@ (adr r1, 8015038 <_printf_i+0x40>)
 8015034:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015038:	08015091 	.word	0x08015091
 801503c:	080150a5 	.word	0x080150a5
 8015040:	08015021 	.word	0x08015021
 8015044:	08015021 	.word	0x08015021
 8015048:	08015021 	.word	0x08015021
 801504c:	08015021 	.word	0x08015021
 8015050:	080150a5 	.word	0x080150a5
 8015054:	08015021 	.word	0x08015021
 8015058:	08015021 	.word	0x08015021
 801505c:	08015021 	.word	0x08015021
 8015060:	08015021 	.word	0x08015021
 8015064:	080151a3 	.word	0x080151a3
 8015068:	080150cf 	.word	0x080150cf
 801506c:	0801515d 	.word	0x0801515d
 8015070:	08015021 	.word	0x08015021
 8015074:	08015021 	.word	0x08015021
 8015078:	080151c5 	.word	0x080151c5
 801507c:	08015021 	.word	0x08015021
 8015080:	080150cf 	.word	0x080150cf
 8015084:	08015021 	.word	0x08015021
 8015088:	08015021 	.word	0x08015021
 801508c:	08015165 	.word	0x08015165
 8015090:	6833      	ldr	r3, [r6, #0]
 8015092:	1d1a      	adds	r2, r3, #4
 8015094:	681b      	ldr	r3, [r3, #0]
 8015096:	6032      	str	r2, [r6, #0]
 8015098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801509c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80150a0:	2301      	movs	r3, #1
 80150a2:	e09c      	b.n	80151de <_printf_i+0x1e6>
 80150a4:	6833      	ldr	r3, [r6, #0]
 80150a6:	6820      	ldr	r0, [r4, #0]
 80150a8:	1d19      	adds	r1, r3, #4
 80150aa:	6031      	str	r1, [r6, #0]
 80150ac:	0606      	lsls	r6, r0, #24
 80150ae:	d501      	bpl.n	80150b4 <_printf_i+0xbc>
 80150b0:	681d      	ldr	r5, [r3, #0]
 80150b2:	e003      	b.n	80150bc <_printf_i+0xc4>
 80150b4:	0645      	lsls	r5, r0, #25
 80150b6:	d5fb      	bpl.n	80150b0 <_printf_i+0xb8>
 80150b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80150bc:	2d00      	cmp	r5, #0
 80150be:	da03      	bge.n	80150c8 <_printf_i+0xd0>
 80150c0:	232d      	movs	r3, #45	@ 0x2d
 80150c2:	426d      	negs	r5, r5
 80150c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80150c8:	4858      	ldr	r0, [pc, #352]	@ (801522c <_printf_i+0x234>)
 80150ca:	230a      	movs	r3, #10
 80150cc:	e011      	b.n	80150f2 <_printf_i+0xfa>
 80150ce:	6821      	ldr	r1, [r4, #0]
 80150d0:	6833      	ldr	r3, [r6, #0]
 80150d2:	0608      	lsls	r0, r1, #24
 80150d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80150d8:	d402      	bmi.n	80150e0 <_printf_i+0xe8>
 80150da:	0649      	lsls	r1, r1, #25
 80150dc:	bf48      	it	mi
 80150de:	b2ad      	uxthmi	r5, r5
 80150e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80150e2:	4852      	ldr	r0, [pc, #328]	@ (801522c <_printf_i+0x234>)
 80150e4:	6033      	str	r3, [r6, #0]
 80150e6:	bf14      	ite	ne
 80150e8:	230a      	movne	r3, #10
 80150ea:	2308      	moveq	r3, #8
 80150ec:	2100      	movs	r1, #0
 80150ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80150f2:	6866      	ldr	r6, [r4, #4]
 80150f4:	60a6      	str	r6, [r4, #8]
 80150f6:	2e00      	cmp	r6, #0
 80150f8:	db05      	blt.n	8015106 <_printf_i+0x10e>
 80150fa:	6821      	ldr	r1, [r4, #0]
 80150fc:	432e      	orrs	r6, r5
 80150fe:	f021 0104 	bic.w	r1, r1, #4
 8015102:	6021      	str	r1, [r4, #0]
 8015104:	d04b      	beq.n	801519e <_printf_i+0x1a6>
 8015106:	4616      	mov	r6, r2
 8015108:	fbb5 f1f3 	udiv	r1, r5, r3
 801510c:	fb03 5711 	mls	r7, r3, r1, r5
 8015110:	5dc7      	ldrb	r7, [r0, r7]
 8015112:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015116:	462f      	mov	r7, r5
 8015118:	42bb      	cmp	r3, r7
 801511a:	460d      	mov	r5, r1
 801511c:	d9f4      	bls.n	8015108 <_printf_i+0x110>
 801511e:	2b08      	cmp	r3, #8
 8015120:	d10b      	bne.n	801513a <_printf_i+0x142>
 8015122:	6823      	ldr	r3, [r4, #0]
 8015124:	07df      	lsls	r7, r3, #31
 8015126:	d508      	bpl.n	801513a <_printf_i+0x142>
 8015128:	6923      	ldr	r3, [r4, #16]
 801512a:	6861      	ldr	r1, [r4, #4]
 801512c:	4299      	cmp	r1, r3
 801512e:	bfde      	ittt	le
 8015130:	2330      	movle	r3, #48	@ 0x30
 8015132:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015136:	f106 36ff 	addle.w	r6, r6, #4294967295
 801513a:	1b92      	subs	r2, r2, r6
 801513c:	6122      	str	r2, [r4, #16]
 801513e:	f8cd a000 	str.w	sl, [sp]
 8015142:	464b      	mov	r3, r9
 8015144:	aa03      	add	r2, sp, #12
 8015146:	4621      	mov	r1, r4
 8015148:	4640      	mov	r0, r8
 801514a:	f7ff fee7 	bl	8014f1c <_printf_common>
 801514e:	3001      	adds	r0, #1
 8015150:	d14a      	bne.n	80151e8 <_printf_i+0x1f0>
 8015152:	f04f 30ff 	mov.w	r0, #4294967295
 8015156:	b004      	add	sp, #16
 8015158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801515c:	6823      	ldr	r3, [r4, #0]
 801515e:	f043 0320 	orr.w	r3, r3, #32
 8015162:	6023      	str	r3, [r4, #0]
 8015164:	4832      	ldr	r0, [pc, #200]	@ (8015230 <_printf_i+0x238>)
 8015166:	2778      	movs	r7, #120	@ 0x78
 8015168:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801516c:	6823      	ldr	r3, [r4, #0]
 801516e:	6831      	ldr	r1, [r6, #0]
 8015170:	061f      	lsls	r7, r3, #24
 8015172:	f851 5b04 	ldr.w	r5, [r1], #4
 8015176:	d402      	bmi.n	801517e <_printf_i+0x186>
 8015178:	065f      	lsls	r7, r3, #25
 801517a:	bf48      	it	mi
 801517c:	b2ad      	uxthmi	r5, r5
 801517e:	6031      	str	r1, [r6, #0]
 8015180:	07d9      	lsls	r1, r3, #31
 8015182:	bf44      	itt	mi
 8015184:	f043 0320 	orrmi.w	r3, r3, #32
 8015188:	6023      	strmi	r3, [r4, #0]
 801518a:	b11d      	cbz	r5, 8015194 <_printf_i+0x19c>
 801518c:	2310      	movs	r3, #16
 801518e:	e7ad      	b.n	80150ec <_printf_i+0xf4>
 8015190:	4826      	ldr	r0, [pc, #152]	@ (801522c <_printf_i+0x234>)
 8015192:	e7e9      	b.n	8015168 <_printf_i+0x170>
 8015194:	6823      	ldr	r3, [r4, #0]
 8015196:	f023 0320 	bic.w	r3, r3, #32
 801519a:	6023      	str	r3, [r4, #0]
 801519c:	e7f6      	b.n	801518c <_printf_i+0x194>
 801519e:	4616      	mov	r6, r2
 80151a0:	e7bd      	b.n	801511e <_printf_i+0x126>
 80151a2:	6833      	ldr	r3, [r6, #0]
 80151a4:	6825      	ldr	r5, [r4, #0]
 80151a6:	6961      	ldr	r1, [r4, #20]
 80151a8:	1d18      	adds	r0, r3, #4
 80151aa:	6030      	str	r0, [r6, #0]
 80151ac:	062e      	lsls	r6, r5, #24
 80151ae:	681b      	ldr	r3, [r3, #0]
 80151b0:	d501      	bpl.n	80151b6 <_printf_i+0x1be>
 80151b2:	6019      	str	r1, [r3, #0]
 80151b4:	e002      	b.n	80151bc <_printf_i+0x1c4>
 80151b6:	0668      	lsls	r0, r5, #25
 80151b8:	d5fb      	bpl.n	80151b2 <_printf_i+0x1ba>
 80151ba:	8019      	strh	r1, [r3, #0]
 80151bc:	2300      	movs	r3, #0
 80151be:	6123      	str	r3, [r4, #16]
 80151c0:	4616      	mov	r6, r2
 80151c2:	e7bc      	b.n	801513e <_printf_i+0x146>
 80151c4:	6833      	ldr	r3, [r6, #0]
 80151c6:	1d1a      	adds	r2, r3, #4
 80151c8:	6032      	str	r2, [r6, #0]
 80151ca:	681e      	ldr	r6, [r3, #0]
 80151cc:	6862      	ldr	r2, [r4, #4]
 80151ce:	2100      	movs	r1, #0
 80151d0:	4630      	mov	r0, r6
 80151d2:	f7ea fffd 	bl	80001d0 <memchr>
 80151d6:	b108      	cbz	r0, 80151dc <_printf_i+0x1e4>
 80151d8:	1b80      	subs	r0, r0, r6
 80151da:	6060      	str	r0, [r4, #4]
 80151dc:	6863      	ldr	r3, [r4, #4]
 80151de:	6123      	str	r3, [r4, #16]
 80151e0:	2300      	movs	r3, #0
 80151e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80151e6:	e7aa      	b.n	801513e <_printf_i+0x146>
 80151e8:	6923      	ldr	r3, [r4, #16]
 80151ea:	4632      	mov	r2, r6
 80151ec:	4649      	mov	r1, r9
 80151ee:	4640      	mov	r0, r8
 80151f0:	47d0      	blx	sl
 80151f2:	3001      	adds	r0, #1
 80151f4:	d0ad      	beq.n	8015152 <_printf_i+0x15a>
 80151f6:	6823      	ldr	r3, [r4, #0]
 80151f8:	079b      	lsls	r3, r3, #30
 80151fa:	d413      	bmi.n	8015224 <_printf_i+0x22c>
 80151fc:	68e0      	ldr	r0, [r4, #12]
 80151fe:	9b03      	ldr	r3, [sp, #12]
 8015200:	4298      	cmp	r0, r3
 8015202:	bfb8      	it	lt
 8015204:	4618      	movlt	r0, r3
 8015206:	e7a6      	b.n	8015156 <_printf_i+0x15e>
 8015208:	2301      	movs	r3, #1
 801520a:	4632      	mov	r2, r6
 801520c:	4649      	mov	r1, r9
 801520e:	4640      	mov	r0, r8
 8015210:	47d0      	blx	sl
 8015212:	3001      	adds	r0, #1
 8015214:	d09d      	beq.n	8015152 <_printf_i+0x15a>
 8015216:	3501      	adds	r5, #1
 8015218:	68e3      	ldr	r3, [r4, #12]
 801521a:	9903      	ldr	r1, [sp, #12]
 801521c:	1a5b      	subs	r3, r3, r1
 801521e:	42ab      	cmp	r3, r5
 8015220:	dcf2      	bgt.n	8015208 <_printf_i+0x210>
 8015222:	e7eb      	b.n	80151fc <_printf_i+0x204>
 8015224:	2500      	movs	r5, #0
 8015226:	f104 0619 	add.w	r6, r4, #25
 801522a:	e7f5      	b.n	8015218 <_printf_i+0x220>
 801522c:	0801b566 	.word	0x0801b566
 8015230:	0801b577 	.word	0x0801b577

08015234 <_scanf_float>:
 8015234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015238:	b087      	sub	sp, #28
 801523a:	4691      	mov	r9, r2
 801523c:	9303      	str	r3, [sp, #12]
 801523e:	688b      	ldr	r3, [r1, #8]
 8015240:	1e5a      	subs	r2, r3, #1
 8015242:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8015246:	bf81      	itttt	hi
 8015248:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801524c:	eb03 0b05 	addhi.w	fp, r3, r5
 8015250:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8015254:	608b      	strhi	r3, [r1, #8]
 8015256:	680b      	ldr	r3, [r1, #0]
 8015258:	460a      	mov	r2, r1
 801525a:	f04f 0500 	mov.w	r5, #0
 801525e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8015262:	f842 3b1c 	str.w	r3, [r2], #28
 8015266:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801526a:	4680      	mov	r8, r0
 801526c:	460c      	mov	r4, r1
 801526e:	bf98      	it	ls
 8015270:	f04f 0b00 	movls.w	fp, #0
 8015274:	9201      	str	r2, [sp, #4]
 8015276:	4616      	mov	r6, r2
 8015278:	46aa      	mov	sl, r5
 801527a:	462f      	mov	r7, r5
 801527c:	9502      	str	r5, [sp, #8]
 801527e:	68a2      	ldr	r2, [r4, #8]
 8015280:	b15a      	cbz	r2, 801529a <_scanf_float+0x66>
 8015282:	f8d9 3000 	ldr.w	r3, [r9]
 8015286:	781b      	ldrb	r3, [r3, #0]
 8015288:	2b4e      	cmp	r3, #78	@ 0x4e
 801528a:	d863      	bhi.n	8015354 <_scanf_float+0x120>
 801528c:	2b40      	cmp	r3, #64	@ 0x40
 801528e:	d83b      	bhi.n	8015308 <_scanf_float+0xd4>
 8015290:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8015294:	b2c8      	uxtb	r0, r1
 8015296:	280e      	cmp	r0, #14
 8015298:	d939      	bls.n	801530e <_scanf_float+0xda>
 801529a:	b11f      	cbz	r7, 80152a4 <_scanf_float+0x70>
 801529c:	6823      	ldr	r3, [r4, #0]
 801529e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80152a2:	6023      	str	r3, [r4, #0]
 80152a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80152a8:	f1ba 0f01 	cmp.w	sl, #1
 80152ac:	f200 8114 	bhi.w	80154d8 <_scanf_float+0x2a4>
 80152b0:	9b01      	ldr	r3, [sp, #4]
 80152b2:	429e      	cmp	r6, r3
 80152b4:	f200 8105 	bhi.w	80154c2 <_scanf_float+0x28e>
 80152b8:	2001      	movs	r0, #1
 80152ba:	b007      	add	sp, #28
 80152bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80152c4:	2a0d      	cmp	r2, #13
 80152c6:	d8e8      	bhi.n	801529a <_scanf_float+0x66>
 80152c8:	a101      	add	r1, pc, #4	@ (adr r1, 80152d0 <_scanf_float+0x9c>)
 80152ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80152ce:	bf00      	nop
 80152d0:	08015419 	.word	0x08015419
 80152d4:	0801529b 	.word	0x0801529b
 80152d8:	0801529b 	.word	0x0801529b
 80152dc:	0801529b 	.word	0x0801529b
 80152e0:	08015475 	.word	0x08015475
 80152e4:	0801544f 	.word	0x0801544f
 80152e8:	0801529b 	.word	0x0801529b
 80152ec:	0801529b 	.word	0x0801529b
 80152f0:	08015427 	.word	0x08015427
 80152f4:	0801529b 	.word	0x0801529b
 80152f8:	0801529b 	.word	0x0801529b
 80152fc:	0801529b 	.word	0x0801529b
 8015300:	0801529b 	.word	0x0801529b
 8015304:	080153e3 	.word	0x080153e3
 8015308:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801530c:	e7da      	b.n	80152c4 <_scanf_float+0x90>
 801530e:	290e      	cmp	r1, #14
 8015310:	d8c3      	bhi.n	801529a <_scanf_float+0x66>
 8015312:	a001      	add	r0, pc, #4	@ (adr r0, 8015318 <_scanf_float+0xe4>)
 8015314:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8015318:	080153d3 	.word	0x080153d3
 801531c:	0801529b 	.word	0x0801529b
 8015320:	080153d3 	.word	0x080153d3
 8015324:	08015463 	.word	0x08015463
 8015328:	0801529b 	.word	0x0801529b
 801532c:	08015375 	.word	0x08015375
 8015330:	080153b9 	.word	0x080153b9
 8015334:	080153b9 	.word	0x080153b9
 8015338:	080153b9 	.word	0x080153b9
 801533c:	080153b9 	.word	0x080153b9
 8015340:	080153b9 	.word	0x080153b9
 8015344:	080153b9 	.word	0x080153b9
 8015348:	080153b9 	.word	0x080153b9
 801534c:	080153b9 	.word	0x080153b9
 8015350:	080153b9 	.word	0x080153b9
 8015354:	2b6e      	cmp	r3, #110	@ 0x6e
 8015356:	d809      	bhi.n	801536c <_scanf_float+0x138>
 8015358:	2b60      	cmp	r3, #96	@ 0x60
 801535a:	d8b1      	bhi.n	80152c0 <_scanf_float+0x8c>
 801535c:	2b54      	cmp	r3, #84	@ 0x54
 801535e:	d07b      	beq.n	8015458 <_scanf_float+0x224>
 8015360:	2b59      	cmp	r3, #89	@ 0x59
 8015362:	d19a      	bne.n	801529a <_scanf_float+0x66>
 8015364:	2d07      	cmp	r5, #7
 8015366:	d198      	bne.n	801529a <_scanf_float+0x66>
 8015368:	2508      	movs	r5, #8
 801536a:	e02f      	b.n	80153cc <_scanf_float+0x198>
 801536c:	2b74      	cmp	r3, #116	@ 0x74
 801536e:	d073      	beq.n	8015458 <_scanf_float+0x224>
 8015370:	2b79      	cmp	r3, #121	@ 0x79
 8015372:	e7f6      	b.n	8015362 <_scanf_float+0x12e>
 8015374:	6821      	ldr	r1, [r4, #0]
 8015376:	05c8      	lsls	r0, r1, #23
 8015378:	d51e      	bpl.n	80153b8 <_scanf_float+0x184>
 801537a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801537e:	6021      	str	r1, [r4, #0]
 8015380:	3701      	adds	r7, #1
 8015382:	f1bb 0f00 	cmp.w	fp, #0
 8015386:	d003      	beq.n	8015390 <_scanf_float+0x15c>
 8015388:	3201      	adds	r2, #1
 801538a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801538e:	60a2      	str	r2, [r4, #8]
 8015390:	68a3      	ldr	r3, [r4, #8]
 8015392:	3b01      	subs	r3, #1
 8015394:	60a3      	str	r3, [r4, #8]
 8015396:	6923      	ldr	r3, [r4, #16]
 8015398:	3301      	adds	r3, #1
 801539a:	6123      	str	r3, [r4, #16]
 801539c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80153a0:	3b01      	subs	r3, #1
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	f8c9 3004 	str.w	r3, [r9, #4]
 80153a8:	f340 8082 	ble.w	80154b0 <_scanf_float+0x27c>
 80153ac:	f8d9 3000 	ldr.w	r3, [r9]
 80153b0:	3301      	adds	r3, #1
 80153b2:	f8c9 3000 	str.w	r3, [r9]
 80153b6:	e762      	b.n	801527e <_scanf_float+0x4a>
 80153b8:	eb1a 0105 	adds.w	r1, sl, r5
 80153bc:	f47f af6d 	bne.w	801529a <_scanf_float+0x66>
 80153c0:	6822      	ldr	r2, [r4, #0]
 80153c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80153c6:	6022      	str	r2, [r4, #0]
 80153c8:	460d      	mov	r5, r1
 80153ca:	468a      	mov	sl, r1
 80153cc:	f806 3b01 	strb.w	r3, [r6], #1
 80153d0:	e7de      	b.n	8015390 <_scanf_float+0x15c>
 80153d2:	6822      	ldr	r2, [r4, #0]
 80153d4:	0610      	lsls	r0, r2, #24
 80153d6:	f57f af60 	bpl.w	801529a <_scanf_float+0x66>
 80153da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80153de:	6022      	str	r2, [r4, #0]
 80153e0:	e7f4      	b.n	80153cc <_scanf_float+0x198>
 80153e2:	f1ba 0f00 	cmp.w	sl, #0
 80153e6:	d10c      	bne.n	8015402 <_scanf_float+0x1ce>
 80153e8:	b977      	cbnz	r7, 8015408 <_scanf_float+0x1d4>
 80153ea:	6822      	ldr	r2, [r4, #0]
 80153ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80153f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80153f4:	d108      	bne.n	8015408 <_scanf_float+0x1d4>
 80153f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80153fa:	6022      	str	r2, [r4, #0]
 80153fc:	f04f 0a01 	mov.w	sl, #1
 8015400:	e7e4      	b.n	80153cc <_scanf_float+0x198>
 8015402:	f1ba 0f02 	cmp.w	sl, #2
 8015406:	d050      	beq.n	80154aa <_scanf_float+0x276>
 8015408:	2d01      	cmp	r5, #1
 801540a:	d002      	beq.n	8015412 <_scanf_float+0x1de>
 801540c:	2d04      	cmp	r5, #4
 801540e:	f47f af44 	bne.w	801529a <_scanf_float+0x66>
 8015412:	3501      	adds	r5, #1
 8015414:	b2ed      	uxtb	r5, r5
 8015416:	e7d9      	b.n	80153cc <_scanf_float+0x198>
 8015418:	f1ba 0f01 	cmp.w	sl, #1
 801541c:	f47f af3d 	bne.w	801529a <_scanf_float+0x66>
 8015420:	f04f 0a02 	mov.w	sl, #2
 8015424:	e7d2      	b.n	80153cc <_scanf_float+0x198>
 8015426:	b975      	cbnz	r5, 8015446 <_scanf_float+0x212>
 8015428:	2f00      	cmp	r7, #0
 801542a:	f47f af37 	bne.w	801529c <_scanf_float+0x68>
 801542e:	6822      	ldr	r2, [r4, #0]
 8015430:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8015434:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8015438:	f040 8103 	bne.w	8015642 <_scanf_float+0x40e>
 801543c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8015440:	6022      	str	r2, [r4, #0]
 8015442:	2501      	movs	r5, #1
 8015444:	e7c2      	b.n	80153cc <_scanf_float+0x198>
 8015446:	2d03      	cmp	r5, #3
 8015448:	d0e3      	beq.n	8015412 <_scanf_float+0x1de>
 801544a:	2d05      	cmp	r5, #5
 801544c:	e7df      	b.n	801540e <_scanf_float+0x1da>
 801544e:	2d02      	cmp	r5, #2
 8015450:	f47f af23 	bne.w	801529a <_scanf_float+0x66>
 8015454:	2503      	movs	r5, #3
 8015456:	e7b9      	b.n	80153cc <_scanf_float+0x198>
 8015458:	2d06      	cmp	r5, #6
 801545a:	f47f af1e 	bne.w	801529a <_scanf_float+0x66>
 801545e:	2507      	movs	r5, #7
 8015460:	e7b4      	b.n	80153cc <_scanf_float+0x198>
 8015462:	6822      	ldr	r2, [r4, #0]
 8015464:	0591      	lsls	r1, r2, #22
 8015466:	f57f af18 	bpl.w	801529a <_scanf_float+0x66>
 801546a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801546e:	6022      	str	r2, [r4, #0]
 8015470:	9702      	str	r7, [sp, #8]
 8015472:	e7ab      	b.n	80153cc <_scanf_float+0x198>
 8015474:	6822      	ldr	r2, [r4, #0]
 8015476:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801547a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801547e:	d005      	beq.n	801548c <_scanf_float+0x258>
 8015480:	0550      	lsls	r0, r2, #21
 8015482:	f57f af0a 	bpl.w	801529a <_scanf_float+0x66>
 8015486:	2f00      	cmp	r7, #0
 8015488:	f000 80db 	beq.w	8015642 <_scanf_float+0x40e>
 801548c:	0591      	lsls	r1, r2, #22
 801548e:	bf58      	it	pl
 8015490:	9902      	ldrpl	r1, [sp, #8]
 8015492:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8015496:	bf58      	it	pl
 8015498:	1a79      	subpl	r1, r7, r1
 801549a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801549e:	bf58      	it	pl
 80154a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80154a4:	6022      	str	r2, [r4, #0]
 80154a6:	2700      	movs	r7, #0
 80154a8:	e790      	b.n	80153cc <_scanf_float+0x198>
 80154aa:	f04f 0a03 	mov.w	sl, #3
 80154ae:	e78d      	b.n	80153cc <_scanf_float+0x198>
 80154b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80154b4:	4649      	mov	r1, r9
 80154b6:	4640      	mov	r0, r8
 80154b8:	4798      	blx	r3
 80154ba:	2800      	cmp	r0, #0
 80154bc:	f43f aedf 	beq.w	801527e <_scanf_float+0x4a>
 80154c0:	e6eb      	b.n	801529a <_scanf_float+0x66>
 80154c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80154c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80154ca:	464a      	mov	r2, r9
 80154cc:	4640      	mov	r0, r8
 80154ce:	4798      	blx	r3
 80154d0:	6923      	ldr	r3, [r4, #16]
 80154d2:	3b01      	subs	r3, #1
 80154d4:	6123      	str	r3, [r4, #16]
 80154d6:	e6eb      	b.n	80152b0 <_scanf_float+0x7c>
 80154d8:	1e6b      	subs	r3, r5, #1
 80154da:	2b06      	cmp	r3, #6
 80154dc:	d824      	bhi.n	8015528 <_scanf_float+0x2f4>
 80154de:	2d02      	cmp	r5, #2
 80154e0:	d836      	bhi.n	8015550 <_scanf_float+0x31c>
 80154e2:	9b01      	ldr	r3, [sp, #4]
 80154e4:	429e      	cmp	r6, r3
 80154e6:	f67f aee7 	bls.w	80152b8 <_scanf_float+0x84>
 80154ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80154ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80154f2:	464a      	mov	r2, r9
 80154f4:	4640      	mov	r0, r8
 80154f6:	4798      	blx	r3
 80154f8:	6923      	ldr	r3, [r4, #16]
 80154fa:	3b01      	subs	r3, #1
 80154fc:	6123      	str	r3, [r4, #16]
 80154fe:	e7f0      	b.n	80154e2 <_scanf_float+0x2ae>
 8015500:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015504:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8015508:	464a      	mov	r2, r9
 801550a:	4640      	mov	r0, r8
 801550c:	4798      	blx	r3
 801550e:	6923      	ldr	r3, [r4, #16]
 8015510:	3b01      	subs	r3, #1
 8015512:	6123      	str	r3, [r4, #16]
 8015514:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015518:	fa5f fa8a 	uxtb.w	sl, sl
 801551c:	f1ba 0f02 	cmp.w	sl, #2
 8015520:	d1ee      	bne.n	8015500 <_scanf_float+0x2cc>
 8015522:	3d03      	subs	r5, #3
 8015524:	b2ed      	uxtb	r5, r5
 8015526:	1b76      	subs	r6, r6, r5
 8015528:	6823      	ldr	r3, [r4, #0]
 801552a:	05da      	lsls	r2, r3, #23
 801552c:	d530      	bpl.n	8015590 <_scanf_float+0x35c>
 801552e:	055b      	lsls	r3, r3, #21
 8015530:	d511      	bpl.n	8015556 <_scanf_float+0x322>
 8015532:	9b01      	ldr	r3, [sp, #4]
 8015534:	429e      	cmp	r6, r3
 8015536:	f67f aebf 	bls.w	80152b8 <_scanf_float+0x84>
 801553a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801553e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8015542:	464a      	mov	r2, r9
 8015544:	4640      	mov	r0, r8
 8015546:	4798      	blx	r3
 8015548:	6923      	ldr	r3, [r4, #16]
 801554a:	3b01      	subs	r3, #1
 801554c:	6123      	str	r3, [r4, #16]
 801554e:	e7f0      	b.n	8015532 <_scanf_float+0x2fe>
 8015550:	46aa      	mov	sl, r5
 8015552:	46b3      	mov	fp, r6
 8015554:	e7de      	b.n	8015514 <_scanf_float+0x2e0>
 8015556:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801555a:	6923      	ldr	r3, [r4, #16]
 801555c:	2965      	cmp	r1, #101	@ 0x65
 801555e:	f103 33ff 	add.w	r3, r3, #4294967295
 8015562:	f106 35ff 	add.w	r5, r6, #4294967295
 8015566:	6123      	str	r3, [r4, #16]
 8015568:	d00c      	beq.n	8015584 <_scanf_float+0x350>
 801556a:	2945      	cmp	r1, #69	@ 0x45
 801556c:	d00a      	beq.n	8015584 <_scanf_float+0x350>
 801556e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015572:	464a      	mov	r2, r9
 8015574:	4640      	mov	r0, r8
 8015576:	4798      	blx	r3
 8015578:	6923      	ldr	r3, [r4, #16]
 801557a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801557e:	3b01      	subs	r3, #1
 8015580:	1eb5      	subs	r5, r6, #2
 8015582:	6123      	str	r3, [r4, #16]
 8015584:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015588:	464a      	mov	r2, r9
 801558a:	4640      	mov	r0, r8
 801558c:	4798      	blx	r3
 801558e:	462e      	mov	r6, r5
 8015590:	6822      	ldr	r2, [r4, #0]
 8015592:	f012 0210 	ands.w	r2, r2, #16
 8015596:	d001      	beq.n	801559c <_scanf_float+0x368>
 8015598:	2000      	movs	r0, #0
 801559a:	e68e      	b.n	80152ba <_scanf_float+0x86>
 801559c:	7032      	strb	r2, [r6, #0]
 801559e:	6823      	ldr	r3, [r4, #0]
 80155a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80155a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80155a8:	d125      	bne.n	80155f6 <_scanf_float+0x3c2>
 80155aa:	9b02      	ldr	r3, [sp, #8]
 80155ac:	429f      	cmp	r7, r3
 80155ae:	d00a      	beq.n	80155c6 <_scanf_float+0x392>
 80155b0:	1bda      	subs	r2, r3, r7
 80155b2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80155b6:	429e      	cmp	r6, r3
 80155b8:	bf28      	it	cs
 80155ba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80155be:	4922      	ldr	r1, [pc, #136]	@ (8015648 <_scanf_float+0x414>)
 80155c0:	4630      	mov	r0, r6
 80155c2:	f000 f93d 	bl	8015840 <siprintf>
 80155c6:	9901      	ldr	r1, [sp, #4]
 80155c8:	2200      	movs	r2, #0
 80155ca:	4640      	mov	r0, r8
 80155cc:	f002 fc94 	bl	8017ef8 <_strtod_r>
 80155d0:	9b03      	ldr	r3, [sp, #12]
 80155d2:	6821      	ldr	r1, [r4, #0]
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	f011 0f02 	tst.w	r1, #2
 80155da:	ec57 6b10 	vmov	r6, r7, d0
 80155de:	f103 0204 	add.w	r2, r3, #4
 80155e2:	d015      	beq.n	8015610 <_scanf_float+0x3dc>
 80155e4:	9903      	ldr	r1, [sp, #12]
 80155e6:	600a      	str	r2, [r1, #0]
 80155e8:	681b      	ldr	r3, [r3, #0]
 80155ea:	e9c3 6700 	strd	r6, r7, [r3]
 80155ee:	68e3      	ldr	r3, [r4, #12]
 80155f0:	3301      	adds	r3, #1
 80155f2:	60e3      	str	r3, [r4, #12]
 80155f4:	e7d0      	b.n	8015598 <_scanf_float+0x364>
 80155f6:	9b04      	ldr	r3, [sp, #16]
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d0e4      	beq.n	80155c6 <_scanf_float+0x392>
 80155fc:	9905      	ldr	r1, [sp, #20]
 80155fe:	230a      	movs	r3, #10
 8015600:	3101      	adds	r1, #1
 8015602:	4640      	mov	r0, r8
 8015604:	f002 fcf8 	bl	8017ff8 <_strtol_r>
 8015608:	9b04      	ldr	r3, [sp, #16]
 801560a:	9e05      	ldr	r6, [sp, #20]
 801560c:	1ac2      	subs	r2, r0, r3
 801560e:	e7d0      	b.n	80155b2 <_scanf_float+0x37e>
 8015610:	f011 0f04 	tst.w	r1, #4
 8015614:	9903      	ldr	r1, [sp, #12]
 8015616:	600a      	str	r2, [r1, #0]
 8015618:	d1e6      	bne.n	80155e8 <_scanf_float+0x3b4>
 801561a:	681d      	ldr	r5, [r3, #0]
 801561c:	4632      	mov	r2, r6
 801561e:	463b      	mov	r3, r7
 8015620:	4630      	mov	r0, r6
 8015622:	4639      	mov	r1, r7
 8015624:	f7eb fa82 	bl	8000b2c <__aeabi_dcmpun>
 8015628:	b128      	cbz	r0, 8015636 <_scanf_float+0x402>
 801562a:	4808      	ldr	r0, [pc, #32]	@ (801564c <_scanf_float+0x418>)
 801562c:	f000 fa5a 	bl	8015ae4 <nanf>
 8015630:	ed85 0a00 	vstr	s0, [r5]
 8015634:	e7db      	b.n	80155ee <_scanf_float+0x3ba>
 8015636:	4630      	mov	r0, r6
 8015638:	4639      	mov	r1, r7
 801563a:	f7eb fad5 	bl	8000be8 <__aeabi_d2f>
 801563e:	6028      	str	r0, [r5, #0]
 8015640:	e7d5      	b.n	80155ee <_scanf_float+0x3ba>
 8015642:	2700      	movs	r7, #0
 8015644:	e62e      	b.n	80152a4 <_scanf_float+0x70>
 8015646:	bf00      	nop
 8015648:	0801b588 	.word	0x0801b588
 801564c:	0801b6c9 	.word	0x0801b6c9

08015650 <std>:
 8015650:	2300      	movs	r3, #0
 8015652:	b510      	push	{r4, lr}
 8015654:	4604      	mov	r4, r0
 8015656:	e9c0 3300 	strd	r3, r3, [r0]
 801565a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801565e:	6083      	str	r3, [r0, #8]
 8015660:	8181      	strh	r1, [r0, #12]
 8015662:	6643      	str	r3, [r0, #100]	@ 0x64
 8015664:	81c2      	strh	r2, [r0, #14]
 8015666:	6183      	str	r3, [r0, #24]
 8015668:	4619      	mov	r1, r3
 801566a:	2208      	movs	r2, #8
 801566c:	305c      	adds	r0, #92	@ 0x5c
 801566e:	f000 f94c 	bl	801590a <memset>
 8015672:	4b0d      	ldr	r3, [pc, #52]	@ (80156a8 <std+0x58>)
 8015674:	6263      	str	r3, [r4, #36]	@ 0x24
 8015676:	4b0d      	ldr	r3, [pc, #52]	@ (80156ac <std+0x5c>)
 8015678:	62a3      	str	r3, [r4, #40]	@ 0x28
 801567a:	4b0d      	ldr	r3, [pc, #52]	@ (80156b0 <std+0x60>)
 801567c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801567e:	4b0d      	ldr	r3, [pc, #52]	@ (80156b4 <std+0x64>)
 8015680:	6323      	str	r3, [r4, #48]	@ 0x30
 8015682:	4b0d      	ldr	r3, [pc, #52]	@ (80156b8 <std+0x68>)
 8015684:	6224      	str	r4, [r4, #32]
 8015686:	429c      	cmp	r4, r3
 8015688:	d006      	beq.n	8015698 <std+0x48>
 801568a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801568e:	4294      	cmp	r4, r2
 8015690:	d002      	beq.n	8015698 <std+0x48>
 8015692:	33d0      	adds	r3, #208	@ 0xd0
 8015694:	429c      	cmp	r4, r3
 8015696:	d105      	bne.n	80156a4 <std+0x54>
 8015698:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801569c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80156a0:	f000 ba0e 	b.w	8015ac0 <__retarget_lock_init_recursive>
 80156a4:	bd10      	pop	{r4, pc}
 80156a6:	bf00      	nop
 80156a8:	08015885 	.word	0x08015885
 80156ac:	080158a7 	.word	0x080158a7
 80156b0:	080158df 	.word	0x080158df
 80156b4:	08015903 	.word	0x08015903
 80156b8:	20006c70 	.word	0x20006c70

080156bc <stdio_exit_handler>:
 80156bc:	4a02      	ldr	r2, [pc, #8]	@ (80156c8 <stdio_exit_handler+0xc>)
 80156be:	4903      	ldr	r1, [pc, #12]	@ (80156cc <stdio_exit_handler+0x10>)
 80156c0:	4803      	ldr	r0, [pc, #12]	@ (80156d0 <stdio_exit_handler+0x14>)
 80156c2:	f000 b869 	b.w	8015798 <_fwalk_sglue>
 80156c6:	bf00      	nop
 80156c8:	2000013c 	.word	0x2000013c
 80156cc:	080183b5 	.word	0x080183b5
 80156d0:	2000014c 	.word	0x2000014c

080156d4 <cleanup_stdio>:
 80156d4:	6841      	ldr	r1, [r0, #4]
 80156d6:	4b0c      	ldr	r3, [pc, #48]	@ (8015708 <cleanup_stdio+0x34>)
 80156d8:	4299      	cmp	r1, r3
 80156da:	b510      	push	{r4, lr}
 80156dc:	4604      	mov	r4, r0
 80156de:	d001      	beq.n	80156e4 <cleanup_stdio+0x10>
 80156e0:	f002 fe68 	bl	80183b4 <_fflush_r>
 80156e4:	68a1      	ldr	r1, [r4, #8]
 80156e6:	4b09      	ldr	r3, [pc, #36]	@ (801570c <cleanup_stdio+0x38>)
 80156e8:	4299      	cmp	r1, r3
 80156ea:	d002      	beq.n	80156f2 <cleanup_stdio+0x1e>
 80156ec:	4620      	mov	r0, r4
 80156ee:	f002 fe61 	bl	80183b4 <_fflush_r>
 80156f2:	68e1      	ldr	r1, [r4, #12]
 80156f4:	4b06      	ldr	r3, [pc, #24]	@ (8015710 <cleanup_stdio+0x3c>)
 80156f6:	4299      	cmp	r1, r3
 80156f8:	d004      	beq.n	8015704 <cleanup_stdio+0x30>
 80156fa:	4620      	mov	r0, r4
 80156fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015700:	f002 be58 	b.w	80183b4 <_fflush_r>
 8015704:	bd10      	pop	{r4, pc}
 8015706:	bf00      	nop
 8015708:	20006c70 	.word	0x20006c70
 801570c:	20006cd8 	.word	0x20006cd8
 8015710:	20006d40 	.word	0x20006d40

08015714 <global_stdio_init.part.0>:
 8015714:	b510      	push	{r4, lr}
 8015716:	4b0b      	ldr	r3, [pc, #44]	@ (8015744 <global_stdio_init.part.0+0x30>)
 8015718:	4c0b      	ldr	r4, [pc, #44]	@ (8015748 <global_stdio_init.part.0+0x34>)
 801571a:	4a0c      	ldr	r2, [pc, #48]	@ (801574c <global_stdio_init.part.0+0x38>)
 801571c:	601a      	str	r2, [r3, #0]
 801571e:	4620      	mov	r0, r4
 8015720:	2200      	movs	r2, #0
 8015722:	2104      	movs	r1, #4
 8015724:	f7ff ff94 	bl	8015650 <std>
 8015728:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801572c:	2201      	movs	r2, #1
 801572e:	2109      	movs	r1, #9
 8015730:	f7ff ff8e 	bl	8015650 <std>
 8015734:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015738:	2202      	movs	r2, #2
 801573a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801573e:	2112      	movs	r1, #18
 8015740:	f7ff bf86 	b.w	8015650 <std>
 8015744:	20006da8 	.word	0x20006da8
 8015748:	20006c70 	.word	0x20006c70
 801574c:	080156bd 	.word	0x080156bd

08015750 <__sfp_lock_acquire>:
 8015750:	4801      	ldr	r0, [pc, #4]	@ (8015758 <__sfp_lock_acquire+0x8>)
 8015752:	f000 b9b6 	b.w	8015ac2 <__retarget_lock_acquire_recursive>
 8015756:	bf00      	nop
 8015758:	20006db1 	.word	0x20006db1

0801575c <__sfp_lock_release>:
 801575c:	4801      	ldr	r0, [pc, #4]	@ (8015764 <__sfp_lock_release+0x8>)
 801575e:	f000 b9b1 	b.w	8015ac4 <__retarget_lock_release_recursive>
 8015762:	bf00      	nop
 8015764:	20006db1 	.word	0x20006db1

08015768 <__sinit>:
 8015768:	b510      	push	{r4, lr}
 801576a:	4604      	mov	r4, r0
 801576c:	f7ff fff0 	bl	8015750 <__sfp_lock_acquire>
 8015770:	6a23      	ldr	r3, [r4, #32]
 8015772:	b11b      	cbz	r3, 801577c <__sinit+0x14>
 8015774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015778:	f7ff bff0 	b.w	801575c <__sfp_lock_release>
 801577c:	4b04      	ldr	r3, [pc, #16]	@ (8015790 <__sinit+0x28>)
 801577e:	6223      	str	r3, [r4, #32]
 8015780:	4b04      	ldr	r3, [pc, #16]	@ (8015794 <__sinit+0x2c>)
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	2b00      	cmp	r3, #0
 8015786:	d1f5      	bne.n	8015774 <__sinit+0xc>
 8015788:	f7ff ffc4 	bl	8015714 <global_stdio_init.part.0>
 801578c:	e7f2      	b.n	8015774 <__sinit+0xc>
 801578e:	bf00      	nop
 8015790:	080156d5 	.word	0x080156d5
 8015794:	20006da8 	.word	0x20006da8

08015798 <_fwalk_sglue>:
 8015798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801579c:	4607      	mov	r7, r0
 801579e:	4688      	mov	r8, r1
 80157a0:	4614      	mov	r4, r2
 80157a2:	2600      	movs	r6, #0
 80157a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80157a8:	f1b9 0901 	subs.w	r9, r9, #1
 80157ac:	d505      	bpl.n	80157ba <_fwalk_sglue+0x22>
 80157ae:	6824      	ldr	r4, [r4, #0]
 80157b0:	2c00      	cmp	r4, #0
 80157b2:	d1f7      	bne.n	80157a4 <_fwalk_sglue+0xc>
 80157b4:	4630      	mov	r0, r6
 80157b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80157ba:	89ab      	ldrh	r3, [r5, #12]
 80157bc:	2b01      	cmp	r3, #1
 80157be:	d907      	bls.n	80157d0 <_fwalk_sglue+0x38>
 80157c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80157c4:	3301      	adds	r3, #1
 80157c6:	d003      	beq.n	80157d0 <_fwalk_sglue+0x38>
 80157c8:	4629      	mov	r1, r5
 80157ca:	4638      	mov	r0, r7
 80157cc:	47c0      	blx	r8
 80157ce:	4306      	orrs	r6, r0
 80157d0:	3568      	adds	r5, #104	@ 0x68
 80157d2:	e7e9      	b.n	80157a8 <_fwalk_sglue+0x10>

080157d4 <sniprintf>:
 80157d4:	b40c      	push	{r2, r3}
 80157d6:	b530      	push	{r4, r5, lr}
 80157d8:	4b18      	ldr	r3, [pc, #96]	@ (801583c <sniprintf+0x68>)
 80157da:	1e0c      	subs	r4, r1, #0
 80157dc:	681d      	ldr	r5, [r3, #0]
 80157de:	b09d      	sub	sp, #116	@ 0x74
 80157e0:	da08      	bge.n	80157f4 <sniprintf+0x20>
 80157e2:	238b      	movs	r3, #139	@ 0x8b
 80157e4:	602b      	str	r3, [r5, #0]
 80157e6:	f04f 30ff 	mov.w	r0, #4294967295
 80157ea:	b01d      	add	sp, #116	@ 0x74
 80157ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80157f0:	b002      	add	sp, #8
 80157f2:	4770      	bx	lr
 80157f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80157f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80157fc:	f04f 0300 	mov.w	r3, #0
 8015800:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015802:	bf14      	ite	ne
 8015804:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015808:	4623      	moveq	r3, r4
 801580a:	9304      	str	r3, [sp, #16]
 801580c:	9307      	str	r3, [sp, #28]
 801580e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015812:	9002      	str	r0, [sp, #8]
 8015814:	9006      	str	r0, [sp, #24]
 8015816:	f8ad 3016 	strh.w	r3, [sp, #22]
 801581a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801581c:	ab21      	add	r3, sp, #132	@ 0x84
 801581e:	a902      	add	r1, sp, #8
 8015820:	4628      	mov	r0, r5
 8015822:	9301      	str	r3, [sp, #4]
 8015824:	f002 fc46 	bl	80180b4 <_svfiprintf_r>
 8015828:	1c43      	adds	r3, r0, #1
 801582a:	bfbc      	itt	lt
 801582c:	238b      	movlt	r3, #139	@ 0x8b
 801582e:	602b      	strlt	r3, [r5, #0]
 8015830:	2c00      	cmp	r4, #0
 8015832:	d0da      	beq.n	80157ea <sniprintf+0x16>
 8015834:	9b02      	ldr	r3, [sp, #8]
 8015836:	2200      	movs	r2, #0
 8015838:	701a      	strb	r2, [r3, #0]
 801583a:	e7d6      	b.n	80157ea <sniprintf+0x16>
 801583c:	20000148 	.word	0x20000148

08015840 <siprintf>:
 8015840:	b40e      	push	{r1, r2, r3}
 8015842:	b510      	push	{r4, lr}
 8015844:	b09d      	sub	sp, #116	@ 0x74
 8015846:	ab1f      	add	r3, sp, #124	@ 0x7c
 8015848:	9002      	str	r0, [sp, #8]
 801584a:	9006      	str	r0, [sp, #24]
 801584c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015850:	480a      	ldr	r0, [pc, #40]	@ (801587c <siprintf+0x3c>)
 8015852:	9107      	str	r1, [sp, #28]
 8015854:	9104      	str	r1, [sp, #16]
 8015856:	490a      	ldr	r1, [pc, #40]	@ (8015880 <siprintf+0x40>)
 8015858:	f853 2b04 	ldr.w	r2, [r3], #4
 801585c:	9105      	str	r1, [sp, #20]
 801585e:	2400      	movs	r4, #0
 8015860:	a902      	add	r1, sp, #8
 8015862:	6800      	ldr	r0, [r0, #0]
 8015864:	9301      	str	r3, [sp, #4]
 8015866:	941b      	str	r4, [sp, #108]	@ 0x6c
 8015868:	f002 fc24 	bl	80180b4 <_svfiprintf_r>
 801586c:	9b02      	ldr	r3, [sp, #8]
 801586e:	701c      	strb	r4, [r3, #0]
 8015870:	b01d      	add	sp, #116	@ 0x74
 8015872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015876:	b003      	add	sp, #12
 8015878:	4770      	bx	lr
 801587a:	bf00      	nop
 801587c:	20000148 	.word	0x20000148
 8015880:	ffff0208 	.word	0xffff0208

08015884 <__sread>:
 8015884:	b510      	push	{r4, lr}
 8015886:	460c      	mov	r4, r1
 8015888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801588c:	f000 f8ca 	bl	8015a24 <_read_r>
 8015890:	2800      	cmp	r0, #0
 8015892:	bfab      	itete	ge
 8015894:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015896:	89a3      	ldrhlt	r3, [r4, #12]
 8015898:	181b      	addge	r3, r3, r0
 801589a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801589e:	bfac      	ite	ge
 80158a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80158a2:	81a3      	strhlt	r3, [r4, #12]
 80158a4:	bd10      	pop	{r4, pc}

080158a6 <__swrite>:
 80158a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80158aa:	461f      	mov	r7, r3
 80158ac:	898b      	ldrh	r3, [r1, #12]
 80158ae:	05db      	lsls	r3, r3, #23
 80158b0:	4605      	mov	r5, r0
 80158b2:	460c      	mov	r4, r1
 80158b4:	4616      	mov	r6, r2
 80158b6:	d505      	bpl.n	80158c4 <__swrite+0x1e>
 80158b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80158bc:	2302      	movs	r3, #2
 80158be:	2200      	movs	r2, #0
 80158c0:	f000 f89e 	bl	8015a00 <_lseek_r>
 80158c4:	89a3      	ldrh	r3, [r4, #12]
 80158c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80158ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80158ce:	81a3      	strh	r3, [r4, #12]
 80158d0:	4632      	mov	r2, r6
 80158d2:	463b      	mov	r3, r7
 80158d4:	4628      	mov	r0, r5
 80158d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80158da:	f000 b8b5 	b.w	8015a48 <_write_r>

080158de <__sseek>:
 80158de:	b510      	push	{r4, lr}
 80158e0:	460c      	mov	r4, r1
 80158e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80158e6:	f000 f88b 	bl	8015a00 <_lseek_r>
 80158ea:	1c43      	adds	r3, r0, #1
 80158ec:	89a3      	ldrh	r3, [r4, #12]
 80158ee:	bf15      	itete	ne
 80158f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80158f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80158f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80158fa:	81a3      	strheq	r3, [r4, #12]
 80158fc:	bf18      	it	ne
 80158fe:	81a3      	strhne	r3, [r4, #12]
 8015900:	bd10      	pop	{r4, pc}

08015902 <__sclose>:
 8015902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015906:	f000 b80d 	b.w	8015924 <_close_r>

0801590a <memset>:
 801590a:	4402      	add	r2, r0
 801590c:	4603      	mov	r3, r0
 801590e:	4293      	cmp	r3, r2
 8015910:	d100      	bne.n	8015914 <memset+0xa>
 8015912:	4770      	bx	lr
 8015914:	f803 1b01 	strb.w	r1, [r3], #1
 8015918:	e7f9      	b.n	801590e <memset+0x4>
	...

0801591c <_localeconv_r>:
 801591c:	4800      	ldr	r0, [pc, #0]	@ (8015920 <_localeconv_r+0x4>)
 801591e:	4770      	bx	lr
 8015920:	20000288 	.word	0x20000288

08015924 <_close_r>:
 8015924:	b538      	push	{r3, r4, r5, lr}
 8015926:	4d06      	ldr	r5, [pc, #24]	@ (8015940 <_close_r+0x1c>)
 8015928:	2300      	movs	r3, #0
 801592a:	4604      	mov	r4, r0
 801592c:	4608      	mov	r0, r1
 801592e:	602b      	str	r3, [r5, #0]
 8015930:	f7ee ff20 	bl	8004774 <_close>
 8015934:	1c43      	adds	r3, r0, #1
 8015936:	d102      	bne.n	801593e <_close_r+0x1a>
 8015938:	682b      	ldr	r3, [r5, #0]
 801593a:	b103      	cbz	r3, 801593e <_close_r+0x1a>
 801593c:	6023      	str	r3, [r4, #0]
 801593e:	bd38      	pop	{r3, r4, r5, pc}
 8015940:	20006dac 	.word	0x20006dac

08015944 <_reclaim_reent>:
 8015944:	4b2d      	ldr	r3, [pc, #180]	@ (80159fc <_reclaim_reent+0xb8>)
 8015946:	681b      	ldr	r3, [r3, #0]
 8015948:	4283      	cmp	r3, r0
 801594a:	b570      	push	{r4, r5, r6, lr}
 801594c:	4604      	mov	r4, r0
 801594e:	d053      	beq.n	80159f8 <_reclaim_reent+0xb4>
 8015950:	69c3      	ldr	r3, [r0, #28]
 8015952:	b31b      	cbz	r3, 801599c <_reclaim_reent+0x58>
 8015954:	68db      	ldr	r3, [r3, #12]
 8015956:	b163      	cbz	r3, 8015972 <_reclaim_reent+0x2e>
 8015958:	2500      	movs	r5, #0
 801595a:	69e3      	ldr	r3, [r4, #28]
 801595c:	68db      	ldr	r3, [r3, #12]
 801595e:	5959      	ldr	r1, [r3, r5]
 8015960:	b9b1      	cbnz	r1, 8015990 <_reclaim_reent+0x4c>
 8015962:	3504      	adds	r5, #4
 8015964:	2d80      	cmp	r5, #128	@ 0x80
 8015966:	d1f8      	bne.n	801595a <_reclaim_reent+0x16>
 8015968:	69e3      	ldr	r3, [r4, #28]
 801596a:	4620      	mov	r0, r4
 801596c:	68d9      	ldr	r1, [r3, #12]
 801596e:	f000 ff17 	bl	80167a0 <_free_r>
 8015972:	69e3      	ldr	r3, [r4, #28]
 8015974:	6819      	ldr	r1, [r3, #0]
 8015976:	b111      	cbz	r1, 801597e <_reclaim_reent+0x3a>
 8015978:	4620      	mov	r0, r4
 801597a:	f000 ff11 	bl	80167a0 <_free_r>
 801597e:	69e3      	ldr	r3, [r4, #28]
 8015980:	689d      	ldr	r5, [r3, #8]
 8015982:	b15d      	cbz	r5, 801599c <_reclaim_reent+0x58>
 8015984:	4629      	mov	r1, r5
 8015986:	4620      	mov	r0, r4
 8015988:	682d      	ldr	r5, [r5, #0]
 801598a:	f000 ff09 	bl	80167a0 <_free_r>
 801598e:	e7f8      	b.n	8015982 <_reclaim_reent+0x3e>
 8015990:	680e      	ldr	r6, [r1, #0]
 8015992:	4620      	mov	r0, r4
 8015994:	f000 ff04 	bl	80167a0 <_free_r>
 8015998:	4631      	mov	r1, r6
 801599a:	e7e1      	b.n	8015960 <_reclaim_reent+0x1c>
 801599c:	6961      	ldr	r1, [r4, #20]
 801599e:	b111      	cbz	r1, 80159a6 <_reclaim_reent+0x62>
 80159a0:	4620      	mov	r0, r4
 80159a2:	f000 fefd 	bl	80167a0 <_free_r>
 80159a6:	69e1      	ldr	r1, [r4, #28]
 80159a8:	b111      	cbz	r1, 80159b0 <_reclaim_reent+0x6c>
 80159aa:	4620      	mov	r0, r4
 80159ac:	f000 fef8 	bl	80167a0 <_free_r>
 80159b0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80159b2:	b111      	cbz	r1, 80159ba <_reclaim_reent+0x76>
 80159b4:	4620      	mov	r0, r4
 80159b6:	f000 fef3 	bl	80167a0 <_free_r>
 80159ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80159bc:	b111      	cbz	r1, 80159c4 <_reclaim_reent+0x80>
 80159be:	4620      	mov	r0, r4
 80159c0:	f000 feee 	bl	80167a0 <_free_r>
 80159c4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80159c6:	b111      	cbz	r1, 80159ce <_reclaim_reent+0x8a>
 80159c8:	4620      	mov	r0, r4
 80159ca:	f000 fee9 	bl	80167a0 <_free_r>
 80159ce:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80159d0:	b111      	cbz	r1, 80159d8 <_reclaim_reent+0x94>
 80159d2:	4620      	mov	r0, r4
 80159d4:	f000 fee4 	bl	80167a0 <_free_r>
 80159d8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80159da:	b111      	cbz	r1, 80159e2 <_reclaim_reent+0x9e>
 80159dc:	4620      	mov	r0, r4
 80159de:	f000 fedf 	bl	80167a0 <_free_r>
 80159e2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80159e4:	b111      	cbz	r1, 80159ec <_reclaim_reent+0xa8>
 80159e6:	4620      	mov	r0, r4
 80159e8:	f000 feda 	bl	80167a0 <_free_r>
 80159ec:	6a23      	ldr	r3, [r4, #32]
 80159ee:	b11b      	cbz	r3, 80159f8 <_reclaim_reent+0xb4>
 80159f0:	4620      	mov	r0, r4
 80159f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80159f6:	4718      	bx	r3
 80159f8:	bd70      	pop	{r4, r5, r6, pc}
 80159fa:	bf00      	nop
 80159fc:	20000148 	.word	0x20000148

08015a00 <_lseek_r>:
 8015a00:	b538      	push	{r3, r4, r5, lr}
 8015a02:	4d07      	ldr	r5, [pc, #28]	@ (8015a20 <_lseek_r+0x20>)
 8015a04:	4604      	mov	r4, r0
 8015a06:	4608      	mov	r0, r1
 8015a08:	4611      	mov	r1, r2
 8015a0a:	2200      	movs	r2, #0
 8015a0c:	602a      	str	r2, [r5, #0]
 8015a0e:	461a      	mov	r2, r3
 8015a10:	f7ee fed7 	bl	80047c2 <_lseek>
 8015a14:	1c43      	adds	r3, r0, #1
 8015a16:	d102      	bne.n	8015a1e <_lseek_r+0x1e>
 8015a18:	682b      	ldr	r3, [r5, #0]
 8015a1a:	b103      	cbz	r3, 8015a1e <_lseek_r+0x1e>
 8015a1c:	6023      	str	r3, [r4, #0]
 8015a1e:	bd38      	pop	{r3, r4, r5, pc}
 8015a20:	20006dac 	.word	0x20006dac

08015a24 <_read_r>:
 8015a24:	b538      	push	{r3, r4, r5, lr}
 8015a26:	4d07      	ldr	r5, [pc, #28]	@ (8015a44 <_read_r+0x20>)
 8015a28:	4604      	mov	r4, r0
 8015a2a:	4608      	mov	r0, r1
 8015a2c:	4611      	mov	r1, r2
 8015a2e:	2200      	movs	r2, #0
 8015a30:	602a      	str	r2, [r5, #0]
 8015a32:	461a      	mov	r2, r3
 8015a34:	f7ee fe65 	bl	8004702 <_read>
 8015a38:	1c43      	adds	r3, r0, #1
 8015a3a:	d102      	bne.n	8015a42 <_read_r+0x1e>
 8015a3c:	682b      	ldr	r3, [r5, #0]
 8015a3e:	b103      	cbz	r3, 8015a42 <_read_r+0x1e>
 8015a40:	6023      	str	r3, [r4, #0]
 8015a42:	bd38      	pop	{r3, r4, r5, pc}
 8015a44:	20006dac 	.word	0x20006dac

08015a48 <_write_r>:
 8015a48:	b538      	push	{r3, r4, r5, lr}
 8015a4a:	4d07      	ldr	r5, [pc, #28]	@ (8015a68 <_write_r+0x20>)
 8015a4c:	4604      	mov	r4, r0
 8015a4e:	4608      	mov	r0, r1
 8015a50:	4611      	mov	r1, r2
 8015a52:	2200      	movs	r2, #0
 8015a54:	602a      	str	r2, [r5, #0]
 8015a56:	461a      	mov	r2, r3
 8015a58:	f7ee fe70 	bl	800473c <_write>
 8015a5c:	1c43      	adds	r3, r0, #1
 8015a5e:	d102      	bne.n	8015a66 <_write_r+0x1e>
 8015a60:	682b      	ldr	r3, [r5, #0]
 8015a62:	b103      	cbz	r3, 8015a66 <_write_r+0x1e>
 8015a64:	6023      	str	r3, [r4, #0]
 8015a66:	bd38      	pop	{r3, r4, r5, pc}
 8015a68:	20006dac 	.word	0x20006dac

08015a6c <__errno>:
 8015a6c:	4b01      	ldr	r3, [pc, #4]	@ (8015a74 <__errno+0x8>)
 8015a6e:	6818      	ldr	r0, [r3, #0]
 8015a70:	4770      	bx	lr
 8015a72:	bf00      	nop
 8015a74:	20000148 	.word	0x20000148

08015a78 <__libc_init_array>:
 8015a78:	b570      	push	{r4, r5, r6, lr}
 8015a7a:	4d0d      	ldr	r5, [pc, #52]	@ (8015ab0 <__libc_init_array+0x38>)
 8015a7c:	4c0d      	ldr	r4, [pc, #52]	@ (8015ab4 <__libc_init_array+0x3c>)
 8015a7e:	1b64      	subs	r4, r4, r5
 8015a80:	10a4      	asrs	r4, r4, #2
 8015a82:	2600      	movs	r6, #0
 8015a84:	42a6      	cmp	r6, r4
 8015a86:	d109      	bne.n	8015a9c <__libc_init_array+0x24>
 8015a88:	4d0b      	ldr	r5, [pc, #44]	@ (8015ab8 <__libc_init_array+0x40>)
 8015a8a:	4c0c      	ldr	r4, [pc, #48]	@ (8015abc <__libc_init_array+0x44>)
 8015a8c:	f003 fbba 	bl	8019204 <_init>
 8015a90:	1b64      	subs	r4, r4, r5
 8015a92:	10a4      	asrs	r4, r4, #2
 8015a94:	2600      	movs	r6, #0
 8015a96:	42a6      	cmp	r6, r4
 8015a98:	d105      	bne.n	8015aa6 <__libc_init_array+0x2e>
 8015a9a:	bd70      	pop	{r4, r5, r6, pc}
 8015a9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8015aa0:	4798      	blx	r3
 8015aa2:	3601      	adds	r6, #1
 8015aa4:	e7ee      	b.n	8015a84 <__libc_init_array+0xc>
 8015aa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8015aaa:	4798      	blx	r3
 8015aac:	3601      	adds	r6, #1
 8015aae:	e7f2      	b.n	8015a96 <__libc_init_array+0x1e>
 8015ab0:	0801b984 	.word	0x0801b984
 8015ab4:	0801b984 	.word	0x0801b984
 8015ab8:	0801b984 	.word	0x0801b984
 8015abc:	0801b988 	.word	0x0801b988

08015ac0 <__retarget_lock_init_recursive>:
 8015ac0:	4770      	bx	lr

08015ac2 <__retarget_lock_acquire_recursive>:
 8015ac2:	4770      	bx	lr

08015ac4 <__retarget_lock_release_recursive>:
 8015ac4:	4770      	bx	lr

08015ac6 <memcpy>:
 8015ac6:	440a      	add	r2, r1
 8015ac8:	4291      	cmp	r1, r2
 8015aca:	f100 33ff 	add.w	r3, r0, #4294967295
 8015ace:	d100      	bne.n	8015ad2 <memcpy+0xc>
 8015ad0:	4770      	bx	lr
 8015ad2:	b510      	push	{r4, lr}
 8015ad4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015ad8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015adc:	4291      	cmp	r1, r2
 8015ade:	d1f9      	bne.n	8015ad4 <memcpy+0xe>
 8015ae0:	bd10      	pop	{r4, pc}
	...

08015ae4 <nanf>:
 8015ae4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8015aec <nanf+0x8>
 8015ae8:	4770      	bx	lr
 8015aea:	bf00      	nop
 8015aec:	7fc00000 	.word	0x7fc00000

08015af0 <quorem>:
 8015af0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015af4:	6903      	ldr	r3, [r0, #16]
 8015af6:	690c      	ldr	r4, [r1, #16]
 8015af8:	42a3      	cmp	r3, r4
 8015afa:	4607      	mov	r7, r0
 8015afc:	db7e      	blt.n	8015bfc <quorem+0x10c>
 8015afe:	3c01      	subs	r4, #1
 8015b00:	f101 0814 	add.w	r8, r1, #20
 8015b04:	00a3      	lsls	r3, r4, #2
 8015b06:	f100 0514 	add.w	r5, r0, #20
 8015b0a:	9300      	str	r3, [sp, #0]
 8015b0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015b10:	9301      	str	r3, [sp, #4]
 8015b12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015b16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015b1a:	3301      	adds	r3, #1
 8015b1c:	429a      	cmp	r2, r3
 8015b1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015b22:	fbb2 f6f3 	udiv	r6, r2, r3
 8015b26:	d32e      	bcc.n	8015b86 <quorem+0x96>
 8015b28:	f04f 0a00 	mov.w	sl, #0
 8015b2c:	46c4      	mov	ip, r8
 8015b2e:	46ae      	mov	lr, r5
 8015b30:	46d3      	mov	fp, sl
 8015b32:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015b36:	b298      	uxth	r0, r3
 8015b38:	fb06 a000 	mla	r0, r6, r0, sl
 8015b3c:	0c02      	lsrs	r2, r0, #16
 8015b3e:	0c1b      	lsrs	r3, r3, #16
 8015b40:	fb06 2303 	mla	r3, r6, r3, r2
 8015b44:	f8de 2000 	ldr.w	r2, [lr]
 8015b48:	b280      	uxth	r0, r0
 8015b4a:	b292      	uxth	r2, r2
 8015b4c:	1a12      	subs	r2, r2, r0
 8015b4e:	445a      	add	r2, fp
 8015b50:	f8de 0000 	ldr.w	r0, [lr]
 8015b54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015b58:	b29b      	uxth	r3, r3
 8015b5a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015b5e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015b62:	b292      	uxth	r2, r2
 8015b64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015b68:	45e1      	cmp	r9, ip
 8015b6a:	f84e 2b04 	str.w	r2, [lr], #4
 8015b6e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015b72:	d2de      	bcs.n	8015b32 <quorem+0x42>
 8015b74:	9b00      	ldr	r3, [sp, #0]
 8015b76:	58eb      	ldr	r3, [r5, r3]
 8015b78:	b92b      	cbnz	r3, 8015b86 <quorem+0x96>
 8015b7a:	9b01      	ldr	r3, [sp, #4]
 8015b7c:	3b04      	subs	r3, #4
 8015b7e:	429d      	cmp	r5, r3
 8015b80:	461a      	mov	r2, r3
 8015b82:	d32f      	bcc.n	8015be4 <quorem+0xf4>
 8015b84:	613c      	str	r4, [r7, #16]
 8015b86:	4638      	mov	r0, r7
 8015b88:	f001 f9c6 	bl	8016f18 <__mcmp>
 8015b8c:	2800      	cmp	r0, #0
 8015b8e:	db25      	blt.n	8015bdc <quorem+0xec>
 8015b90:	4629      	mov	r1, r5
 8015b92:	2000      	movs	r0, #0
 8015b94:	f858 2b04 	ldr.w	r2, [r8], #4
 8015b98:	f8d1 c000 	ldr.w	ip, [r1]
 8015b9c:	fa1f fe82 	uxth.w	lr, r2
 8015ba0:	fa1f f38c 	uxth.w	r3, ip
 8015ba4:	eba3 030e 	sub.w	r3, r3, lr
 8015ba8:	4403      	add	r3, r0
 8015baa:	0c12      	lsrs	r2, r2, #16
 8015bac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015bb0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015bb4:	b29b      	uxth	r3, r3
 8015bb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015bba:	45c1      	cmp	r9, r8
 8015bbc:	f841 3b04 	str.w	r3, [r1], #4
 8015bc0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015bc4:	d2e6      	bcs.n	8015b94 <quorem+0xa4>
 8015bc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015bca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015bce:	b922      	cbnz	r2, 8015bda <quorem+0xea>
 8015bd0:	3b04      	subs	r3, #4
 8015bd2:	429d      	cmp	r5, r3
 8015bd4:	461a      	mov	r2, r3
 8015bd6:	d30b      	bcc.n	8015bf0 <quorem+0x100>
 8015bd8:	613c      	str	r4, [r7, #16]
 8015bda:	3601      	adds	r6, #1
 8015bdc:	4630      	mov	r0, r6
 8015bde:	b003      	add	sp, #12
 8015be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015be4:	6812      	ldr	r2, [r2, #0]
 8015be6:	3b04      	subs	r3, #4
 8015be8:	2a00      	cmp	r2, #0
 8015bea:	d1cb      	bne.n	8015b84 <quorem+0x94>
 8015bec:	3c01      	subs	r4, #1
 8015bee:	e7c6      	b.n	8015b7e <quorem+0x8e>
 8015bf0:	6812      	ldr	r2, [r2, #0]
 8015bf2:	3b04      	subs	r3, #4
 8015bf4:	2a00      	cmp	r2, #0
 8015bf6:	d1ef      	bne.n	8015bd8 <quorem+0xe8>
 8015bf8:	3c01      	subs	r4, #1
 8015bfa:	e7ea      	b.n	8015bd2 <quorem+0xe2>
 8015bfc:	2000      	movs	r0, #0
 8015bfe:	e7ee      	b.n	8015bde <quorem+0xee>

08015c00 <_dtoa_r>:
 8015c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c04:	69c7      	ldr	r7, [r0, #28]
 8015c06:	b097      	sub	sp, #92	@ 0x5c
 8015c08:	ed8d 0b04 	vstr	d0, [sp, #16]
 8015c0c:	ec55 4b10 	vmov	r4, r5, d0
 8015c10:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8015c12:	9107      	str	r1, [sp, #28]
 8015c14:	4681      	mov	r9, r0
 8015c16:	920c      	str	r2, [sp, #48]	@ 0x30
 8015c18:	9311      	str	r3, [sp, #68]	@ 0x44
 8015c1a:	b97f      	cbnz	r7, 8015c3c <_dtoa_r+0x3c>
 8015c1c:	2010      	movs	r0, #16
 8015c1e:	f000 fe09 	bl	8016834 <malloc>
 8015c22:	4602      	mov	r2, r0
 8015c24:	f8c9 001c 	str.w	r0, [r9, #28]
 8015c28:	b920      	cbnz	r0, 8015c34 <_dtoa_r+0x34>
 8015c2a:	4ba9      	ldr	r3, [pc, #676]	@ (8015ed0 <_dtoa_r+0x2d0>)
 8015c2c:	21ef      	movs	r1, #239	@ 0xef
 8015c2e:	48a9      	ldr	r0, [pc, #676]	@ (8015ed4 <_dtoa_r+0x2d4>)
 8015c30:	f002 fc2e 	bl	8018490 <__assert_func>
 8015c34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8015c38:	6007      	str	r7, [r0, #0]
 8015c3a:	60c7      	str	r7, [r0, #12]
 8015c3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015c40:	6819      	ldr	r1, [r3, #0]
 8015c42:	b159      	cbz	r1, 8015c5c <_dtoa_r+0x5c>
 8015c44:	685a      	ldr	r2, [r3, #4]
 8015c46:	604a      	str	r2, [r1, #4]
 8015c48:	2301      	movs	r3, #1
 8015c4a:	4093      	lsls	r3, r2
 8015c4c:	608b      	str	r3, [r1, #8]
 8015c4e:	4648      	mov	r0, r9
 8015c50:	f000 fee6 	bl	8016a20 <_Bfree>
 8015c54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015c58:	2200      	movs	r2, #0
 8015c5a:	601a      	str	r2, [r3, #0]
 8015c5c:	1e2b      	subs	r3, r5, #0
 8015c5e:	bfb9      	ittee	lt
 8015c60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8015c64:	9305      	strlt	r3, [sp, #20]
 8015c66:	2300      	movge	r3, #0
 8015c68:	6033      	strge	r3, [r6, #0]
 8015c6a:	9f05      	ldr	r7, [sp, #20]
 8015c6c:	4b9a      	ldr	r3, [pc, #616]	@ (8015ed8 <_dtoa_r+0x2d8>)
 8015c6e:	bfbc      	itt	lt
 8015c70:	2201      	movlt	r2, #1
 8015c72:	6032      	strlt	r2, [r6, #0]
 8015c74:	43bb      	bics	r3, r7
 8015c76:	d112      	bne.n	8015c9e <_dtoa_r+0x9e>
 8015c78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015c7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8015c7e:	6013      	str	r3, [r2, #0]
 8015c80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015c84:	4323      	orrs	r3, r4
 8015c86:	f000 855a 	beq.w	801673e <_dtoa_r+0xb3e>
 8015c8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015c8c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015eec <_dtoa_r+0x2ec>
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	f000 855c 	beq.w	801674e <_dtoa_r+0xb4e>
 8015c96:	f10a 0303 	add.w	r3, sl, #3
 8015c9a:	f000 bd56 	b.w	801674a <_dtoa_r+0xb4a>
 8015c9e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015ca2:	2200      	movs	r2, #0
 8015ca4:	ec51 0b17 	vmov	r0, r1, d7
 8015ca8:	2300      	movs	r3, #0
 8015caa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8015cae:	f7ea ff0b 	bl	8000ac8 <__aeabi_dcmpeq>
 8015cb2:	4680      	mov	r8, r0
 8015cb4:	b158      	cbz	r0, 8015cce <_dtoa_r+0xce>
 8015cb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015cb8:	2301      	movs	r3, #1
 8015cba:	6013      	str	r3, [r2, #0]
 8015cbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015cbe:	b113      	cbz	r3, 8015cc6 <_dtoa_r+0xc6>
 8015cc0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015cc2:	4b86      	ldr	r3, [pc, #536]	@ (8015edc <_dtoa_r+0x2dc>)
 8015cc4:	6013      	str	r3, [r2, #0]
 8015cc6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015ef0 <_dtoa_r+0x2f0>
 8015cca:	f000 bd40 	b.w	801674e <_dtoa_r+0xb4e>
 8015cce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8015cd2:	aa14      	add	r2, sp, #80	@ 0x50
 8015cd4:	a915      	add	r1, sp, #84	@ 0x54
 8015cd6:	4648      	mov	r0, r9
 8015cd8:	f001 fa3e 	bl	8017158 <__d2b>
 8015cdc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015ce0:	9002      	str	r0, [sp, #8]
 8015ce2:	2e00      	cmp	r6, #0
 8015ce4:	d078      	beq.n	8015dd8 <_dtoa_r+0x1d8>
 8015ce6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015ce8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8015cec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015cf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015cf4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015cf8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8015cfc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015d00:	4619      	mov	r1, r3
 8015d02:	2200      	movs	r2, #0
 8015d04:	4b76      	ldr	r3, [pc, #472]	@ (8015ee0 <_dtoa_r+0x2e0>)
 8015d06:	f7ea fabf 	bl	8000288 <__aeabi_dsub>
 8015d0a:	a36b      	add	r3, pc, #428	@ (adr r3, 8015eb8 <_dtoa_r+0x2b8>)
 8015d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d10:	f7ea fc72 	bl	80005f8 <__aeabi_dmul>
 8015d14:	a36a      	add	r3, pc, #424	@ (adr r3, 8015ec0 <_dtoa_r+0x2c0>)
 8015d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d1a:	f7ea fab7 	bl	800028c <__adddf3>
 8015d1e:	4604      	mov	r4, r0
 8015d20:	4630      	mov	r0, r6
 8015d22:	460d      	mov	r5, r1
 8015d24:	f7ea fbfe 	bl	8000524 <__aeabi_i2d>
 8015d28:	a367      	add	r3, pc, #412	@ (adr r3, 8015ec8 <_dtoa_r+0x2c8>)
 8015d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d2e:	f7ea fc63 	bl	80005f8 <__aeabi_dmul>
 8015d32:	4602      	mov	r2, r0
 8015d34:	460b      	mov	r3, r1
 8015d36:	4620      	mov	r0, r4
 8015d38:	4629      	mov	r1, r5
 8015d3a:	f7ea faa7 	bl	800028c <__adddf3>
 8015d3e:	4604      	mov	r4, r0
 8015d40:	460d      	mov	r5, r1
 8015d42:	f7ea ff09 	bl	8000b58 <__aeabi_d2iz>
 8015d46:	2200      	movs	r2, #0
 8015d48:	4607      	mov	r7, r0
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	4620      	mov	r0, r4
 8015d4e:	4629      	mov	r1, r5
 8015d50:	f7ea fec4 	bl	8000adc <__aeabi_dcmplt>
 8015d54:	b140      	cbz	r0, 8015d68 <_dtoa_r+0x168>
 8015d56:	4638      	mov	r0, r7
 8015d58:	f7ea fbe4 	bl	8000524 <__aeabi_i2d>
 8015d5c:	4622      	mov	r2, r4
 8015d5e:	462b      	mov	r3, r5
 8015d60:	f7ea feb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8015d64:	b900      	cbnz	r0, 8015d68 <_dtoa_r+0x168>
 8015d66:	3f01      	subs	r7, #1
 8015d68:	2f16      	cmp	r7, #22
 8015d6a:	d852      	bhi.n	8015e12 <_dtoa_r+0x212>
 8015d6c:	4b5d      	ldr	r3, [pc, #372]	@ (8015ee4 <_dtoa_r+0x2e4>)
 8015d6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015d7a:	f7ea feaf 	bl	8000adc <__aeabi_dcmplt>
 8015d7e:	2800      	cmp	r0, #0
 8015d80:	d049      	beq.n	8015e16 <_dtoa_r+0x216>
 8015d82:	3f01      	subs	r7, #1
 8015d84:	2300      	movs	r3, #0
 8015d86:	9310      	str	r3, [sp, #64]	@ 0x40
 8015d88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015d8a:	1b9b      	subs	r3, r3, r6
 8015d8c:	1e5a      	subs	r2, r3, #1
 8015d8e:	bf45      	ittet	mi
 8015d90:	f1c3 0301 	rsbmi	r3, r3, #1
 8015d94:	9300      	strmi	r3, [sp, #0]
 8015d96:	2300      	movpl	r3, #0
 8015d98:	2300      	movmi	r3, #0
 8015d9a:	9206      	str	r2, [sp, #24]
 8015d9c:	bf54      	ite	pl
 8015d9e:	9300      	strpl	r3, [sp, #0]
 8015da0:	9306      	strmi	r3, [sp, #24]
 8015da2:	2f00      	cmp	r7, #0
 8015da4:	db39      	blt.n	8015e1a <_dtoa_r+0x21a>
 8015da6:	9b06      	ldr	r3, [sp, #24]
 8015da8:	970d      	str	r7, [sp, #52]	@ 0x34
 8015daa:	443b      	add	r3, r7
 8015dac:	9306      	str	r3, [sp, #24]
 8015dae:	2300      	movs	r3, #0
 8015db0:	9308      	str	r3, [sp, #32]
 8015db2:	9b07      	ldr	r3, [sp, #28]
 8015db4:	2b09      	cmp	r3, #9
 8015db6:	d863      	bhi.n	8015e80 <_dtoa_r+0x280>
 8015db8:	2b05      	cmp	r3, #5
 8015dba:	bfc4      	itt	gt
 8015dbc:	3b04      	subgt	r3, #4
 8015dbe:	9307      	strgt	r3, [sp, #28]
 8015dc0:	9b07      	ldr	r3, [sp, #28]
 8015dc2:	f1a3 0302 	sub.w	r3, r3, #2
 8015dc6:	bfcc      	ite	gt
 8015dc8:	2400      	movgt	r4, #0
 8015dca:	2401      	movle	r4, #1
 8015dcc:	2b03      	cmp	r3, #3
 8015dce:	d863      	bhi.n	8015e98 <_dtoa_r+0x298>
 8015dd0:	e8df f003 	tbb	[pc, r3]
 8015dd4:	2b375452 	.word	0x2b375452
 8015dd8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8015ddc:	441e      	add	r6, r3
 8015dde:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015de2:	2b20      	cmp	r3, #32
 8015de4:	bfc1      	itttt	gt
 8015de6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015dea:	409f      	lslgt	r7, r3
 8015dec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015df0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015df4:	bfd6      	itet	le
 8015df6:	f1c3 0320 	rsble	r3, r3, #32
 8015dfa:	ea47 0003 	orrgt.w	r0, r7, r3
 8015dfe:	fa04 f003 	lslle.w	r0, r4, r3
 8015e02:	f7ea fb7f 	bl	8000504 <__aeabi_ui2d>
 8015e06:	2201      	movs	r2, #1
 8015e08:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015e0c:	3e01      	subs	r6, #1
 8015e0e:	9212      	str	r2, [sp, #72]	@ 0x48
 8015e10:	e776      	b.n	8015d00 <_dtoa_r+0x100>
 8015e12:	2301      	movs	r3, #1
 8015e14:	e7b7      	b.n	8015d86 <_dtoa_r+0x186>
 8015e16:	9010      	str	r0, [sp, #64]	@ 0x40
 8015e18:	e7b6      	b.n	8015d88 <_dtoa_r+0x188>
 8015e1a:	9b00      	ldr	r3, [sp, #0]
 8015e1c:	1bdb      	subs	r3, r3, r7
 8015e1e:	9300      	str	r3, [sp, #0]
 8015e20:	427b      	negs	r3, r7
 8015e22:	9308      	str	r3, [sp, #32]
 8015e24:	2300      	movs	r3, #0
 8015e26:	930d      	str	r3, [sp, #52]	@ 0x34
 8015e28:	e7c3      	b.n	8015db2 <_dtoa_r+0x1b2>
 8015e2a:	2301      	movs	r3, #1
 8015e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015e30:	eb07 0b03 	add.w	fp, r7, r3
 8015e34:	f10b 0301 	add.w	r3, fp, #1
 8015e38:	2b01      	cmp	r3, #1
 8015e3a:	9303      	str	r3, [sp, #12]
 8015e3c:	bfb8      	it	lt
 8015e3e:	2301      	movlt	r3, #1
 8015e40:	e006      	b.n	8015e50 <_dtoa_r+0x250>
 8015e42:	2301      	movs	r3, #1
 8015e44:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015e48:	2b00      	cmp	r3, #0
 8015e4a:	dd28      	ble.n	8015e9e <_dtoa_r+0x29e>
 8015e4c:	469b      	mov	fp, r3
 8015e4e:	9303      	str	r3, [sp, #12]
 8015e50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8015e54:	2100      	movs	r1, #0
 8015e56:	2204      	movs	r2, #4
 8015e58:	f102 0514 	add.w	r5, r2, #20
 8015e5c:	429d      	cmp	r5, r3
 8015e5e:	d926      	bls.n	8015eae <_dtoa_r+0x2ae>
 8015e60:	6041      	str	r1, [r0, #4]
 8015e62:	4648      	mov	r0, r9
 8015e64:	f000 fd9c 	bl	80169a0 <_Balloc>
 8015e68:	4682      	mov	sl, r0
 8015e6a:	2800      	cmp	r0, #0
 8015e6c:	d142      	bne.n	8015ef4 <_dtoa_r+0x2f4>
 8015e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8015ee8 <_dtoa_r+0x2e8>)
 8015e70:	4602      	mov	r2, r0
 8015e72:	f240 11af 	movw	r1, #431	@ 0x1af
 8015e76:	e6da      	b.n	8015c2e <_dtoa_r+0x2e>
 8015e78:	2300      	movs	r3, #0
 8015e7a:	e7e3      	b.n	8015e44 <_dtoa_r+0x244>
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	e7d5      	b.n	8015e2c <_dtoa_r+0x22c>
 8015e80:	2401      	movs	r4, #1
 8015e82:	2300      	movs	r3, #0
 8015e84:	9307      	str	r3, [sp, #28]
 8015e86:	9409      	str	r4, [sp, #36]	@ 0x24
 8015e88:	f04f 3bff 	mov.w	fp, #4294967295
 8015e8c:	2200      	movs	r2, #0
 8015e8e:	f8cd b00c 	str.w	fp, [sp, #12]
 8015e92:	2312      	movs	r3, #18
 8015e94:	920c      	str	r2, [sp, #48]	@ 0x30
 8015e96:	e7db      	b.n	8015e50 <_dtoa_r+0x250>
 8015e98:	2301      	movs	r3, #1
 8015e9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e9c:	e7f4      	b.n	8015e88 <_dtoa_r+0x288>
 8015e9e:	f04f 0b01 	mov.w	fp, #1
 8015ea2:	f8cd b00c 	str.w	fp, [sp, #12]
 8015ea6:	465b      	mov	r3, fp
 8015ea8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015eac:	e7d0      	b.n	8015e50 <_dtoa_r+0x250>
 8015eae:	3101      	adds	r1, #1
 8015eb0:	0052      	lsls	r2, r2, #1
 8015eb2:	e7d1      	b.n	8015e58 <_dtoa_r+0x258>
 8015eb4:	f3af 8000 	nop.w
 8015eb8:	636f4361 	.word	0x636f4361
 8015ebc:	3fd287a7 	.word	0x3fd287a7
 8015ec0:	8b60c8b3 	.word	0x8b60c8b3
 8015ec4:	3fc68a28 	.word	0x3fc68a28
 8015ec8:	509f79fb 	.word	0x509f79fb
 8015ecc:	3fd34413 	.word	0x3fd34413
 8015ed0:	0801b59a 	.word	0x0801b59a
 8015ed4:	0801b5b1 	.word	0x0801b5b1
 8015ed8:	7ff00000 	.word	0x7ff00000
 8015edc:	0801b565 	.word	0x0801b565
 8015ee0:	3ff80000 	.word	0x3ff80000
 8015ee4:	0801b760 	.word	0x0801b760
 8015ee8:	0801b609 	.word	0x0801b609
 8015eec:	0801b596 	.word	0x0801b596
 8015ef0:	0801b564 	.word	0x0801b564
 8015ef4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015ef8:	6018      	str	r0, [r3, #0]
 8015efa:	9b03      	ldr	r3, [sp, #12]
 8015efc:	2b0e      	cmp	r3, #14
 8015efe:	f200 80a1 	bhi.w	8016044 <_dtoa_r+0x444>
 8015f02:	2c00      	cmp	r4, #0
 8015f04:	f000 809e 	beq.w	8016044 <_dtoa_r+0x444>
 8015f08:	2f00      	cmp	r7, #0
 8015f0a:	dd33      	ble.n	8015f74 <_dtoa_r+0x374>
 8015f0c:	4b9c      	ldr	r3, [pc, #624]	@ (8016180 <_dtoa_r+0x580>)
 8015f0e:	f007 020f 	and.w	r2, r7, #15
 8015f12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015f16:	ed93 7b00 	vldr	d7, [r3]
 8015f1a:	05f8      	lsls	r0, r7, #23
 8015f1c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015f20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015f24:	d516      	bpl.n	8015f54 <_dtoa_r+0x354>
 8015f26:	4b97      	ldr	r3, [pc, #604]	@ (8016184 <_dtoa_r+0x584>)
 8015f28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015f2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015f30:	f7ea fc8c 	bl	800084c <__aeabi_ddiv>
 8015f34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015f38:	f004 040f 	and.w	r4, r4, #15
 8015f3c:	2603      	movs	r6, #3
 8015f3e:	4d91      	ldr	r5, [pc, #580]	@ (8016184 <_dtoa_r+0x584>)
 8015f40:	b954      	cbnz	r4, 8015f58 <_dtoa_r+0x358>
 8015f42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015f46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f4a:	f7ea fc7f 	bl	800084c <__aeabi_ddiv>
 8015f4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015f52:	e028      	b.n	8015fa6 <_dtoa_r+0x3a6>
 8015f54:	2602      	movs	r6, #2
 8015f56:	e7f2      	b.n	8015f3e <_dtoa_r+0x33e>
 8015f58:	07e1      	lsls	r1, r4, #31
 8015f5a:	d508      	bpl.n	8015f6e <_dtoa_r+0x36e>
 8015f5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015f60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015f64:	f7ea fb48 	bl	80005f8 <__aeabi_dmul>
 8015f68:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015f6c:	3601      	adds	r6, #1
 8015f6e:	1064      	asrs	r4, r4, #1
 8015f70:	3508      	adds	r5, #8
 8015f72:	e7e5      	b.n	8015f40 <_dtoa_r+0x340>
 8015f74:	f000 80af 	beq.w	80160d6 <_dtoa_r+0x4d6>
 8015f78:	427c      	negs	r4, r7
 8015f7a:	4b81      	ldr	r3, [pc, #516]	@ (8016180 <_dtoa_r+0x580>)
 8015f7c:	4d81      	ldr	r5, [pc, #516]	@ (8016184 <_dtoa_r+0x584>)
 8015f7e:	f004 020f 	and.w	r2, r4, #15
 8015f82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015f8e:	f7ea fb33 	bl	80005f8 <__aeabi_dmul>
 8015f92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015f96:	1124      	asrs	r4, r4, #4
 8015f98:	2300      	movs	r3, #0
 8015f9a:	2602      	movs	r6, #2
 8015f9c:	2c00      	cmp	r4, #0
 8015f9e:	f040 808f 	bne.w	80160c0 <_dtoa_r+0x4c0>
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d1d3      	bne.n	8015f4e <_dtoa_r+0x34e>
 8015fa6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015fa8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	f000 8094 	beq.w	80160da <_dtoa_r+0x4da>
 8015fb2:	4b75      	ldr	r3, [pc, #468]	@ (8016188 <_dtoa_r+0x588>)
 8015fb4:	2200      	movs	r2, #0
 8015fb6:	4620      	mov	r0, r4
 8015fb8:	4629      	mov	r1, r5
 8015fba:	f7ea fd8f 	bl	8000adc <__aeabi_dcmplt>
 8015fbe:	2800      	cmp	r0, #0
 8015fc0:	f000 808b 	beq.w	80160da <_dtoa_r+0x4da>
 8015fc4:	9b03      	ldr	r3, [sp, #12]
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	f000 8087 	beq.w	80160da <_dtoa_r+0x4da>
 8015fcc:	f1bb 0f00 	cmp.w	fp, #0
 8015fd0:	dd34      	ble.n	801603c <_dtoa_r+0x43c>
 8015fd2:	4620      	mov	r0, r4
 8015fd4:	4b6d      	ldr	r3, [pc, #436]	@ (801618c <_dtoa_r+0x58c>)
 8015fd6:	2200      	movs	r2, #0
 8015fd8:	4629      	mov	r1, r5
 8015fda:	f7ea fb0d 	bl	80005f8 <__aeabi_dmul>
 8015fde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015fe2:	f107 38ff 	add.w	r8, r7, #4294967295
 8015fe6:	3601      	adds	r6, #1
 8015fe8:	465c      	mov	r4, fp
 8015fea:	4630      	mov	r0, r6
 8015fec:	f7ea fa9a 	bl	8000524 <__aeabi_i2d>
 8015ff0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ff4:	f7ea fb00 	bl	80005f8 <__aeabi_dmul>
 8015ff8:	4b65      	ldr	r3, [pc, #404]	@ (8016190 <_dtoa_r+0x590>)
 8015ffa:	2200      	movs	r2, #0
 8015ffc:	f7ea f946 	bl	800028c <__adddf3>
 8016000:	4605      	mov	r5, r0
 8016002:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8016006:	2c00      	cmp	r4, #0
 8016008:	d16a      	bne.n	80160e0 <_dtoa_r+0x4e0>
 801600a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801600e:	4b61      	ldr	r3, [pc, #388]	@ (8016194 <_dtoa_r+0x594>)
 8016010:	2200      	movs	r2, #0
 8016012:	f7ea f939 	bl	8000288 <__aeabi_dsub>
 8016016:	4602      	mov	r2, r0
 8016018:	460b      	mov	r3, r1
 801601a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801601e:	462a      	mov	r2, r5
 8016020:	4633      	mov	r3, r6
 8016022:	f7ea fd79 	bl	8000b18 <__aeabi_dcmpgt>
 8016026:	2800      	cmp	r0, #0
 8016028:	f040 8298 	bne.w	801655c <_dtoa_r+0x95c>
 801602c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016030:	462a      	mov	r2, r5
 8016032:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8016036:	f7ea fd51 	bl	8000adc <__aeabi_dcmplt>
 801603a:	bb38      	cbnz	r0, 801608c <_dtoa_r+0x48c>
 801603c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8016040:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8016044:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8016046:	2b00      	cmp	r3, #0
 8016048:	f2c0 8157 	blt.w	80162fa <_dtoa_r+0x6fa>
 801604c:	2f0e      	cmp	r7, #14
 801604e:	f300 8154 	bgt.w	80162fa <_dtoa_r+0x6fa>
 8016052:	4b4b      	ldr	r3, [pc, #300]	@ (8016180 <_dtoa_r+0x580>)
 8016054:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8016058:	ed93 7b00 	vldr	d7, [r3]
 801605c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801605e:	2b00      	cmp	r3, #0
 8016060:	ed8d 7b00 	vstr	d7, [sp]
 8016064:	f280 80e5 	bge.w	8016232 <_dtoa_r+0x632>
 8016068:	9b03      	ldr	r3, [sp, #12]
 801606a:	2b00      	cmp	r3, #0
 801606c:	f300 80e1 	bgt.w	8016232 <_dtoa_r+0x632>
 8016070:	d10c      	bne.n	801608c <_dtoa_r+0x48c>
 8016072:	4b48      	ldr	r3, [pc, #288]	@ (8016194 <_dtoa_r+0x594>)
 8016074:	2200      	movs	r2, #0
 8016076:	ec51 0b17 	vmov	r0, r1, d7
 801607a:	f7ea fabd 	bl	80005f8 <__aeabi_dmul>
 801607e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016082:	f7ea fd3f 	bl	8000b04 <__aeabi_dcmpge>
 8016086:	2800      	cmp	r0, #0
 8016088:	f000 8266 	beq.w	8016558 <_dtoa_r+0x958>
 801608c:	2400      	movs	r4, #0
 801608e:	4625      	mov	r5, r4
 8016090:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016092:	4656      	mov	r6, sl
 8016094:	ea6f 0803 	mvn.w	r8, r3
 8016098:	2700      	movs	r7, #0
 801609a:	4621      	mov	r1, r4
 801609c:	4648      	mov	r0, r9
 801609e:	f000 fcbf 	bl	8016a20 <_Bfree>
 80160a2:	2d00      	cmp	r5, #0
 80160a4:	f000 80bd 	beq.w	8016222 <_dtoa_r+0x622>
 80160a8:	b12f      	cbz	r7, 80160b6 <_dtoa_r+0x4b6>
 80160aa:	42af      	cmp	r7, r5
 80160ac:	d003      	beq.n	80160b6 <_dtoa_r+0x4b6>
 80160ae:	4639      	mov	r1, r7
 80160b0:	4648      	mov	r0, r9
 80160b2:	f000 fcb5 	bl	8016a20 <_Bfree>
 80160b6:	4629      	mov	r1, r5
 80160b8:	4648      	mov	r0, r9
 80160ba:	f000 fcb1 	bl	8016a20 <_Bfree>
 80160be:	e0b0      	b.n	8016222 <_dtoa_r+0x622>
 80160c0:	07e2      	lsls	r2, r4, #31
 80160c2:	d505      	bpl.n	80160d0 <_dtoa_r+0x4d0>
 80160c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80160c8:	f7ea fa96 	bl	80005f8 <__aeabi_dmul>
 80160cc:	3601      	adds	r6, #1
 80160ce:	2301      	movs	r3, #1
 80160d0:	1064      	asrs	r4, r4, #1
 80160d2:	3508      	adds	r5, #8
 80160d4:	e762      	b.n	8015f9c <_dtoa_r+0x39c>
 80160d6:	2602      	movs	r6, #2
 80160d8:	e765      	b.n	8015fa6 <_dtoa_r+0x3a6>
 80160da:	9c03      	ldr	r4, [sp, #12]
 80160dc:	46b8      	mov	r8, r7
 80160de:	e784      	b.n	8015fea <_dtoa_r+0x3ea>
 80160e0:	4b27      	ldr	r3, [pc, #156]	@ (8016180 <_dtoa_r+0x580>)
 80160e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80160e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80160e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80160ec:	4454      	add	r4, sl
 80160ee:	2900      	cmp	r1, #0
 80160f0:	d054      	beq.n	801619c <_dtoa_r+0x59c>
 80160f2:	4929      	ldr	r1, [pc, #164]	@ (8016198 <_dtoa_r+0x598>)
 80160f4:	2000      	movs	r0, #0
 80160f6:	f7ea fba9 	bl	800084c <__aeabi_ddiv>
 80160fa:	4633      	mov	r3, r6
 80160fc:	462a      	mov	r2, r5
 80160fe:	f7ea f8c3 	bl	8000288 <__aeabi_dsub>
 8016102:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016106:	4656      	mov	r6, sl
 8016108:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801610c:	f7ea fd24 	bl	8000b58 <__aeabi_d2iz>
 8016110:	4605      	mov	r5, r0
 8016112:	f7ea fa07 	bl	8000524 <__aeabi_i2d>
 8016116:	4602      	mov	r2, r0
 8016118:	460b      	mov	r3, r1
 801611a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801611e:	f7ea f8b3 	bl	8000288 <__aeabi_dsub>
 8016122:	3530      	adds	r5, #48	@ 0x30
 8016124:	4602      	mov	r2, r0
 8016126:	460b      	mov	r3, r1
 8016128:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801612c:	f806 5b01 	strb.w	r5, [r6], #1
 8016130:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016134:	f7ea fcd2 	bl	8000adc <__aeabi_dcmplt>
 8016138:	2800      	cmp	r0, #0
 801613a:	d172      	bne.n	8016222 <_dtoa_r+0x622>
 801613c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016140:	4911      	ldr	r1, [pc, #68]	@ (8016188 <_dtoa_r+0x588>)
 8016142:	2000      	movs	r0, #0
 8016144:	f7ea f8a0 	bl	8000288 <__aeabi_dsub>
 8016148:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801614c:	f7ea fcc6 	bl	8000adc <__aeabi_dcmplt>
 8016150:	2800      	cmp	r0, #0
 8016152:	f040 80b4 	bne.w	80162be <_dtoa_r+0x6be>
 8016156:	42a6      	cmp	r6, r4
 8016158:	f43f af70 	beq.w	801603c <_dtoa_r+0x43c>
 801615c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016160:	4b0a      	ldr	r3, [pc, #40]	@ (801618c <_dtoa_r+0x58c>)
 8016162:	2200      	movs	r2, #0
 8016164:	f7ea fa48 	bl	80005f8 <__aeabi_dmul>
 8016168:	4b08      	ldr	r3, [pc, #32]	@ (801618c <_dtoa_r+0x58c>)
 801616a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801616e:	2200      	movs	r2, #0
 8016170:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016174:	f7ea fa40 	bl	80005f8 <__aeabi_dmul>
 8016178:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801617c:	e7c4      	b.n	8016108 <_dtoa_r+0x508>
 801617e:	bf00      	nop
 8016180:	0801b760 	.word	0x0801b760
 8016184:	0801b738 	.word	0x0801b738
 8016188:	3ff00000 	.word	0x3ff00000
 801618c:	40240000 	.word	0x40240000
 8016190:	401c0000 	.word	0x401c0000
 8016194:	40140000 	.word	0x40140000
 8016198:	3fe00000 	.word	0x3fe00000
 801619c:	4631      	mov	r1, r6
 801619e:	4628      	mov	r0, r5
 80161a0:	f7ea fa2a 	bl	80005f8 <__aeabi_dmul>
 80161a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80161a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80161aa:	4656      	mov	r6, sl
 80161ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80161b0:	f7ea fcd2 	bl	8000b58 <__aeabi_d2iz>
 80161b4:	4605      	mov	r5, r0
 80161b6:	f7ea f9b5 	bl	8000524 <__aeabi_i2d>
 80161ba:	4602      	mov	r2, r0
 80161bc:	460b      	mov	r3, r1
 80161be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80161c2:	f7ea f861 	bl	8000288 <__aeabi_dsub>
 80161c6:	3530      	adds	r5, #48	@ 0x30
 80161c8:	f806 5b01 	strb.w	r5, [r6], #1
 80161cc:	4602      	mov	r2, r0
 80161ce:	460b      	mov	r3, r1
 80161d0:	42a6      	cmp	r6, r4
 80161d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80161d6:	f04f 0200 	mov.w	r2, #0
 80161da:	d124      	bne.n	8016226 <_dtoa_r+0x626>
 80161dc:	4baf      	ldr	r3, [pc, #700]	@ (801649c <_dtoa_r+0x89c>)
 80161de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80161e2:	f7ea f853 	bl	800028c <__adddf3>
 80161e6:	4602      	mov	r2, r0
 80161e8:	460b      	mov	r3, r1
 80161ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80161ee:	f7ea fc93 	bl	8000b18 <__aeabi_dcmpgt>
 80161f2:	2800      	cmp	r0, #0
 80161f4:	d163      	bne.n	80162be <_dtoa_r+0x6be>
 80161f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80161fa:	49a8      	ldr	r1, [pc, #672]	@ (801649c <_dtoa_r+0x89c>)
 80161fc:	2000      	movs	r0, #0
 80161fe:	f7ea f843 	bl	8000288 <__aeabi_dsub>
 8016202:	4602      	mov	r2, r0
 8016204:	460b      	mov	r3, r1
 8016206:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801620a:	f7ea fc67 	bl	8000adc <__aeabi_dcmplt>
 801620e:	2800      	cmp	r0, #0
 8016210:	f43f af14 	beq.w	801603c <_dtoa_r+0x43c>
 8016214:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8016216:	1e73      	subs	r3, r6, #1
 8016218:	9313      	str	r3, [sp, #76]	@ 0x4c
 801621a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801621e:	2b30      	cmp	r3, #48	@ 0x30
 8016220:	d0f8      	beq.n	8016214 <_dtoa_r+0x614>
 8016222:	4647      	mov	r7, r8
 8016224:	e03b      	b.n	801629e <_dtoa_r+0x69e>
 8016226:	4b9e      	ldr	r3, [pc, #632]	@ (80164a0 <_dtoa_r+0x8a0>)
 8016228:	f7ea f9e6 	bl	80005f8 <__aeabi_dmul>
 801622c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016230:	e7bc      	b.n	80161ac <_dtoa_r+0x5ac>
 8016232:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8016236:	4656      	mov	r6, sl
 8016238:	e9dd 2300 	ldrd	r2, r3, [sp]
 801623c:	4620      	mov	r0, r4
 801623e:	4629      	mov	r1, r5
 8016240:	f7ea fb04 	bl	800084c <__aeabi_ddiv>
 8016244:	f7ea fc88 	bl	8000b58 <__aeabi_d2iz>
 8016248:	4680      	mov	r8, r0
 801624a:	f7ea f96b 	bl	8000524 <__aeabi_i2d>
 801624e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016252:	f7ea f9d1 	bl	80005f8 <__aeabi_dmul>
 8016256:	4602      	mov	r2, r0
 8016258:	460b      	mov	r3, r1
 801625a:	4620      	mov	r0, r4
 801625c:	4629      	mov	r1, r5
 801625e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8016262:	f7ea f811 	bl	8000288 <__aeabi_dsub>
 8016266:	f806 4b01 	strb.w	r4, [r6], #1
 801626a:	9d03      	ldr	r5, [sp, #12]
 801626c:	eba6 040a 	sub.w	r4, r6, sl
 8016270:	42a5      	cmp	r5, r4
 8016272:	4602      	mov	r2, r0
 8016274:	460b      	mov	r3, r1
 8016276:	d133      	bne.n	80162e0 <_dtoa_r+0x6e0>
 8016278:	f7ea f808 	bl	800028c <__adddf3>
 801627c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016280:	4604      	mov	r4, r0
 8016282:	460d      	mov	r5, r1
 8016284:	f7ea fc48 	bl	8000b18 <__aeabi_dcmpgt>
 8016288:	b9c0      	cbnz	r0, 80162bc <_dtoa_r+0x6bc>
 801628a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801628e:	4620      	mov	r0, r4
 8016290:	4629      	mov	r1, r5
 8016292:	f7ea fc19 	bl	8000ac8 <__aeabi_dcmpeq>
 8016296:	b110      	cbz	r0, 801629e <_dtoa_r+0x69e>
 8016298:	f018 0f01 	tst.w	r8, #1
 801629c:	d10e      	bne.n	80162bc <_dtoa_r+0x6bc>
 801629e:	9902      	ldr	r1, [sp, #8]
 80162a0:	4648      	mov	r0, r9
 80162a2:	f000 fbbd 	bl	8016a20 <_Bfree>
 80162a6:	2300      	movs	r3, #0
 80162a8:	7033      	strb	r3, [r6, #0]
 80162aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80162ac:	3701      	adds	r7, #1
 80162ae:	601f      	str	r7, [r3, #0]
 80162b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	f000 824b 	beq.w	801674e <_dtoa_r+0xb4e>
 80162b8:	601e      	str	r6, [r3, #0]
 80162ba:	e248      	b.n	801674e <_dtoa_r+0xb4e>
 80162bc:	46b8      	mov	r8, r7
 80162be:	4633      	mov	r3, r6
 80162c0:	461e      	mov	r6, r3
 80162c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80162c6:	2a39      	cmp	r2, #57	@ 0x39
 80162c8:	d106      	bne.n	80162d8 <_dtoa_r+0x6d8>
 80162ca:	459a      	cmp	sl, r3
 80162cc:	d1f8      	bne.n	80162c0 <_dtoa_r+0x6c0>
 80162ce:	2230      	movs	r2, #48	@ 0x30
 80162d0:	f108 0801 	add.w	r8, r8, #1
 80162d4:	f88a 2000 	strb.w	r2, [sl]
 80162d8:	781a      	ldrb	r2, [r3, #0]
 80162da:	3201      	adds	r2, #1
 80162dc:	701a      	strb	r2, [r3, #0]
 80162de:	e7a0      	b.n	8016222 <_dtoa_r+0x622>
 80162e0:	4b6f      	ldr	r3, [pc, #444]	@ (80164a0 <_dtoa_r+0x8a0>)
 80162e2:	2200      	movs	r2, #0
 80162e4:	f7ea f988 	bl	80005f8 <__aeabi_dmul>
 80162e8:	2200      	movs	r2, #0
 80162ea:	2300      	movs	r3, #0
 80162ec:	4604      	mov	r4, r0
 80162ee:	460d      	mov	r5, r1
 80162f0:	f7ea fbea 	bl	8000ac8 <__aeabi_dcmpeq>
 80162f4:	2800      	cmp	r0, #0
 80162f6:	d09f      	beq.n	8016238 <_dtoa_r+0x638>
 80162f8:	e7d1      	b.n	801629e <_dtoa_r+0x69e>
 80162fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80162fc:	2a00      	cmp	r2, #0
 80162fe:	f000 80ea 	beq.w	80164d6 <_dtoa_r+0x8d6>
 8016302:	9a07      	ldr	r2, [sp, #28]
 8016304:	2a01      	cmp	r2, #1
 8016306:	f300 80cd 	bgt.w	80164a4 <_dtoa_r+0x8a4>
 801630a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801630c:	2a00      	cmp	r2, #0
 801630e:	f000 80c1 	beq.w	8016494 <_dtoa_r+0x894>
 8016312:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8016316:	9c08      	ldr	r4, [sp, #32]
 8016318:	9e00      	ldr	r6, [sp, #0]
 801631a:	9a00      	ldr	r2, [sp, #0]
 801631c:	441a      	add	r2, r3
 801631e:	9200      	str	r2, [sp, #0]
 8016320:	9a06      	ldr	r2, [sp, #24]
 8016322:	2101      	movs	r1, #1
 8016324:	441a      	add	r2, r3
 8016326:	4648      	mov	r0, r9
 8016328:	9206      	str	r2, [sp, #24]
 801632a:	f000 fc77 	bl	8016c1c <__i2b>
 801632e:	4605      	mov	r5, r0
 8016330:	b166      	cbz	r6, 801634c <_dtoa_r+0x74c>
 8016332:	9b06      	ldr	r3, [sp, #24]
 8016334:	2b00      	cmp	r3, #0
 8016336:	dd09      	ble.n	801634c <_dtoa_r+0x74c>
 8016338:	42b3      	cmp	r3, r6
 801633a:	9a00      	ldr	r2, [sp, #0]
 801633c:	bfa8      	it	ge
 801633e:	4633      	movge	r3, r6
 8016340:	1ad2      	subs	r2, r2, r3
 8016342:	9200      	str	r2, [sp, #0]
 8016344:	9a06      	ldr	r2, [sp, #24]
 8016346:	1af6      	subs	r6, r6, r3
 8016348:	1ad3      	subs	r3, r2, r3
 801634a:	9306      	str	r3, [sp, #24]
 801634c:	9b08      	ldr	r3, [sp, #32]
 801634e:	b30b      	cbz	r3, 8016394 <_dtoa_r+0x794>
 8016350:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016352:	2b00      	cmp	r3, #0
 8016354:	f000 80c6 	beq.w	80164e4 <_dtoa_r+0x8e4>
 8016358:	2c00      	cmp	r4, #0
 801635a:	f000 80c0 	beq.w	80164de <_dtoa_r+0x8de>
 801635e:	4629      	mov	r1, r5
 8016360:	4622      	mov	r2, r4
 8016362:	4648      	mov	r0, r9
 8016364:	f000 fd12 	bl	8016d8c <__pow5mult>
 8016368:	9a02      	ldr	r2, [sp, #8]
 801636a:	4601      	mov	r1, r0
 801636c:	4605      	mov	r5, r0
 801636e:	4648      	mov	r0, r9
 8016370:	f000 fc6a 	bl	8016c48 <__multiply>
 8016374:	9902      	ldr	r1, [sp, #8]
 8016376:	4680      	mov	r8, r0
 8016378:	4648      	mov	r0, r9
 801637a:	f000 fb51 	bl	8016a20 <_Bfree>
 801637e:	9b08      	ldr	r3, [sp, #32]
 8016380:	1b1b      	subs	r3, r3, r4
 8016382:	9308      	str	r3, [sp, #32]
 8016384:	f000 80b1 	beq.w	80164ea <_dtoa_r+0x8ea>
 8016388:	9a08      	ldr	r2, [sp, #32]
 801638a:	4641      	mov	r1, r8
 801638c:	4648      	mov	r0, r9
 801638e:	f000 fcfd 	bl	8016d8c <__pow5mult>
 8016392:	9002      	str	r0, [sp, #8]
 8016394:	2101      	movs	r1, #1
 8016396:	4648      	mov	r0, r9
 8016398:	f000 fc40 	bl	8016c1c <__i2b>
 801639c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801639e:	4604      	mov	r4, r0
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	f000 81d8 	beq.w	8016756 <_dtoa_r+0xb56>
 80163a6:	461a      	mov	r2, r3
 80163a8:	4601      	mov	r1, r0
 80163aa:	4648      	mov	r0, r9
 80163ac:	f000 fcee 	bl	8016d8c <__pow5mult>
 80163b0:	9b07      	ldr	r3, [sp, #28]
 80163b2:	2b01      	cmp	r3, #1
 80163b4:	4604      	mov	r4, r0
 80163b6:	f300 809f 	bgt.w	80164f8 <_dtoa_r+0x8f8>
 80163ba:	9b04      	ldr	r3, [sp, #16]
 80163bc:	2b00      	cmp	r3, #0
 80163be:	f040 8097 	bne.w	80164f0 <_dtoa_r+0x8f0>
 80163c2:	9b05      	ldr	r3, [sp, #20]
 80163c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	f040 8093 	bne.w	80164f4 <_dtoa_r+0x8f4>
 80163ce:	9b05      	ldr	r3, [sp, #20]
 80163d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80163d4:	0d1b      	lsrs	r3, r3, #20
 80163d6:	051b      	lsls	r3, r3, #20
 80163d8:	b133      	cbz	r3, 80163e8 <_dtoa_r+0x7e8>
 80163da:	9b00      	ldr	r3, [sp, #0]
 80163dc:	3301      	adds	r3, #1
 80163de:	9300      	str	r3, [sp, #0]
 80163e0:	9b06      	ldr	r3, [sp, #24]
 80163e2:	3301      	adds	r3, #1
 80163e4:	9306      	str	r3, [sp, #24]
 80163e6:	2301      	movs	r3, #1
 80163e8:	9308      	str	r3, [sp, #32]
 80163ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	f000 81b8 	beq.w	8016762 <_dtoa_r+0xb62>
 80163f2:	6923      	ldr	r3, [r4, #16]
 80163f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80163f8:	6918      	ldr	r0, [r3, #16]
 80163fa:	f000 fbc3 	bl	8016b84 <__hi0bits>
 80163fe:	f1c0 0020 	rsb	r0, r0, #32
 8016402:	9b06      	ldr	r3, [sp, #24]
 8016404:	4418      	add	r0, r3
 8016406:	f010 001f 	ands.w	r0, r0, #31
 801640a:	f000 8082 	beq.w	8016512 <_dtoa_r+0x912>
 801640e:	f1c0 0320 	rsb	r3, r0, #32
 8016412:	2b04      	cmp	r3, #4
 8016414:	dd73      	ble.n	80164fe <_dtoa_r+0x8fe>
 8016416:	9b00      	ldr	r3, [sp, #0]
 8016418:	f1c0 001c 	rsb	r0, r0, #28
 801641c:	4403      	add	r3, r0
 801641e:	9300      	str	r3, [sp, #0]
 8016420:	9b06      	ldr	r3, [sp, #24]
 8016422:	4403      	add	r3, r0
 8016424:	4406      	add	r6, r0
 8016426:	9306      	str	r3, [sp, #24]
 8016428:	9b00      	ldr	r3, [sp, #0]
 801642a:	2b00      	cmp	r3, #0
 801642c:	dd05      	ble.n	801643a <_dtoa_r+0x83a>
 801642e:	9902      	ldr	r1, [sp, #8]
 8016430:	461a      	mov	r2, r3
 8016432:	4648      	mov	r0, r9
 8016434:	f000 fd04 	bl	8016e40 <__lshift>
 8016438:	9002      	str	r0, [sp, #8]
 801643a:	9b06      	ldr	r3, [sp, #24]
 801643c:	2b00      	cmp	r3, #0
 801643e:	dd05      	ble.n	801644c <_dtoa_r+0x84c>
 8016440:	4621      	mov	r1, r4
 8016442:	461a      	mov	r2, r3
 8016444:	4648      	mov	r0, r9
 8016446:	f000 fcfb 	bl	8016e40 <__lshift>
 801644a:	4604      	mov	r4, r0
 801644c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801644e:	2b00      	cmp	r3, #0
 8016450:	d061      	beq.n	8016516 <_dtoa_r+0x916>
 8016452:	9802      	ldr	r0, [sp, #8]
 8016454:	4621      	mov	r1, r4
 8016456:	f000 fd5f 	bl	8016f18 <__mcmp>
 801645a:	2800      	cmp	r0, #0
 801645c:	da5b      	bge.n	8016516 <_dtoa_r+0x916>
 801645e:	2300      	movs	r3, #0
 8016460:	9902      	ldr	r1, [sp, #8]
 8016462:	220a      	movs	r2, #10
 8016464:	4648      	mov	r0, r9
 8016466:	f000 fafd 	bl	8016a64 <__multadd>
 801646a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801646c:	9002      	str	r0, [sp, #8]
 801646e:	f107 38ff 	add.w	r8, r7, #4294967295
 8016472:	2b00      	cmp	r3, #0
 8016474:	f000 8177 	beq.w	8016766 <_dtoa_r+0xb66>
 8016478:	4629      	mov	r1, r5
 801647a:	2300      	movs	r3, #0
 801647c:	220a      	movs	r2, #10
 801647e:	4648      	mov	r0, r9
 8016480:	f000 faf0 	bl	8016a64 <__multadd>
 8016484:	f1bb 0f00 	cmp.w	fp, #0
 8016488:	4605      	mov	r5, r0
 801648a:	dc6f      	bgt.n	801656c <_dtoa_r+0x96c>
 801648c:	9b07      	ldr	r3, [sp, #28]
 801648e:	2b02      	cmp	r3, #2
 8016490:	dc49      	bgt.n	8016526 <_dtoa_r+0x926>
 8016492:	e06b      	b.n	801656c <_dtoa_r+0x96c>
 8016494:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016496:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801649a:	e73c      	b.n	8016316 <_dtoa_r+0x716>
 801649c:	3fe00000 	.word	0x3fe00000
 80164a0:	40240000 	.word	0x40240000
 80164a4:	9b03      	ldr	r3, [sp, #12]
 80164a6:	1e5c      	subs	r4, r3, #1
 80164a8:	9b08      	ldr	r3, [sp, #32]
 80164aa:	42a3      	cmp	r3, r4
 80164ac:	db09      	blt.n	80164c2 <_dtoa_r+0x8c2>
 80164ae:	1b1c      	subs	r4, r3, r4
 80164b0:	9b03      	ldr	r3, [sp, #12]
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	f6bf af30 	bge.w	8016318 <_dtoa_r+0x718>
 80164b8:	9b00      	ldr	r3, [sp, #0]
 80164ba:	9a03      	ldr	r2, [sp, #12]
 80164bc:	1a9e      	subs	r6, r3, r2
 80164be:	2300      	movs	r3, #0
 80164c0:	e72b      	b.n	801631a <_dtoa_r+0x71a>
 80164c2:	9b08      	ldr	r3, [sp, #32]
 80164c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80164c6:	9408      	str	r4, [sp, #32]
 80164c8:	1ae3      	subs	r3, r4, r3
 80164ca:	441a      	add	r2, r3
 80164cc:	9e00      	ldr	r6, [sp, #0]
 80164ce:	9b03      	ldr	r3, [sp, #12]
 80164d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80164d2:	2400      	movs	r4, #0
 80164d4:	e721      	b.n	801631a <_dtoa_r+0x71a>
 80164d6:	9c08      	ldr	r4, [sp, #32]
 80164d8:	9e00      	ldr	r6, [sp, #0]
 80164da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80164dc:	e728      	b.n	8016330 <_dtoa_r+0x730>
 80164de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80164e2:	e751      	b.n	8016388 <_dtoa_r+0x788>
 80164e4:	9a08      	ldr	r2, [sp, #32]
 80164e6:	9902      	ldr	r1, [sp, #8]
 80164e8:	e750      	b.n	801638c <_dtoa_r+0x78c>
 80164ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80164ee:	e751      	b.n	8016394 <_dtoa_r+0x794>
 80164f0:	2300      	movs	r3, #0
 80164f2:	e779      	b.n	80163e8 <_dtoa_r+0x7e8>
 80164f4:	9b04      	ldr	r3, [sp, #16]
 80164f6:	e777      	b.n	80163e8 <_dtoa_r+0x7e8>
 80164f8:	2300      	movs	r3, #0
 80164fa:	9308      	str	r3, [sp, #32]
 80164fc:	e779      	b.n	80163f2 <_dtoa_r+0x7f2>
 80164fe:	d093      	beq.n	8016428 <_dtoa_r+0x828>
 8016500:	9a00      	ldr	r2, [sp, #0]
 8016502:	331c      	adds	r3, #28
 8016504:	441a      	add	r2, r3
 8016506:	9200      	str	r2, [sp, #0]
 8016508:	9a06      	ldr	r2, [sp, #24]
 801650a:	441a      	add	r2, r3
 801650c:	441e      	add	r6, r3
 801650e:	9206      	str	r2, [sp, #24]
 8016510:	e78a      	b.n	8016428 <_dtoa_r+0x828>
 8016512:	4603      	mov	r3, r0
 8016514:	e7f4      	b.n	8016500 <_dtoa_r+0x900>
 8016516:	9b03      	ldr	r3, [sp, #12]
 8016518:	2b00      	cmp	r3, #0
 801651a:	46b8      	mov	r8, r7
 801651c:	dc20      	bgt.n	8016560 <_dtoa_r+0x960>
 801651e:	469b      	mov	fp, r3
 8016520:	9b07      	ldr	r3, [sp, #28]
 8016522:	2b02      	cmp	r3, #2
 8016524:	dd1e      	ble.n	8016564 <_dtoa_r+0x964>
 8016526:	f1bb 0f00 	cmp.w	fp, #0
 801652a:	f47f adb1 	bne.w	8016090 <_dtoa_r+0x490>
 801652e:	4621      	mov	r1, r4
 8016530:	465b      	mov	r3, fp
 8016532:	2205      	movs	r2, #5
 8016534:	4648      	mov	r0, r9
 8016536:	f000 fa95 	bl	8016a64 <__multadd>
 801653a:	4601      	mov	r1, r0
 801653c:	4604      	mov	r4, r0
 801653e:	9802      	ldr	r0, [sp, #8]
 8016540:	f000 fcea 	bl	8016f18 <__mcmp>
 8016544:	2800      	cmp	r0, #0
 8016546:	f77f ada3 	ble.w	8016090 <_dtoa_r+0x490>
 801654a:	4656      	mov	r6, sl
 801654c:	2331      	movs	r3, #49	@ 0x31
 801654e:	f806 3b01 	strb.w	r3, [r6], #1
 8016552:	f108 0801 	add.w	r8, r8, #1
 8016556:	e59f      	b.n	8016098 <_dtoa_r+0x498>
 8016558:	9c03      	ldr	r4, [sp, #12]
 801655a:	46b8      	mov	r8, r7
 801655c:	4625      	mov	r5, r4
 801655e:	e7f4      	b.n	801654a <_dtoa_r+0x94a>
 8016560:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8016564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016566:	2b00      	cmp	r3, #0
 8016568:	f000 8101 	beq.w	801676e <_dtoa_r+0xb6e>
 801656c:	2e00      	cmp	r6, #0
 801656e:	dd05      	ble.n	801657c <_dtoa_r+0x97c>
 8016570:	4629      	mov	r1, r5
 8016572:	4632      	mov	r2, r6
 8016574:	4648      	mov	r0, r9
 8016576:	f000 fc63 	bl	8016e40 <__lshift>
 801657a:	4605      	mov	r5, r0
 801657c:	9b08      	ldr	r3, [sp, #32]
 801657e:	2b00      	cmp	r3, #0
 8016580:	d05c      	beq.n	801663c <_dtoa_r+0xa3c>
 8016582:	6869      	ldr	r1, [r5, #4]
 8016584:	4648      	mov	r0, r9
 8016586:	f000 fa0b 	bl	80169a0 <_Balloc>
 801658a:	4606      	mov	r6, r0
 801658c:	b928      	cbnz	r0, 801659a <_dtoa_r+0x99a>
 801658e:	4b82      	ldr	r3, [pc, #520]	@ (8016798 <_dtoa_r+0xb98>)
 8016590:	4602      	mov	r2, r0
 8016592:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8016596:	f7ff bb4a 	b.w	8015c2e <_dtoa_r+0x2e>
 801659a:	692a      	ldr	r2, [r5, #16]
 801659c:	3202      	adds	r2, #2
 801659e:	0092      	lsls	r2, r2, #2
 80165a0:	f105 010c 	add.w	r1, r5, #12
 80165a4:	300c      	adds	r0, #12
 80165a6:	f7ff fa8e 	bl	8015ac6 <memcpy>
 80165aa:	2201      	movs	r2, #1
 80165ac:	4631      	mov	r1, r6
 80165ae:	4648      	mov	r0, r9
 80165b0:	f000 fc46 	bl	8016e40 <__lshift>
 80165b4:	f10a 0301 	add.w	r3, sl, #1
 80165b8:	9300      	str	r3, [sp, #0]
 80165ba:	eb0a 030b 	add.w	r3, sl, fp
 80165be:	9308      	str	r3, [sp, #32]
 80165c0:	9b04      	ldr	r3, [sp, #16]
 80165c2:	f003 0301 	and.w	r3, r3, #1
 80165c6:	462f      	mov	r7, r5
 80165c8:	9306      	str	r3, [sp, #24]
 80165ca:	4605      	mov	r5, r0
 80165cc:	9b00      	ldr	r3, [sp, #0]
 80165ce:	9802      	ldr	r0, [sp, #8]
 80165d0:	4621      	mov	r1, r4
 80165d2:	f103 3bff 	add.w	fp, r3, #4294967295
 80165d6:	f7ff fa8b 	bl	8015af0 <quorem>
 80165da:	4603      	mov	r3, r0
 80165dc:	3330      	adds	r3, #48	@ 0x30
 80165de:	9003      	str	r0, [sp, #12]
 80165e0:	4639      	mov	r1, r7
 80165e2:	9802      	ldr	r0, [sp, #8]
 80165e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80165e6:	f000 fc97 	bl	8016f18 <__mcmp>
 80165ea:	462a      	mov	r2, r5
 80165ec:	9004      	str	r0, [sp, #16]
 80165ee:	4621      	mov	r1, r4
 80165f0:	4648      	mov	r0, r9
 80165f2:	f000 fcad 	bl	8016f50 <__mdiff>
 80165f6:	68c2      	ldr	r2, [r0, #12]
 80165f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165fa:	4606      	mov	r6, r0
 80165fc:	bb02      	cbnz	r2, 8016640 <_dtoa_r+0xa40>
 80165fe:	4601      	mov	r1, r0
 8016600:	9802      	ldr	r0, [sp, #8]
 8016602:	f000 fc89 	bl	8016f18 <__mcmp>
 8016606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016608:	4602      	mov	r2, r0
 801660a:	4631      	mov	r1, r6
 801660c:	4648      	mov	r0, r9
 801660e:	920c      	str	r2, [sp, #48]	@ 0x30
 8016610:	9309      	str	r3, [sp, #36]	@ 0x24
 8016612:	f000 fa05 	bl	8016a20 <_Bfree>
 8016616:	9b07      	ldr	r3, [sp, #28]
 8016618:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801661a:	9e00      	ldr	r6, [sp, #0]
 801661c:	ea42 0103 	orr.w	r1, r2, r3
 8016620:	9b06      	ldr	r3, [sp, #24]
 8016622:	4319      	orrs	r1, r3
 8016624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016626:	d10d      	bne.n	8016644 <_dtoa_r+0xa44>
 8016628:	2b39      	cmp	r3, #57	@ 0x39
 801662a:	d027      	beq.n	801667c <_dtoa_r+0xa7c>
 801662c:	9a04      	ldr	r2, [sp, #16]
 801662e:	2a00      	cmp	r2, #0
 8016630:	dd01      	ble.n	8016636 <_dtoa_r+0xa36>
 8016632:	9b03      	ldr	r3, [sp, #12]
 8016634:	3331      	adds	r3, #49	@ 0x31
 8016636:	f88b 3000 	strb.w	r3, [fp]
 801663a:	e52e      	b.n	801609a <_dtoa_r+0x49a>
 801663c:	4628      	mov	r0, r5
 801663e:	e7b9      	b.n	80165b4 <_dtoa_r+0x9b4>
 8016640:	2201      	movs	r2, #1
 8016642:	e7e2      	b.n	801660a <_dtoa_r+0xa0a>
 8016644:	9904      	ldr	r1, [sp, #16]
 8016646:	2900      	cmp	r1, #0
 8016648:	db04      	blt.n	8016654 <_dtoa_r+0xa54>
 801664a:	9807      	ldr	r0, [sp, #28]
 801664c:	4301      	orrs	r1, r0
 801664e:	9806      	ldr	r0, [sp, #24]
 8016650:	4301      	orrs	r1, r0
 8016652:	d120      	bne.n	8016696 <_dtoa_r+0xa96>
 8016654:	2a00      	cmp	r2, #0
 8016656:	ddee      	ble.n	8016636 <_dtoa_r+0xa36>
 8016658:	9902      	ldr	r1, [sp, #8]
 801665a:	9300      	str	r3, [sp, #0]
 801665c:	2201      	movs	r2, #1
 801665e:	4648      	mov	r0, r9
 8016660:	f000 fbee 	bl	8016e40 <__lshift>
 8016664:	4621      	mov	r1, r4
 8016666:	9002      	str	r0, [sp, #8]
 8016668:	f000 fc56 	bl	8016f18 <__mcmp>
 801666c:	2800      	cmp	r0, #0
 801666e:	9b00      	ldr	r3, [sp, #0]
 8016670:	dc02      	bgt.n	8016678 <_dtoa_r+0xa78>
 8016672:	d1e0      	bne.n	8016636 <_dtoa_r+0xa36>
 8016674:	07da      	lsls	r2, r3, #31
 8016676:	d5de      	bpl.n	8016636 <_dtoa_r+0xa36>
 8016678:	2b39      	cmp	r3, #57	@ 0x39
 801667a:	d1da      	bne.n	8016632 <_dtoa_r+0xa32>
 801667c:	2339      	movs	r3, #57	@ 0x39
 801667e:	f88b 3000 	strb.w	r3, [fp]
 8016682:	4633      	mov	r3, r6
 8016684:	461e      	mov	r6, r3
 8016686:	3b01      	subs	r3, #1
 8016688:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801668c:	2a39      	cmp	r2, #57	@ 0x39
 801668e:	d04e      	beq.n	801672e <_dtoa_r+0xb2e>
 8016690:	3201      	adds	r2, #1
 8016692:	701a      	strb	r2, [r3, #0]
 8016694:	e501      	b.n	801609a <_dtoa_r+0x49a>
 8016696:	2a00      	cmp	r2, #0
 8016698:	dd03      	ble.n	80166a2 <_dtoa_r+0xaa2>
 801669a:	2b39      	cmp	r3, #57	@ 0x39
 801669c:	d0ee      	beq.n	801667c <_dtoa_r+0xa7c>
 801669e:	3301      	adds	r3, #1
 80166a0:	e7c9      	b.n	8016636 <_dtoa_r+0xa36>
 80166a2:	9a00      	ldr	r2, [sp, #0]
 80166a4:	9908      	ldr	r1, [sp, #32]
 80166a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80166aa:	428a      	cmp	r2, r1
 80166ac:	d028      	beq.n	8016700 <_dtoa_r+0xb00>
 80166ae:	9902      	ldr	r1, [sp, #8]
 80166b0:	2300      	movs	r3, #0
 80166b2:	220a      	movs	r2, #10
 80166b4:	4648      	mov	r0, r9
 80166b6:	f000 f9d5 	bl	8016a64 <__multadd>
 80166ba:	42af      	cmp	r7, r5
 80166bc:	9002      	str	r0, [sp, #8]
 80166be:	f04f 0300 	mov.w	r3, #0
 80166c2:	f04f 020a 	mov.w	r2, #10
 80166c6:	4639      	mov	r1, r7
 80166c8:	4648      	mov	r0, r9
 80166ca:	d107      	bne.n	80166dc <_dtoa_r+0xadc>
 80166cc:	f000 f9ca 	bl	8016a64 <__multadd>
 80166d0:	4607      	mov	r7, r0
 80166d2:	4605      	mov	r5, r0
 80166d4:	9b00      	ldr	r3, [sp, #0]
 80166d6:	3301      	adds	r3, #1
 80166d8:	9300      	str	r3, [sp, #0]
 80166da:	e777      	b.n	80165cc <_dtoa_r+0x9cc>
 80166dc:	f000 f9c2 	bl	8016a64 <__multadd>
 80166e0:	4629      	mov	r1, r5
 80166e2:	4607      	mov	r7, r0
 80166e4:	2300      	movs	r3, #0
 80166e6:	220a      	movs	r2, #10
 80166e8:	4648      	mov	r0, r9
 80166ea:	f000 f9bb 	bl	8016a64 <__multadd>
 80166ee:	4605      	mov	r5, r0
 80166f0:	e7f0      	b.n	80166d4 <_dtoa_r+0xad4>
 80166f2:	f1bb 0f00 	cmp.w	fp, #0
 80166f6:	bfcc      	ite	gt
 80166f8:	465e      	movgt	r6, fp
 80166fa:	2601      	movle	r6, #1
 80166fc:	4456      	add	r6, sl
 80166fe:	2700      	movs	r7, #0
 8016700:	9902      	ldr	r1, [sp, #8]
 8016702:	9300      	str	r3, [sp, #0]
 8016704:	2201      	movs	r2, #1
 8016706:	4648      	mov	r0, r9
 8016708:	f000 fb9a 	bl	8016e40 <__lshift>
 801670c:	4621      	mov	r1, r4
 801670e:	9002      	str	r0, [sp, #8]
 8016710:	f000 fc02 	bl	8016f18 <__mcmp>
 8016714:	2800      	cmp	r0, #0
 8016716:	dcb4      	bgt.n	8016682 <_dtoa_r+0xa82>
 8016718:	d102      	bne.n	8016720 <_dtoa_r+0xb20>
 801671a:	9b00      	ldr	r3, [sp, #0]
 801671c:	07db      	lsls	r3, r3, #31
 801671e:	d4b0      	bmi.n	8016682 <_dtoa_r+0xa82>
 8016720:	4633      	mov	r3, r6
 8016722:	461e      	mov	r6, r3
 8016724:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016728:	2a30      	cmp	r2, #48	@ 0x30
 801672a:	d0fa      	beq.n	8016722 <_dtoa_r+0xb22>
 801672c:	e4b5      	b.n	801609a <_dtoa_r+0x49a>
 801672e:	459a      	cmp	sl, r3
 8016730:	d1a8      	bne.n	8016684 <_dtoa_r+0xa84>
 8016732:	2331      	movs	r3, #49	@ 0x31
 8016734:	f108 0801 	add.w	r8, r8, #1
 8016738:	f88a 3000 	strb.w	r3, [sl]
 801673c:	e4ad      	b.n	801609a <_dtoa_r+0x49a>
 801673e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016740:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801679c <_dtoa_r+0xb9c>
 8016744:	b11b      	cbz	r3, 801674e <_dtoa_r+0xb4e>
 8016746:	f10a 0308 	add.w	r3, sl, #8
 801674a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801674c:	6013      	str	r3, [r2, #0]
 801674e:	4650      	mov	r0, sl
 8016750:	b017      	add	sp, #92	@ 0x5c
 8016752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016756:	9b07      	ldr	r3, [sp, #28]
 8016758:	2b01      	cmp	r3, #1
 801675a:	f77f ae2e 	ble.w	80163ba <_dtoa_r+0x7ba>
 801675e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016760:	9308      	str	r3, [sp, #32]
 8016762:	2001      	movs	r0, #1
 8016764:	e64d      	b.n	8016402 <_dtoa_r+0x802>
 8016766:	f1bb 0f00 	cmp.w	fp, #0
 801676a:	f77f aed9 	ble.w	8016520 <_dtoa_r+0x920>
 801676e:	4656      	mov	r6, sl
 8016770:	9802      	ldr	r0, [sp, #8]
 8016772:	4621      	mov	r1, r4
 8016774:	f7ff f9bc 	bl	8015af0 <quorem>
 8016778:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801677c:	f806 3b01 	strb.w	r3, [r6], #1
 8016780:	eba6 020a 	sub.w	r2, r6, sl
 8016784:	4593      	cmp	fp, r2
 8016786:	ddb4      	ble.n	80166f2 <_dtoa_r+0xaf2>
 8016788:	9902      	ldr	r1, [sp, #8]
 801678a:	2300      	movs	r3, #0
 801678c:	220a      	movs	r2, #10
 801678e:	4648      	mov	r0, r9
 8016790:	f000 f968 	bl	8016a64 <__multadd>
 8016794:	9002      	str	r0, [sp, #8]
 8016796:	e7eb      	b.n	8016770 <_dtoa_r+0xb70>
 8016798:	0801b609 	.word	0x0801b609
 801679c:	0801b58d 	.word	0x0801b58d

080167a0 <_free_r>:
 80167a0:	b538      	push	{r3, r4, r5, lr}
 80167a2:	4605      	mov	r5, r0
 80167a4:	2900      	cmp	r1, #0
 80167a6:	d041      	beq.n	801682c <_free_r+0x8c>
 80167a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80167ac:	1f0c      	subs	r4, r1, #4
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	bfb8      	it	lt
 80167b2:	18e4      	addlt	r4, r4, r3
 80167b4:	f000 f8e8 	bl	8016988 <__malloc_lock>
 80167b8:	4a1d      	ldr	r2, [pc, #116]	@ (8016830 <_free_r+0x90>)
 80167ba:	6813      	ldr	r3, [r2, #0]
 80167bc:	b933      	cbnz	r3, 80167cc <_free_r+0x2c>
 80167be:	6063      	str	r3, [r4, #4]
 80167c0:	6014      	str	r4, [r2, #0]
 80167c2:	4628      	mov	r0, r5
 80167c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80167c8:	f000 b8e4 	b.w	8016994 <__malloc_unlock>
 80167cc:	42a3      	cmp	r3, r4
 80167ce:	d908      	bls.n	80167e2 <_free_r+0x42>
 80167d0:	6820      	ldr	r0, [r4, #0]
 80167d2:	1821      	adds	r1, r4, r0
 80167d4:	428b      	cmp	r3, r1
 80167d6:	bf01      	itttt	eq
 80167d8:	6819      	ldreq	r1, [r3, #0]
 80167da:	685b      	ldreq	r3, [r3, #4]
 80167dc:	1809      	addeq	r1, r1, r0
 80167de:	6021      	streq	r1, [r4, #0]
 80167e0:	e7ed      	b.n	80167be <_free_r+0x1e>
 80167e2:	461a      	mov	r2, r3
 80167e4:	685b      	ldr	r3, [r3, #4]
 80167e6:	b10b      	cbz	r3, 80167ec <_free_r+0x4c>
 80167e8:	42a3      	cmp	r3, r4
 80167ea:	d9fa      	bls.n	80167e2 <_free_r+0x42>
 80167ec:	6811      	ldr	r1, [r2, #0]
 80167ee:	1850      	adds	r0, r2, r1
 80167f0:	42a0      	cmp	r0, r4
 80167f2:	d10b      	bne.n	801680c <_free_r+0x6c>
 80167f4:	6820      	ldr	r0, [r4, #0]
 80167f6:	4401      	add	r1, r0
 80167f8:	1850      	adds	r0, r2, r1
 80167fa:	4283      	cmp	r3, r0
 80167fc:	6011      	str	r1, [r2, #0]
 80167fe:	d1e0      	bne.n	80167c2 <_free_r+0x22>
 8016800:	6818      	ldr	r0, [r3, #0]
 8016802:	685b      	ldr	r3, [r3, #4]
 8016804:	6053      	str	r3, [r2, #4]
 8016806:	4408      	add	r0, r1
 8016808:	6010      	str	r0, [r2, #0]
 801680a:	e7da      	b.n	80167c2 <_free_r+0x22>
 801680c:	d902      	bls.n	8016814 <_free_r+0x74>
 801680e:	230c      	movs	r3, #12
 8016810:	602b      	str	r3, [r5, #0]
 8016812:	e7d6      	b.n	80167c2 <_free_r+0x22>
 8016814:	6820      	ldr	r0, [r4, #0]
 8016816:	1821      	adds	r1, r4, r0
 8016818:	428b      	cmp	r3, r1
 801681a:	bf04      	itt	eq
 801681c:	6819      	ldreq	r1, [r3, #0]
 801681e:	685b      	ldreq	r3, [r3, #4]
 8016820:	6063      	str	r3, [r4, #4]
 8016822:	bf04      	itt	eq
 8016824:	1809      	addeq	r1, r1, r0
 8016826:	6021      	streq	r1, [r4, #0]
 8016828:	6054      	str	r4, [r2, #4]
 801682a:	e7ca      	b.n	80167c2 <_free_r+0x22>
 801682c:	bd38      	pop	{r3, r4, r5, pc}
 801682e:	bf00      	nop
 8016830:	20006db8 	.word	0x20006db8

08016834 <malloc>:
 8016834:	4b02      	ldr	r3, [pc, #8]	@ (8016840 <malloc+0xc>)
 8016836:	4601      	mov	r1, r0
 8016838:	6818      	ldr	r0, [r3, #0]
 801683a:	f000 b825 	b.w	8016888 <_malloc_r>
 801683e:	bf00      	nop
 8016840:	20000148 	.word	0x20000148

08016844 <sbrk_aligned>:
 8016844:	b570      	push	{r4, r5, r6, lr}
 8016846:	4e0f      	ldr	r6, [pc, #60]	@ (8016884 <sbrk_aligned+0x40>)
 8016848:	460c      	mov	r4, r1
 801684a:	6831      	ldr	r1, [r6, #0]
 801684c:	4605      	mov	r5, r0
 801684e:	b911      	cbnz	r1, 8016856 <sbrk_aligned+0x12>
 8016850:	f001 fe04 	bl	801845c <_sbrk_r>
 8016854:	6030      	str	r0, [r6, #0]
 8016856:	4621      	mov	r1, r4
 8016858:	4628      	mov	r0, r5
 801685a:	f001 fdff 	bl	801845c <_sbrk_r>
 801685e:	1c43      	adds	r3, r0, #1
 8016860:	d103      	bne.n	801686a <sbrk_aligned+0x26>
 8016862:	f04f 34ff 	mov.w	r4, #4294967295
 8016866:	4620      	mov	r0, r4
 8016868:	bd70      	pop	{r4, r5, r6, pc}
 801686a:	1cc4      	adds	r4, r0, #3
 801686c:	f024 0403 	bic.w	r4, r4, #3
 8016870:	42a0      	cmp	r0, r4
 8016872:	d0f8      	beq.n	8016866 <sbrk_aligned+0x22>
 8016874:	1a21      	subs	r1, r4, r0
 8016876:	4628      	mov	r0, r5
 8016878:	f001 fdf0 	bl	801845c <_sbrk_r>
 801687c:	3001      	adds	r0, #1
 801687e:	d1f2      	bne.n	8016866 <sbrk_aligned+0x22>
 8016880:	e7ef      	b.n	8016862 <sbrk_aligned+0x1e>
 8016882:	bf00      	nop
 8016884:	20006db4 	.word	0x20006db4

08016888 <_malloc_r>:
 8016888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801688c:	1ccd      	adds	r5, r1, #3
 801688e:	f025 0503 	bic.w	r5, r5, #3
 8016892:	3508      	adds	r5, #8
 8016894:	2d0c      	cmp	r5, #12
 8016896:	bf38      	it	cc
 8016898:	250c      	movcc	r5, #12
 801689a:	2d00      	cmp	r5, #0
 801689c:	4606      	mov	r6, r0
 801689e:	db01      	blt.n	80168a4 <_malloc_r+0x1c>
 80168a0:	42a9      	cmp	r1, r5
 80168a2:	d904      	bls.n	80168ae <_malloc_r+0x26>
 80168a4:	230c      	movs	r3, #12
 80168a6:	6033      	str	r3, [r6, #0]
 80168a8:	2000      	movs	r0, #0
 80168aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80168ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016984 <_malloc_r+0xfc>
 80168b2:	f000 f869 	bl	8016988 <__malloc_lock>
 80168b6:	f8d8 3000 	ldr.w	r3, [r8]
 80168ba:	461c      	mov	r4, r3
 80168bc:	bb44      	cbnz	r4, 8016910 <_malloc_r+0x88>
 80168be:	4629      	mov	r1, r5
 80168c0:	4630      	mov	r0, r6
 80168c2:	f7ff ffbf 	bl	8016844 <sbrk_aligned>
 80168c6:	1c43      	adds	r3, r0, #1
 80168c8:	4604      	mov	r4, r0
 80168ca:	d158      	bne.n	801697e <_malloc_r+0xf6>
 80168cc:	f8d8 4000 	ldr.w	r4, [r8]
 80168d0:	4627      	mov	r7, r4
 80168d2:	2f00      	cmp	r7, #0
 80168d4:	d143      	bne.n	801695e <_malloc_r+0xd6>
 80168d6:	2c00      	cmp	r4, #0
 80168d8:	d04b      	beq.n	8016972 <_malloc_r+0xea>
 80168da:	6823      	ldr	r3, [r4, #0]
 80168dc:	4639      	mov	r1, r7
 80168de:	4630      	mov	r0, r6
 80168e0:	eb04 0903 	add.w	r9, r4, r3
 80168e4:	f001 fdba 	bl	801845c <_sbrk_r>
 80168e8:	4581      	cmp	r9, r0
 80168ea:	d142      	bne.n	8016972 <_malloc_r+0xea>
 80168ec:	6821      	ldr	r1, [r4, #0]
 80168ee:	1a6d      	subs	r5, r5, r1
 80168f0:	4629      	mov	r1, r5
 80168f2:	4630      	mov	r0, r6
 80168f4:	f7ff ffa6 	bl	8016844 <sbrk_aligned>
 80168f8:	3001      	adds	r0, #1
 80168fa:	d03a      	beq.n	8016972 <_malloc_r+0xea>
 80168fc:	6823      	ldr	r3, [r4, #0]
 80168fe:	442b      	add	r3, r5
 8016900:	6023      	str	r3, [r4, #0]
 8016902:	f8d8 3000 	ldr.w	r3, [r8]
 8016906:	685a      	ldr	r2, [r3, #4]
 8016908:	bb62      	cbnz	r2, 8016964 <_malloc_r+0xdc>
 801690a:	f8c8 7000 	str.w	r7, [r8]
 801690e:	e00f      	b.n	8016930 <_malloc_r+0xa8>
 8016910:	6822      	ldr	r2, [r4, #0]
 8016912:	1b52      	subs	r2, r2, r5
 8016914:	d420      	bmi.n	8016958 <_malloc_r+0xd0>
 8016916:	2a0b      	cmp	r2, #11
 8016918:	d917      	bls.n	801694a <_malloc_r+0xc2>
 801691a:	1961      	adds	r1, r4, r5
 801691c:	42a3      	cmp	r3, r4
 801691e:	6025      	str	r5, [r4, #0]
 8016920:	bf18      	it	ne
 8016922:	6059      	strne	r1, [r3, #4]
 8016924:	6863      	ldr	r3, [r4, #4]
 8016926:	bf08      	it	eq
 8016928:	f8c8 1000 	streq.w	r1, [r8]
 801692c:	5162      	str	r2, [r4, r5]
 801692e:	604b      	str	r3, [r1, #4]
 8016930:	4630      	mov	r0, r6
 8016932:	f000 f82f 	bl	8016994 <__malloc_unlock>
 8016936:	f104 000b 	add.w	r0, r4, #11
 801693a:	1d23      	adds	r3, r4, #4
 801693c:	f020 0007 	bic.w	r0, r0, #7
 8016940:	1ac2      	subs	r2, r0, r3
 8016942:	bf1c      	itt	ne
 8016944:	1a1b      	subne	r3, r3, r0
 8016946:	50a3      	strne	r3, [r4, r2]
 8016948:	e7af      	b.n	80168aa <_malloc_r+0x22>
 801694a:	6862      	ldr	r2, [r4, #4]
 801694c:	42a3      	cmp	r3, r4
 801694e:	bf0c      	ite	eq
 8016950:	f8c8 2000 	streq.w	r2, [r8]
 8016954:	605a      	strne	r2, [r3, #4]
 8016956:	e7eb      	b.n	8016930 <_malloc_r+0xa8>
 8016958:	4623      	mov	r3, r4
 801695a:	6864      	ldr	r4, [r4, #4]
 801695c:	e7ae      	b.n	80168bc <_malloc_r+0x34>
 801695e:	463c      	mov	r4, r7
 8016960:	687f      	ldr	r7, [r7, #4]
 8016962:	e7b6      	b.n	80168d2 <_malloc_r+0x4a>
 8016964:	461a      	mov	r2, r3
 8016966:	685b      	ldr	r3, [r3, #4]
 8016968:	42a3      	cmp	r3, r4
 801696a:	d1fb      	bne.n	8016964 <_malloc_r+0xdc>
 801696c:	2300      	movs	r3, #0
 801696e:	6053      	str	r3, [r2, #4]
 8016970:	e7de      	b.n	8016930 <_malloc_r+0xa8>
 8016972:	230c      	movs	r3, #12
 8016974:	6033      	str	r3, [r6, #0]
 8016976:	4630      	mov	r0, r6
 8016978:	f000 f80c 	bl	8016994 <__malloc_unlock>
 801697c:	e794      	b.n	80168a8 <_malloc_r+0x20>
 801697e:	6005      	str	r5, [r0, #0]
 8016980:	e7d6      	b.n	8016930 <_malloc_r+0xa8>
 8016982:	bf00      	nop
 8016984:	20006db8 	.word	0x20006db8

08016988 <__malloc_lock>:
 8016988:	4801      	ldr	r0, [pc, #4]	@ (8016990 <__malloc_lock+0x8>)
 801698a:	f7ff b89a 	b.w	8015ac2 <__retarget_lock_acquire_recursive>
 801698e:	bf00      	nop
 8016990:	20006db0 	.word	0x20006db0

08016994 <__malloc_unlock>:
 8016994:	4801      	ldr	r0, [pc, #4]	@ (801699c <__malloc_unlock+0x8>)
 8016996:	f7ff b895 	b.w	8015ac4 <__retarget_lock_release_recursive>
 801699a:	bf00      	nop
 801699c:	20006db0 	.word	0x20006db0

080169a0 <_Balloc>:
 80169a0:	b570      	push	{r4, r5, r6, lr}
 80169a2:	69c6      	ldr	r6, [r0, #28]
 80169a4:	4604      	mov	r4, r0
 80169a6:	460d      	mov	r5, r1
 80169a8:	b976      	cbnz	r6, 80169c8 <_Balloc+0x28>
 80169aa:	2010      	movs	r0, #16
 80169ac:	f7ff ff42 	bl	8016834 <malloc>
 80169b0:	4602      	mov	r2, r0
 80169b2:	61e0      	str	r0, [r4, #28]
 80169b4:	b920      	cbnz	r0, 80169c0 <_Balloc+0x20>
 80169b6:	4b18      	ldr	r3, [pc, #96]	@ (8016a18 <_Balloc+0x78>)
 80169b8:	4818      	ldr	r0, [pc, #96]	@ (8016a1c <_Balloc+0x7c>)
 80169ba:	216b      	movs	r1, #107	@ 0x6b
 80169bc:	f001 fd68 	bl	8018490 <__assert_func>
 80169c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80169c4:	6006      	str	r6, [r0, #0]
 80169c6:	60c6      	str	r6, [r0, #12]
 80169c8:	69e6      	ldr	r6, [r4, #28]
 80169ca:	68f3      	ldr	r3, [r6, #12]
 80169cc:	b183      	cbz	r3, 80169f0 <_Balloc+0x50>
 80169ce:	69e3      	ldr	r3, [r4, #28]
 80169d0:	68db      	ldr	r3, [r3, #12]
 80169d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80169d6:	b9b8      	cbnz	r0, 8016a08 <_Balloc+0x68>
 80169d8:	2101      	movs	r1, #1
 80169da:	fa01 f605 	lsl.w	r6, r1, r5
 80169de:	1d72      	adds	r2, r6, #5
 80169e0:	0092      	lsls	r2, r2, #2
 80169e2:	4620      	mov	r0, r4
 80169e4:	f001 fd72 	bl	80184cc <_calloc_r>
 80169e8:	b160      	cbz	r0, 8016a04 <_Balloc+0x64>
 80169ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80169ee:	e00e      	b.n	8016a0e <_Balloc+0x6e>
 80169f0:	2221      	movs	r2, #33	@ 0x21
 80169f2:	2104      	movs	r1, #4
 80169f4:	4620      	mov	r0, r4
 80169f6:	f001 fd69 	bl	80184cc <_calloc_r>
 80169fa:	69e3      	ldr	r3, [r4, #28]
 80169fc:	60f0      	str	r0, [r6, #12]
 80169fe:	68db      	ldr	r3, [r3, #12]
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	d1e4      	bne.n	80169ce <_Balloc+0x2e>
 8016a04:	2000      	movs	r0, #0
 8016a06:	bd70      	pop	{r4, r5, r6, pc}
 8016a08:	6802      	ldr	r2, [r0, #0]
 8016a0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016a0e:	2300      	movs	r3, #0
 8016a10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016a14:	e7f7      	b.n	8016a06 <_Balloc+0x66>
 8016a16:	bf00      	nop
 8016a18:	0801b59a 	.word	0x0801b59a
 8016a1c:	0801b61a 	.word	0x0801b61a

08016a20 <_Bfree>:
 8016a20:	b570      	push	{r4, r5, r6, lr}
 8016a22:	69c6      	ldr	r6, [r0, #28]
 8016a24:	4605      	mov	r5, r0
 8016a26:	460c      	mov	r4, r1
 8016a28:	b976      	cbnz	r6, 8016a48 <_Bfree+0x28>
 8016a2a:	2010      	movs	r0, #16
 8016a2c:	f7ff ff02 	bl	8016834 <malloc>
 8016a30:	4602      	mov	r2, r0
 8016a32:	61e8      	str	r0, [r5, #28]
 8016a34:	b920      	cbnz	r0, 8016a40 <_Bfree+0x20>
 8016a36:	4b09      	ldr	r3, [pc, #36]	@ (8016a5c <_Bfree+0x3c>)
 8016a38:	4809      	ldr	r0, [pc, #36]	@ (8016a60 <_Bfree+0x40>)
 8016a3a:	218f      	movs	r1, #143	@ 0x8f
 8016a3c:	f001 fd28 	bl	8018490 <__assert_func>
 8016a40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016a44:	6006      	str	r6, [r0, #0]
 8016a46:	60c6      	str	r6, [r0, #12]
 8016a48:	b13c      	cbz	r4, 8016a5a <_Bfree+0x3a>
 8016a4a:	69eb      	ldr	r3, [r5, #28]
 8016a4c:	6862      	ldr	r2, [r4, #4]
 8016a4e:	68db      	ldr	r3, [r3, #12]
 8016a50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016a54:	6021      	str	r1, [r4, #0]
 8016a56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016a5a:	bd70      	pop	{r4, r5, r6, pc}
 8016a5c:	0801b59a 	.word	0x0801b59a
 8016a60:	0801b61a 	.word	0x0801b61a

08016a64 <__multadd>:
 8016a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a68:	690d      	ldr	r5, [r1, #16]
 8016a6a:	4607      	mov	r7, r0
 8016a6c:	460c      	mov	r4, r1
 8016a6e:	461e      	mov	r6, r3
 8016a70:	f101 0c14 	add.w	ip, r1, #20
 8016a74:	2000      	movs	r0, #0
 8016a76:	f8dc 3000 	ldr.w	r3, [ip]
 8016a7a:	b299      	uxth	r1, r3
 8016a7c:	fb02 6101 	mla	r1, r2, r1, r6
 8016a80:	0c1e      	lsrs	r6, r3, #16
 8016a82:	0c0b      	lsrs	r3, r1, #16
 8016a84:	fb02 3306 	mla	r3, r2, r6, r3
 8016a88:	b289      	uxth	r1, r1
 8016a8a:	3001      	adds	r0, #1
 8016a8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016a90:	4285      	cmp	r5, r0
 8016a92:	f84c 1b04 	str.w	r1, [ip], #4
 8016a96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016a9a:	dcec      	bgt.n	8016a76 <__multadd+0x12>
 8016a9c:	b30e      	cbz	r6, 8016ae2 <__multadd+0x7e>
 8016a9e:	68a3      	ldr	r3, [r4, #8]
 8016aa0:	42ab      	cmp	r3, r5
 8016aa2:	dc19      	bgt.n	8016ad8 <__multadd+0x74>
 8016aa4:	6861      	ldr	r1, [r4, #4]
 8016aa6:	4638      	mov	r0, r7
 8016aa8:	3101      	adds	r1, #1
 8016aaa:	f7ff ff79 	bl	80169a0 <_Balloc>
 8016aae:	4680      	mov	r8, r0
 8016ab0:	b928      	cbnz	r0, 8016abe <__multadd+0x5a>
 8016ab2:	4602      	mov	r2, r0
 8016ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8016ae8 <__multadd+0x84>)
 8016ab6:	480d      	ldr	r0, [pc, #52]	@ (8016aec <__multadd+0x88>)
 8016ab8:	21ba      	movs	r1, #186	@ 0xba
 8016aba:	f001 fce9 	bl	8018490 <__assert_func>
 8016abe:	6922      	ldr	r2, [r4, #16]
 8016ac0:	3202      	adds	r2, #2
 8016ac2:	f104 010c 	add.w	r1, r4, #12
 8016ac6:	0092      	lsls	r2, r2, #2
 8016ac8:	300c      	adds	r0, #12
 8016aca:	f7fe fffc 	bl	8015ac6 <memcpy>
 8016ace:	4621      	mov	r1, r4
 8016ad0:	4638      	mov	r0, r7
 8016ad2:	f7ff ffa5 	bl	8016a20 <_Bfree>
 8016ad6:	4644      	mov	r4, r8
 8016ad8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016adc:	3501      	adds	r5, #1
 8016ade:	615e      	str	r6, [r3, #20]
 8016ae0:	6125      	str	r5, [r4, #16]
 8016ae2:	4620      	mov	r0, r4
 8016ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ae8:	0801b609 	.word	0x0801b609
 8016aec:	0801b61a 	.word	0x0801b61a

08016af0 <__s2b>:
 8016af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016af4:	460c      	mov	r4, r1
 8016af6:	4615      	mov	r5, r2
 8016af8:	461f      	mov	r7, r3
 8016afa:	2209      	movs	r2, #9
 8016afc:	3308      	adds	r3, #8
 8016afe:	4606      	mov	r6, r0
 8016b00:	fb93 f3f2 	sdiv	r3, r3, r2
 8016b04:	2100      	movs	r1, #0
 8016b06:	2201      	movs	r2, #1
 8016b08:	429a      	cmp	r2, r3
 8016b0a:	db09      	blt.n	8016b20 <__s2b+0x30>
 8016b0c:	4630      	mov	r0, r6
 8016b0e:	f7ff ff47 	bl	80169a0 <_Balloc>
 8016b12:	b940      	cbnz	r0, 8016b26 <__s2b+0x36>
 8016b14:	4602      	mov	r2, r0
 8016b16:	4b19      	ldr	r3, [pc, #100]	@ (8016b7c <__s2b+0x8c>)
 8016b18:	4819      	ldr	r0, [pc, #100]	@ (8016b80 <__s2b+0x90>)
 8016b1a:	21d3      	movs	r1, #211	@ 0xd3
 8016b1c:	f001 fcb8 	bl	8018490 <__assert_func>
 8016b20:	0052      	lsls	r2, r2, #1
 8016b22:	3101      	adds	r1, #1
 8016b24:	e7f0      	b.n	8016b08 <__s2b+0x18>
 8016b26:	9b08      	ldr	r3, [sp, #32]
 8016b28:	6143      	str	r3, [r0, #20]
 8016b2a:	2d09      	cmp	r5, #9
 8016b2c:	f04f 0301 	mov.w	r3, #1
 8016b30:	6103      	str	r3, [r0, #16]
 8016b32:	dd16      	ble.n	8016b62 <__s2b+0x72>
 8016b34:	f104 0909 	add.w	r9, r4, #9
 8016b38:	46c8      	mov	r8, r9
 8016b3a:	442c      	add	r4, r5
 8016b3c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8016b40:	4601      	mov	r1, r0
 8016b42:	3b30      	subs	r3, #48	@ 0x30
 8016b44:	220a      	movs	r2, #10
 8016b46:	4630      	mov	r0, r6
 8016b48:	f7ff ff8c 	bl	8016a64 <__multadd>
 8016b4c:	45a0      	cmp	r8, r4
 8016b4e:	d1f5      	bne.n	8016b3c <__s2b+0x4c>
 8016b50:	f1a5 0408 	sub.w	r4, r5, #8
 8016b54:	444c      	add	r4, r9
 8016b56:	1b2d      	subs	r5, r5, r4
 8016b58:	1963      	adds	r3, r4, r5
 8016b5a:	42bb      	cmp	r3, r7
 8016b5c:	db04      	blt.n	8016b68 <__s2b+0x78>
 8016b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016b62:	340a      	adds	r4, #10
 8016b64:	2509      	movs	r5, #9
 8016b66:	e7f6      	b.n	8016b56 <__s2b+0x66>
 8016b68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016b6c:	4601      	mov	r1, r0
 8016b6e:	3b30      	subs	r3, #48	@ 0x30
 8016b70:	220a      	movs	r2, #10
 8016b72:	4630      	mov	r0, r6
 8016b74:	f7ff ff76 	bl	8016a64 <__multadd>
 8016b78:	e7ee      	b.n	8016b58 <__s2b+0x68>
 8016b7a:	bf00      	nop
 8016b7c:	0801b609 	.word	0x0801b609
 8016b80:	0801b61a 	.word	0x0801b61a

08016b84 <__hi0bits>:
 8016b84:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8016b88:	4603      	mov	r3, r0
 8016b8a:	bf36      	itet	cc
 8016b8c:	0403      	lslcc	r3, r0, #16
 8016b8e:	2000      	movcs	r0, #0
 8016b90:	2010      	movcc	r0, #16
 8016b92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016b96:	bf3c      	itt	cc
 8016b98:	021b      	lslcc	r3, r3, #8
 8016b9a:	3008      	addcc	r0, #8
 8016b9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016ba0:	bf3c      	itt	cc
 8016ba2:	011b      	lslcc	r3, r3, #4
 8016ba4:	3004      	addcc	r0, #4
 8016ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016baa:	bf3c      	itt	cc
 8016bac:	009b      	lslcc	r3, r3, #2
 8016bae:	3002      	addcc	r0, #2
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	db05      	blt.n	8016bc0 <__hi0bits+0x3c>
 8016bb4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016bb8:	f100 0001 	add.w	r0, r0, #1
 8016bbc:	bf08      	it	eq
 8016bbe:	2020      	moveq	r0, #32
 8016bc0:	4770      	bx	lr

08016bc2 <__lo0bits>:
 8016bc2:	6803      	ldr	r3, [r0, #0]
 8016bc4:	4602      	mov	r2, r0
 8016bc6:	f013 0007 	ands.w	r0, r3, #7
 8016bca:	d00b      	beq.n	8016be4 <__lo0bits+0x22>
 8016bcc:	07d9      	lsls	r1, r3, #31
 8016bce:	d421      	bmi.n	8016c14 <__lo0bits+0x52>
 8016bd0:	0798      	lsls	r0, r3, #30
 8016bd2:	bf49      	itett	mi
 8016bd4:	085b      	lsrmi	r3, r3, #1
 8016bd6:	089b      	lsrpl	r3, r3, #2
 8016bd8:	2001      	movmi	r0, #1
 8016bda:	6013      	strmi	r3, [r2, #0]
 8016bdc:	bf5c      	itt	pl
 8016bde:	6013      	strpl	r3, [r2, #0]
 8016be0:	2002      	movpl	r0, #2
 8016be2:	4770      	bx	lr
 8016be4:	b299      	uxth	r1, r3
 8016be6:	b909      	cbnz	r1, 8016bec <__lo0bits+0x2a>
 8016be8:	0c1b      	lsrs	r3, r3, #16
 8016bea:	2010      	movs	r0, #16
 8016bec:	b2d9      	uxtb	r1, r3
 8016bee:	b909      	cbnz	r1, 8016bf4 <__lo0bits+0x32>
 8016bf0:	3008      	adds	r0, #8
 8016bf2:	0a1b      	lsrs	r3, r3, #8
 8016bf4:	0719      	lsls	r1, r3, #28
 8016bf6:	bf04      	itt	eq
 8016bf8:	091b      	lsreq	r3, r3, #4
 8016bfa:	3004      	addeq	r0, #4
 8016bfc:	0799      	lsls	r1, r3, #30
 8016bfe:	bf04      	itt	eq
 8016c00:	089b      	lsreq	r3, r3, #2
 8016c02:	3002      	addeq	r0, #2
 8016c04:	07d9      	lsls	r1, r3, #31
 8016c06:	d403      	bmi.n	8016c10 <__lo0bits+0x4e>
 8016c08:	085b      	lsrs	r3, r3, #1
 8016c0a:	f100 0001 	add.w	r0, r0, #1
 8016c0e:	d003      	beq.n	8016c18 <__lo0bits+0x56>
 8016c10:	6013      	str	r3, [r2, #0]
 8016c12:	4770      	bx	lr
 8016c14:	2000      	movs	r0, #0
 8016c16:	4770      	bx	lr
 8016c18:	2020      	movs	r0, #32
 8016c1a:	4770      	bx	lr

08016c1c <__i2b>:
 8016c1c:	b510      	push	{r4, lr}
 8016c1e:	460c      	mov	r4, r1
 8016c20:	2101      	movs	r1, #1
 8016c22:	f7ff febd 	bl	80169a0 <_Balloc>
 8016c26:	4602      	mov	r2, r0
 8016c28:	b928      	cbnz	r0, 8016c36 <__i2b+0x1a>
 8016c2a:	4b05      	ldr	r3, [pc, #20]	@ (8016c40 <__i2b+0x24>)
 8016c2c:	4805      	ldr	r0, [pc, #20]	@ (8016c44 <__i2b+0x28>)
 8016c2e:	f240 1145 	movw	r1, #325	@ 0x145
 8016c32:	f001 fc2d 	bl	8018490 <__assert_func>
 8016c36:	2301      	movs	r3, #1
 8016c38:	6144      	str	r4, [r0, #20]
 8016c3a:	6103      	str	r3, [r0, #16]
 8016c3c:	bd10      	pop	{r4, pc}
 8016c3e:	bf00      	nop
 8016c40:	0801b609 	.word	0x0801b609
 8016c44:	0801b61a 	.word	0x0801b61a

08016c48 <__multiply>:
 8016c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c4c:	4617      	mov	r7, r2
 8016c4e:	690a      	ldr	r2, [r1, #16]
 8016c50:	693b      	ldr	r3, [r7, #16]
 8016c52:	429a      	cmp	r2, r3
 8016c54:	bfa8      	it	ge
 8016c56:	463b      	movge	r3, r7
 8016c58:	4689      	mov	r9, r1
 8016c5a:	bfa4      	itt	ge
 8016c5c:	460f      	movge	r7, r1
 8016c5e:	4699      	movge	r9, r3
 8016c60:	693d      	ldr	r5, [r7, #16]
 8016c62:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016c66:	68bb      	ldr	r3, [r7, #8]
 8016c68:	6879      	ldr	r1, [r7, #4]
 8016c6a:	eb05 060a 	add.w	r6, r5, sl
 8016c6e:	42b3      	cmp	r3, r6
 8016c70:	b085      	sub	sp, #20
 8016c72:	bfb8      	it	lt
 8016c74:	3101      	addlt	r1, #1
 8016c76:	f7ff fe93 	bl	80169a0 <_Balloc>
 8016c7a:	b930      	cbnz	r0, 8016c8a <__multiply+0x42>
 8016c7c:	4602      	mov	r2, r0
 8016c7e:	4b41      	ldr	r3, [pc, #260]	@ (8016d84 <__multiply+0x13c>)
 8016c80:	4841      	ldr	r0, [pc, #260]	@ (8016d88 <__multiply+0x140>)
 8016c82:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8016c86:	f001 fc03 	bl	8018490 <__assert_func>
 8016c8a:	f100 0414 	add.w	r4, r0, #20
 8016c8e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8016c92:	4623      	mov	r3, r4
 8016c94:	2200      	movs	r2, #0
 8016c96:	4573      	cmp	r3, lr
 8016c98:	d320      	bcc.n	8016cdc <__multiply+0x94>
 8016c9a:	f107 0814 	add.w	r8, r7, #20
 8016c9e:	f109 0114 	add.w	r1, r9, #20
 8016ca2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8016ca6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8016caa:	9302      	str	r3, [sp, #8]
 8016cac:	1beb      	subs	r3, r5, r7
 8016cae:	3b15      	subs	r3, #21
 8016cb0:	f023 0303 	bic.w	r3, r3, #3
 8016cb4:	3304      	adds	r3, #4
 8016cb6:	3715      	adds	r7, #21
 8016cb8:	42bd      	cmp	r5, r7
 8016cba:	bf38      	it	cc
 8016cbc:	2304      	movcc	r3, #4
 8016cbe:	9301      	str	r3, [sp, #4]
 8016cc0:	9b02      	ldr	r3, [sp, #8]
 8016cc2:	9103      	str	r1, [sp, #12]
 8016cc4:	428b      	cmp	r3, r1
 8016cc6:	d80c      	bhi.n	8016ce2 <__multiply+0x9a>
 8016cc8:	2e00      	cmp	r6, #0
 8016cca:	dd03      	ble.n	8016cd4 <__multiply+0x8c>
 8016ccc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016cd0:	2b00      	cmp	r3, #0
 8016cd2:	d055      	beq.n	8016d80 <__multiply+0x138>
 8016cd4:	6106      	str	r6, [r0, #16]
 8016cd6:	b005      	add	sp, #20
 8016cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cdc:	f843 2b04 	str.w	r2, [r3], #4
 8016ce0:	e7d9      	b.n	8016c96 <__multiply+0x4e>
 8016ce2:	f8b1 a000 	ldrh.w	sl, [r1]
 8016ce6:	f1ba 0f00 	cmp.w	sl, #0
 8016cea:	d01f      	beq.n	8016d2c <__multiply+0xe4>
 8016cec:	46c4      	mov	ip, r8
 8016cee:	46a1      	mov	r9, r4
 8016cf0:	2700      	movs	r7, #0
 8016cf2:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016cf6:	f8d9 3000 	ldr.w	r3, [r9]
 8016cfa:	fa1f fb82 	uxth.w	fp, r2
 8016cfe:	b29b      	uxth	r3, r3
 8016d00:	fb0a 330b 	mla	r3, sl, fp, r3
 8016d04:	443b      	add	r3, r7
 8016d06:	f8d9 7000 	ldr.w	r7, [r9]
 8016d0a:	0c12      	lsrs	r2, r2, #16
 8016d0c:	0c3f      	lsrs	r7, r7, #16
 8016d0e:	fb0a 7202 	mla	r2, sl, r2, r7
 8016d12:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8016d16:	b29b      	uxth	r3, r3
 8016d18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016d1c:	4565      	cmp	r5, ip
 8016d1e:	f849 3b04 	str.w	r3, [r9], #4
 8016d22:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8016d26:	d8e4      	bhi.n	8016cf2 <__multiply+0xaa>
 8016d28:	9b01      	ldr	r3, [sp, #4]
 8016d2a:	50e7      	str	r7, [r4, r3]
 8016d2c:	9b03      	ldr	r3, [sp, #12]
 8016d2e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016d32:	3104      	adds	r1, #4
 8016d34:	f1b9 0f00 	cmp.w	r9, #0
 8016d38:	d020      	beq.n	8016d7c <__multiply+0x134>
 8016d3a:	6823      	ldr	r3, [r4, #0]
 8016d3c:	4647      	mov	r7, r8
 8016d3e:	46a4      	mov	ip, r4
 8016d40:	f04f 0a00 	mov.w	sl, #0
 8016d44:	f8b7 b000 	ldrh.w	fp, [r7]
 8016d48:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016d4c:	fb09 220b 	mla	r2, r9, fp, r2
 8016d50:	4452      	add	r2, sl
 8016d52:	b29b      	uxth	r3, r3
 8016d54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016d58:	f84c 3b04 	str.w	r3, [ip], #4
 8016d5c:	f857 3b04 	ldr.w	r3, [r7], #4
 8016d60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016d64:	f8bc 3000 	ldrh.w	r3, [ip]
 8016d68:	fb09 330a 	mla	r3, r9, sl, r3
 8016d6c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016d70:	42bd      	cmp	r5, r7
 8016d72:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016d76:	d8e5      	bhi.n	8016d44 <__multiply+0xfc>
 8016d78:	9a01      	ldr	r2, [sp, #4]
 8016d7a:	50a3      	str	r3, [r4, r2]
 8016d7c:	3404      	adds	r4, #4
 8016d7e:	e79f      	b.n	8016cc0 <__multiply+0x78>
 8016d80:	3e01      	subs	r6, #1
 8016d82:	e7a1      	b.n	8016cc8 <__multiply+0x80>
 8016d84:	0801b609 	.word	0x0801b609
 8016d88:	0801b61a 	.word	0x0801b61a

08016d8c <__pow5mult>:
 8016d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016d90:	4615      	mov	r5, r2
 8016d92:	f012 0203 	ands.w	r2, r2, #3
 8016d96:	4607      	mov	r7, r0
 8016d98:	460e      	mov	r6, r1
 8016d9a:	d007      	beq.n	8016dac <__pow5mult+0x20>
 8016d9c:	4c25      	ldr	r4, [pc, #148]	@ (8016e34 <__pow5mult+0xa8>)
 8016d9e:	3a01      	subs	r2, #1
 8016da0:	2300      	movs	r3, #0
 8016da2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016da6:	f7ff fe5d 	bl	8016a64 <__multadd>
 8016daa:	4606      	mov	r6, r0
 8016dac:	10ad      	asrs	r5, r5, #2
 8016dae:	d03d      	beq.n	8016e2c <__pow5mult+0xa0>
 8016db0:	69fc      	ldr	r4, [r7, #28]
 8016db2:	b97c      	cbnz	r4, 8016dd4 <__pow5mult+0x48>
 8016db4:	2010      	movs	r0, #16
 8016db6:	f7ff fd3d 	bl	8016834 <malloc>
 8016dba:	4602      	mov	r2, r0
 8016dbc:	61f8      	str	r0, [r7, #28]
 8016dbe:	b928      	cbnz	r0, 8016dcc <__pow5mult+0x40>
 8016dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8016e38 <__pow5mult+0xac>)
 8016dc2:	481e      	ldr	r0, [pc, #120]	@ (8016e3c <__pow5mult+0xb0>)
 8016dc4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016dc8:	f001 fb62 	bl	8018490 <__assert_func>
 8016dcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016dd0:	6004      	str	r4, [r0, #0]
 8016dd2:	60c4      	str	r4, [r0, #12]
 8016dd4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016dd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016ddc:	b94c      	cbnz	r4, 8016df2 <__pow5mult+0x66>
 8016dde:	f240 2171 	movw	r1, #625	@ 0x271
 8016de2:	4638      	mov	r0, r7
 8016de4:	f7ff ff1a 	bl	8016c1c <__i2b>
 8016de8:	2300      	movs	r3, #0
 8016dea:	f8c8 0008 	str.w	r0, [r8, #8]
 8016dee:	4604      	mov	r4, r0
 8016df0:	6003      	str	r3, [r0, #0]
 8016df2:	f04f 0900 	mov.w	r9, #0
 8016df6:	07eb      	lsls	r3, r5, #31
 8016df8:	d50a      	bpl.n	8016e10 <__pow5mult+0x84>
 8016dfa:	4631      	mov	r1, r6
 8016dfc:	4622      	mov	r2, r4
 8016dfe:	4638      	mov	r0, r7
 8016e00:	f7ff ff22 	bl	8016c48 <__multiply>
 8016e04:	4631      	mov	r1, r6
 8016e06:	4680      	mov	r8, r0
 8016e08:	4638      	mov	r0, r7
 8016e0a:	f7ff fe09 	bl	8016a20 <_Bfree>
 8016e0e:	4646      	mov	r6, r8
 8016e10:	106d      	asrs	r5, r5, #1
 8016e12:	d00b      	beq.n	8016e2c <__pow5mult+0xa0>
 8016e14:	6820      	ldr	r0, [r4, #0]
 8016e16:	b938      	cbnz	r0, 8016e28 <__pow5mult+0x9c>
 8016e18:	4622      	mov	r2, r4
 8016e1a:	4621      	mov	r1, r4
 8016e1c:	4638      	mov	r0, r7
 8016e1e:	f7ff ff13 	bl	8016c48 <__multiply>
 8016e22:	6020      	str	r0, [r4, #0]
 8016e24:	f8c0 9000 	str.w	r9, [r0]
 8016e28:	4604      	mov	r4, r0
 8016e2a:	e7e4      	b.n	8016df6 <__pow5mult+0x6a>
 8016e2c:	4630      	mov	r0, r6
 8016e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e32:	bf00      	nop
 8016e34:	0801b72c 	.word	0x0801b72c
 8016e38:	0801b59a 	.word	0x0801b59a
 8016e3c:	0801b61a 	.word	0x0801b61a

08016e40 <__lshift>:
 8016e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e44:	460c      	mov	r4, r1
 8016e46:	6849      	ldr	r1, [r1, #4]
 8016e48:	6923      	ldr	r3, [r4, #16]
 8016e4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016e4e:	68a3      	ldr	r3, [r4, #8]
 8016e50:	4607      	mov	r7, r0
 8016e52:	4691      	mov	r9, r2
 8016e54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016e58:	f108 0601 	add.w	r6, r8, #1
 8016e5c:	42b3      	cmp	r3, r6
 8016e5e:	db0b      	blt.n	8016e78 <__lshift+0x38>
 8016e60:	4638      	mov	r0, r7
 8016e62:	f7ff fd9d 	bl	80169a0 <_Balloc>
 8016e66:	4605      	mov	r5, r0
 8016e68:	b948      	cbnz	r0, 8016e7e <__lshift+0x3e>
 8016e6a:	4602      	mov	r2, r0
 8016e6c:	4b28      	ldr	r3, [pc, #160]	@ (8016f10 <__lshift+0xd0>)
 8016e6e:	4829      	ldr	r0, [pc, #164]	@ (8016f14 <__lshift+0xd4>)
 8016e70:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016e74:	f001 fb0c 	bl	8018490 <__assert_func>
 8016e78:	3101      	adds	r1, #1
 8016e7a:	005b      	lsls	r3, r3, #1
 8016e7c:	e7ee      	b.n	8016e5c <__lshift+0x1c>
 8016e7e:	2300      	movs	r3, #0
 8016e80:	f100 0114 	add.w	r1, r0, #20
 8016e84:	f100 0210 	add.w	r2, r0, #16
 8016e88:	4618      	mov	r0, r3
 8016e8a:	4553      	cmp	r3, sl
 8016e8c:	db33      	blt.n	8016ef6 <__lshift+0xb6>
 8016e8e:	6920      	ldr	r0, [r4, #16]
 8016e90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016e94:	f104 0314 	add.w	r3, r4, #20
 8016e98:	f019 091f 	ands.w	r9, r9, #31
 8016e9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016ea0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016ea4:	d02b      	beq.n	8016efe <__lshift+0xbe>
 8016ea6:	f1c9 0e20 	rsb	lr, r9, #32
 8016eaa:	468a      	mov	sl, r1
 8016eac:	2200      	movs	r2, #0
 8016eae:	6818      	ldr	r0, [r3, #0]
 8016eb0:	fa00 f009 	lsl.w	r0, r0, r9
 8016eb4:	4310      	orrs	r0, r2
 8016eb6:	f84a 0b04 	str.w	r0, [sl], #4
 8016eba:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ebe:	459c      	cmp	ip, r3
 8016ec0:	fa22 f20e 	lsr.w	r2, r2, lr
 8016ec4:	d8f3      	bhi.n	8016eae <__lshift+0x6e>
 8016ec6:	ebac 0304 	sub.w	r3, ip, r4
 8016eca:	3b15      	subs	r3, #21
 8016ecc:	f023 0303 	bic.w	r3, r3, #3
 8016ed0:	3304      	adds	r3, #4
 8016ed2:	f104 0015 	add.w	r0, r4, #21
 8016ed6:	4560      	cmp	r0, ip
 8016ed8:	bf88      	it	hi
 8016eda:	2304      	movhi	r3, #4
 8016edc:	50ca      	str	r2, [r1, r3]
 8016ede:	b10a      	cbz	r2, 8016ee4 <__lshift+0xa4>
 8016ee0:	f108 0602 	add.w	r6, r8, #2
 8016ee4:	3e01      	subs	r6, #1
 8016ee6:	4638      	mov	r0, r7
 8016ee8:	612e      	str	r6, [r5, #16]
 8016eea:	4621      	mov	r1, r4
 8016eec:	f7ff fd98 	bl	8016a20 <_Bfree>
 8016ef0:	4628      	mov	r0, r5
 8016ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ef6:	f842 0f04 	str.w	r0, [r2, #4]!
 8016efa:	3301      	adds	r3, #1
 8016efc:	e7c5      	b.n	8016e8a <__lshift+0x4a>
 8016efe:	3904      	subs	r1, #4
 8016f00:	f853 2b04 	ldr.w	r2, [r3], #4
 8016f04:	f841 2f04 	str.w	r2, [r1, #4]!
 8016f08:	459c      	cmp	ip, r3
 8016f0a:	d8f9      	bhi.n	8016f00 <__lshift+0xc0>
 8016f0c:	e7ea      	b.n	8016ee4 <__lshift+0xa4>
 8016f0e:	bf00      	nop
 8016f10:	0801b609 	.word	0x0801b609
 8016f14:	0801b61a 	.word	0x0801b61a

08016f18 <__mcmp>:
 8016f18:	690a      	ldr	r2, [r1, #16]
 8016f1a:	4603      	mov	r3, r0
 8016f1c:	6900      	ldr	r0, [r0, #16]
 8016f1e:	1a80      	subs	r0, r0, r2
 8016f20:	b530      	push	{r4, r5, lr}
 8016f22:	d10e      	bne.n	8016f42 <__mcmp+0x2a>
 8016f24:	3314      	adds	r3, #20
 8016f26:	3114      	adds	r1, #20
 8016f28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016f2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016f30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016f34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016f38:	4295      	cmp	r5, r2
 8016f3a:	d003      	beq.n	8016f44 <__mcmp+0x2c>
 8016f3c:	d205      	bcs.n	8016f4a <__mcmp+0x32>
 8016f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f42:	bd30      	pop	{r4, r5, pc}
 8016f44:	42a3      	cmp	r3, r4
 8016f46:	d3f3      	bcc.n	8016f30 <__mcmp+0x18>
 8016f48:	e7fb      	b.n	8016f42 <__mcmp+0x2a>
 8016f4a:	2001      	movs	r0, #1
 8016f4c:	e7f9      	b.n	8016f42 <__mcmp+0x2a>
	...

08016f50 <__mdiff>:
 8016f50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f54:	4689      	mov	r9, r1
 8016f56:	4606      	mov	r6, r0
 8016f58:	4611      	mov	r1, r2
 8016f5a:	4648      	mov	r0, r9
 8016f5c:	4614      	mov	r4, r2
 8016f5e:	f7ff ffdb 	bl	8016f18 <__mcmp>
 8016f62:	1e05      	subs	r5, r0, #0
 8016f64:	d112      	bne.n	8016f8c <__mdiff+0x3c>
 8016f66:	4629      	mov	r1, r5
 8016f68:	4630      	mov	r0, r6
 8016f6a:	f7ff fd19 	bl	80169a0 <_Balloc>
 8016f6e:	4602      	mov	r2, r0
 8016f70:	b928      	cbnz	r0, 8016f7e <__mdiff+0x2e>
 8016f72:	4b3f      	ldr	r3, [pc, #252]	@ (8017070 <__mdiff+0x120>)
 8016f74:	f240 2137 	movw	r1, #567	@ 0x237
 8016f78:	483e      	ldr	r0, [pc, #248]	@ (8017074 <__mdiff+0x124>)
 8016f7a:	f001 fa89 	bl	8018490 <__assert_func>
 8016f7e:	2301      	movs	r3, #1
 8016f80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016f84:	4610      	mov	r0, r2
 8016f86:	b003      	add	sp, #12
 8016f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f8c:	bfbc      	itt	lt
 8016f8e:	464b      	movlt	r3, r9
 8016f90:	46a1      	movlt	r9, r4
 8016f92:	4630      	mov	r0, r6
 8016f94:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016f98:	bfba      	itte	lt
 8016f9a:	461c      	movlt	r4, r3
 8016f9c:	2501      	movlt	r5, #1
 8016f9e:	2500      	movge	r5, #0
 8016fa0:	f7ff fcfe 	bl	80169a0 <_Balloc>
 8016fa4:	4602      	mov	r2, r0
 8016fa6:	b918      	cbnz	r0, 8016fb0 <__mdiff+0x60>
 8016fa8:	4b31      	ldr	r3, [pc, #196]	@ (8017070 <__mdiff+0x120>)
 8016faa:	f240 2145 	movw	r1, #581	@ 0x245
 8016fae:	e7e3      	b.n	8016f78 <__mdiff+0x28>
 8016fb0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016fb4:	6926      	ldr	r6, [r4, #16]
 8016fb6:	60c5      	str	r5, [r0, #12]
 8016fb8:	f109 0310 	add.w	r3, r9, #16
 8016fbc:	f109 0514 	add.w	r5, r9, #20
 8016fc0:	f104 0e14 	add.w	lr, r4, #20
 8016fc4:	f100 0b14 	add.w	fp, r0, #20
 8016fc8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016fcc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016fd0:	9301      	str	r3, [sp, #4]
 8016fd2:	46d9      	mov	r9, fp
 8016fd4:	f04f 0c00 	mov.w	ip, #0
 8016fd8:	9b01      	ldr	r3, [sp, #4]
 8016fda:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016fde:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016fe2:	9301      	str	r3, [sp, #4]
 8016fe4:	fa1f f38a 	uxth.w	r3, sl
 8016fe8:	4619      	mov	r1, r3
 8016fea:	b283      	uxth	r3, r0
 8016fec:	1acb      	subs	r3, r1, r3
 8016fee:	0c00      	lsrs	r0, r0, #16
 8016ff0:	4463      	add	r3, ip
 8016ff2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016ff6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016ffa:	b29b      	uxth	r3, r3
 8016ffc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8017000:	4576      	cmp	r6, lr
 8017002:	f849 3b04 	str.w	r3, [r9], #4
 8017006:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801700a:	d8e5      	bhi.n	8016fd8 <__mdiff+0x88>
 801700c:	1b33      	subs	r3, r6, r4
 801700e:	3b15      	subs	r3, #21
 8017010:	f023 0303 	bic.w	r3, r3, #3
 8017014:	3415      	adds	r4, #21
 8017016:	3304      	adds	r3, #4
 8017018:	42a6      	cmp	r6, r4
 801701a:	bf38      	it	cc
 801701c:	2304      	movcc	r3, #4
 801701e:	441d      	add	r5, r3
 8017020:	445b      	add	r3, fp
 8017022:	461e      	mov	r6, r3
 8017024:	462c      	mov	r4, r5
 8017026:	4544      	cmp	r4, r8
 8017028:	d30e      	bcc.n	8017048 <__mdiff+0xf8>
 801702a:	f108 0103 	add.w	r1, r8, #3
 801702e:	1b49      	subs	r1, r1, r5
 8017030:	f021 0103 	bic.w	r1, r1, #3
 8017034:	3d03      	subs	r5, #3
 8017036:	45a8      	cmp	r8, r5
 8017038:	bf38      	it	cc
 801703a:	2100      	movcc	r1, #0
 801703c:	440b      	add	r3, r1
 801703e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017042:	b191      	cbz	r1, 801706a <__mdiff+0x11a>
 8017044:	6117      	str	r7, [r2, #16]
 8017046:	e79d      	b.n	8016f84 <__mdiff+0x34>
 8017048:	f854 1b04 	ldr.w	r1, [r4], #4
 801704c:	46e6      	mov	lr, ip
 801704e:	0c08      	lsrs	r0, r1, #16
 8017050:	fa1c fc81 	uxtah	ip, ip, r1
 8017054:	4471      	add	r1, lr
 8017056:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801705a:	b289      	uxth	r1, r1
 801705c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8017060:	f846 1b04 	str.w	r1, [r6], #4
 8017064:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017068:	e7dd      	b.n	8017026 <__mdiff+0xd6>
 801706a:	3f01      	subs	r7, #1
 801706c:	e7e7      	b.n	801703e <__mdiff+0xee>
 801706e:	bf00      	nop
 8017070:	0801b609 	.word	0x0801b609
 8017074:	0801b61a 	.word	0x0801b61a

08017078 <__ulp>:
 8017078:	b082      	sub	sp, #8
 801707a:	ed8d 0b00 	vstr	d0, [sp]
 801707e:	9a01      	ldr	r2, [sp, #4]
 8017080:	4b0f      	ldr	r3, [pc, #60]	@ (80170c0 <__ulp+0x48>)
 8017082:	4013      	ands	r3, r2
 8017084:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8017088:	2b00      	cmp	r3, #0
 801708a:	dc08      	bgt.n	801709e <__ulp+0x26>
 801708c:	425b      	negs	r3, r3
 801708e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8017092:	ea4f 5223 	mov.w	r2, r3, asr #20
 8017096:	da04      	bge.n	80170a2 <__ulp+0x2a>
 8017098:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801709c:	4113      	asrs	r3, r2
 801709e:	2200      	movs	r2, #0
 80170a0:	e008      	b.n	80170b4 <__ulp+0x3c>
 80170a2:	f1a2 0314 	sub.w	r3, r2, #20
 80170a6:	2b1e      	cmp	r3, #30
 80170a8:	bfda      	itte	le
 80170aa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80170ae:	40da      	lsrle	r2, r3
 80170b0:	2201      	movgt	r2, #1
 80170b2:	2300      	movs	r3, #0
 80170b4:	4619      	mov	r1, r3
 80170b6:	4610      	mov	r0, r2
 80170b8:	ec41 0b10 	vmov	d0, r0, r1
 80170bc:	b002      	add	sp, #8
 80170be:	4770      	bx	lr
 80170c0:	7ff00000 	.word	0x7ff00000

080170c4 <__b2d>:
 80170c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170c8:	6906      	ldr	r6, [r0, #16]
 80170ca:	f100 0814 	add.w	r8, r0, #20
 80170ce:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80170d2:	1f37      	subs	r7, r6, #4
 80170d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80170d8:	4610      	mov	r0, r2
 80170da:	f7ff fd53 	bl	8016b84 <__hi0bits>
 80170de:	f1c0 0320 	rsb	r3, r0, #32
 80170e2:	280a      	cmp	r0, #10
 80170e4:	600b      	str	r3, [r1, #0]
 80170e6:	491b      	ldr	r1, [pc, #108]	@ (8017154 <__b2d+0x90>)
 80170e8:	dc15      	bgt.n	8017116 <__b2d+0x52>
 80170ea:	f1c0 0c0b 	rsb	ip, r0, #11
 80170ee:	fa22 f30c 	lsr.w	r3, r2, ip
 80170f2:	45b8      	cmp	r8, r7
 80170f4:	ea43 0501 	orr.w	r5, r3, r1
 80170f8:	bf34      	ite	cc
 80170fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80170fe:	2300      	movcs	r3, #0
 8017100:	3015      	adds	r0, #21
 8017102:	fa02 f000 	lsl.w	r0, r2, r0
 8017106:	fa23 f30c 	lsr.w	r3, r3, ip
 801710a:	4303      	orrs	r3, r0
 801710c:	461c      	mov	r4, r3
 801710e:	ec45 4b10 	vmov	d0, r4, r5
 8017112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017116:	45b8      	cmp	r8, r7
 8017118:	bf3a      	itte	cc
 801711a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801711e:	f1a6 0708 	subcc.w	r7, r6, #8
 8017122:	2300      	movcs	r3, #0
 8017124:	380b      	subs	r0, #11
 8017126:	d012      	beq.n	801714e <__b2d+0x8a>
 8017128:	f1c0 0120 	rsb	r1, r0, #32
 801712c:	fa23 f401 	lsr.w	r4, r3, r1
 8017130:	4082      	lsls	r2, r0
 8017132:	4322      	orrs	r2, r4
 8017134:	4547      	cmp	r7, r8
 8017136:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801713a:	bf8c      	ite	hi
 801713c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8017140:	2200      	movls	r2, #0
 8017142:	4083      	lsls	r3, r0
 8017144:	40ca      	lsrs	r2, r1
 8017146:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801714a:	4313      	orrs	r3, r2
 801714c:	e7de      	b.n	801710c <__b2d+0x48>
 801714e:	ea42 0501 	orr.w	r5, r2, r1
 8017152:	e7db      	b.n	801710c <__b2d+0x48>
 8017154:	3ff00000 	.word	0x3ff00000

08017158 <__d2b>:
 8017158:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801715c:	460f      	mov	r7, r1
 801715e:	2101      	movs	r1, #1
 8017160:	ec59 8b10 	vmov	r8, r9, d0
 8017164:	4616      	mov	r6, r2
 8017166:	f7ff fc1b 	bl	80169a0 <_Balloc>
 801716a:	4604      	mov	r4, r0
 801716c:	b930      	cbnz	r0, 801717c <__d2b+0x24>
 801716e:	4602      	mov	r2, r0
 8017170:	4b23      	ldr	r3, [pc, #140]	@ (8017200 <__d2b+0xa8>)
 8017172:	4824      	ldr	r0, [pc, #144]	@ (8017204 <__d2b+0xac>)
 8017174:	f240 310f 	movw	r1, #783	@ 0x30f
 8017178:	f001 f98a 	bl	8018490 <__assert_func>
 801717c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017180:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017184:	b10d      	cbz	r5, 801718a <__d2b+0x32>
 8017186:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801718a:	9301      	str	r3, [sp, #4]
 801718c:	f1b8 0300 	subs.w	r3, r8, #0
 8017190:	d023      	beq.n	80171da <__d2b+0x82>
 8017192:	4668      	mov	r0, sp
 8017194:	9300      	str	r3, [sp, #0]
 8017196:	f7ff fd14 	bl	8016bc2 <__lo0bits>
 801719a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801719e:	b1d0      	cbz	r0, 80171d6 <__d2b+0x7e>
 80171a0:	f1c0 0320 	rsb	r3, r0, #32
 80171a4:	fa02 f303 	lsl.w	r3, r2, r3
 80171a8:	430b      	orrs	r3, r1
 80171aa:	40c2      	lsrs	r2, r0
 80171ac:	6163      	str	r3, [r4, #20]
 80171ae:	9201      	str	r2, [sp, #4]
 80171b0:	9b01      	ldr	r3, [sp, #4]
 80171b2:	61a3      	str	r3, [r4, #24]
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	bf0c      	ite	eq
 80171b8:	2201      	moveq	r2, #1
 80171ba:	2202      	movne	r2, #2
 80171bc:	6122      	str	r2, [r4, #16]
 80171be:	b1a5      	cbz	r5, 80171ea <__d2b+0x92>
 80171c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80171c4:	4405      	add	r5, r0
 80171c6:	603d      	str	r5, [r7, #0]
 80171c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80171cc:	6030      	str	r0, [r6, #0]
 80171ce:	4620      	mov	r0, r4
 80171d0:	b003      	add	sp, #12
 80171d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80171d6:	6161      	str	r1, [r4, #20]
 80171d8:	e7ea      	b.n	80171b0 <__d2b+0x58>
 80171da:	a801      	add	r0, sp, #4
 80171dc:	f7ff fcf1 	bl	8016bc2 <__lo0bits>
 80171e0:	9b01      	ldr	r3, [sp, #4]
 80171e2:	6163      	str	r3, [r4, #20]
 80171e4:	3020      	adds	r0, #32
 80171e6:	2201      	movs	r2, #1
 80171e8:	e7e8      	b.n	80171bc <__d2b+0x64>
 80171ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80171ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80171f2:	6038      	str	r0, [r7, #0]
 80171f4:	6918      	ldr	r0, [r3, #16]
 80171f6:	f7ff fcc5 	bl	8016b84 <__hi0bits>
 80171fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80171fe:	e7e5      	b.n	80171cc <__d2b+0x74>
 8017200:	0801b609 	.word	0x0801b609
 8017204:	0801b61a 	.word	0x0801b61a

08017208 <__ratio>:
 8017208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801720c:	b085      	sub	sp, #20
 801720e:	e9cd 1000 	strd	r1, r0, [sp]
 8017212:	a902      	add	r1, sp, #8
 8017214:	f7ff ff56 	bl	80170c4 <__b2d>
 8017218:	9800      	ldr	r0, [sp, #0]
 801721a:	a903      	add	r1, sp, #12
 801721c:	ec55 4b10 	vmov	r4, r5, d0
 8017220:	f7ff ff50 	bl	80170c4 <__b2d>
 8017224:	9b01      	ldr	r3, [sp, #4]
 8017226:	6919      	ldr	r1, [r3, #16]
 8017228:	9b00      	ldr	r3, [sp, #0]
 801722a:	691b      	ldr	r3, [r3, #16]
 801722c:	1ac9      	subs	r1, r1, r3
 801722e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8017232:	1a9b      	subs	r3, r3, r2
 8017234:	ec5b ab10 	vmov	sl, fp, d0
 8017238:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801723c:	2b00      	cmp	r3, #0
 801723e:	bfce      	itee	gt
 8017240:	462a      	movgt	r2, r5
 8017242:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8017246:	465a      	movle	r2, fp
 8017248:	462f      	mov	r7, r5
 801724a:	46d9      	mov	r9, fp
 801724c:	bfcc      	ite	gt
 801724e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8017252:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8017256:	464b      	mov	r3, r9
 8017258:	4652      	mov	r2, sl
 801725a:	4620      	mov	r0, r4
 801725c:	4639      	mov	r1, r7
 801725e:	f7e9 faf5 	bl	800084c <__aeabi_ddiv>
 8017262:	ec41 0b10 	vmov	d0, r0, r1
 8017266:	b005      	add	sp, #20
 8017268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801726c <__copybits>:
 801726c:	3901      	subs	r1, #1
 801726e:	b570      	push	{r4, r5, r6, lr}
 8017270:	1149      	asrs	r1, r1, #5
 8017272:	6914      	ldr	r4, [r2, #16]
 8017274:	3101      	adds	r1, #1
 8017276:	f102 0314 	add.w	r3, r2, #20
 801727a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801727e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8017282:	1f05      	subs	r5, r0, #4
 8017284:	42a3      	cmp	r3, r4
 8017286:	d30c      	bcc.n	80172a2 <__copybits+0x36>
 8017288:	1aa3      	subs	r3, r4, r2
 801728a:	3b11      	subs	r3, #17
 801728c:	f023 0303 	bic.w	r3, r3, #3
 8017290:	3211      	adds	r2, #17
 8017292:	42a2      	cmp	r2, r4
 8017294:	bf88      	it	hi
 8017296:	2300      	movhi	r3, #0
 8017298:	4418      	add	r0, r3
 801729a:	2300      	movs	r3, #0
 801729c:	4288      	cmp	r0, r1
 801729e:	d305      	bcc.n	80172ac <__copybits+0x40>
 80172a0:	bd70      	pop	{r4, r5, r6, pc}
 80172a2:	f853 6b04 	ldr.w	r6, [r3], #4
 80172a6:	f845 6f04 	str.w	r6, [r5, #4]!
 80172aa:	e7eb      	b.n	8017284 <__copybits+0x18>
 80172ac:	f840 3b04 	str.w	r3, [r0], #4
 80172b0:	e7f4      	b.n	801729c <__copybits+0x30>

080172b2 <__any_on>:
 80172b2:	f100 0214 	add.w	r2, r0, #20
 80172b6:	6900      	ldr	r0, [r0, #16]
 80172b8:	114b      	asrs	r3, r1, #5
 80172ba:	4298      	cmp	r0, r3
 80172bc:	b510      	push	{r4, lr}
 80172be:	db11      	blt.n	80172e4 <__any_on+0x32>
 80172c0:	dd0a      	ble.n	80172d8 <__any_on+0x26>
 80172c2:	f011 011f 	ands.w	r1, r1, #31
 80172c6:	d007      	beq.n	80172d8 <__any_on+0x26>
 80172c8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80172cc:	fa24 f001 	lsr.w	r0, r4, r1
 80172d0:	fa00 f101 	lsl.w	r1, r0, r1
 80172d4:	428c      	cmp	r4, r1
 80172d6:	d10b      	bne.n	80172f0 <__any_on+0x3e>
 80172d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80172dc:	4293      	cmp	r3, r2
 80172de:	d803      	bhi.n	80172e8 <__any_on+0x36>
 80172e0:	2000      	movs	r0, #0
 80172e2:	bd10      	pop	{r4, pc}
 80172e4:	4603      	mov	r3, r0
 80172e6:	e7f7      	b.n	80172d8 <__any_on+0x26>
 80172e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80172ec:	2900      	cmp	r1, #0
 80172ee:	d0f5      	beq.n	80172dc <__any_on+0x2a>
 80172f0:	2001      	movs	r0, #1
 80172f2:	e7f6      	b.n	80172e2 <__any_on+0x30>

080172f4 <sulp>:
 80172f4:	b570      	push	{r4, r5, r6, lr}
 80172f6:	4604      	mov	r4, r0
 80172f8:	460d      	mov	r5, r1
 80172fa:	ec45 4b10 	vmov	d0, r4, r5
 80172fe:	4616      	mov	r6, r2
 8017300:	f7ff feba 	bl	8017078 <__ulp>
 8017304:	ec51 0b10 	vmov	r0, r1, d0
 8017308:	b17e      	cbz	r6, 801732a <sulp+0x36>
 801730a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801730e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8017312:	2b00      	cmp	r3, #0
 8017314:	dd09      	ble.n	801732a <sulp+0x36>
 8017316:	051b      	lsls	r3, r3, #20
 8017318:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801731c:	2400      	movs	r4, #0
 801731e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8017322:	4622      	mov	r2, r4
 8017324:	462b      	mov	r3, r5
 8017326:	f7e9 f967 	bl	80005f8 <__aeabi_dmul>
 801732a:	ec41 0b10 	vmov	d0, r0, r1
 801732e:	bd70      	pop	{r4, r5, r6, pc}

08017330 <_strtod_l>:
 8017330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017334:	b09f      	sub	sp, #124	@ 0x7c
 8017336:	460c      	mov	r4, r1
 8017338:	9217      	str	r2, [sp, #92]	@ 0x5c
 801733a:	2200      	movs	r2, #0
 801733c:	921a      	str	r2, [sp, #104]	@ 0x68
 801733e:	9005      	str	r0, [sp, #20]
 8017340:	f04f 0a00 	mov.w	sl, #0
 8017344:	f04f 0b00 	mov.w	fp, #0
 8017348:	460a      	mov	r2, r1
 801734a:	9219      	str	r2, [sp, #100]	@ 0x64
 801734c:	7811      	ldrb	r1, [r2, #0]
 801734e:	292b      	cmp	r1, #43	@ 0x2b
 8017350:	d04a      	beq.n	80173e8 <_strtod_l+0xb8>
 8017352:	d838      	bhi.n	80173c6 <_strtod_l+0x96>
 8017354:	290d      	cmp	r1, #13
 8017356:	d832      	bhi.n	80173be <_strtod_l+0x8e>
 8017358:	2908      	cmp	r1, #8
 801735a:	d832      	bhi.n	80173c2 <_strtod_l+0x92>
 801735c:	2900      	cmp	r1, #0
 801735e:	d03b      	beq.n	80173d8 <_strtod_l+0xa8>
 8017360:	2200      	movs	r2, #0
 8017362:	920e      	str	r2, [sp, #56]	@ 0x38
 8017364:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8017366:	782a      	ldrb	r2, [r5, #0]
 8017368:	2a30      	cmp	r2, #48	@ 0x30
 801736a:	f040 80b2 	bne.w	80174d2 <_strtod_l+0x1a2>
 801736e:	786a      	ldrb	r2, [r5, #1]
 8017370:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8017374:	2a58      	cmp	r2, #88	@ 0x58
 8017376:	d16e      	bne.n	8017456 <_strtod_l+0x126>
 8017378:	9302      	str	r3, [sp, #8]
 801737a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801737c:	9301      	str	r3, [sp, #4]
 801737e:	ab1a      	add	r3, sp, #104	@ 0x68
 8017380:	9300      	str	r3, [sp, #0]
 8017382:	4a8f      	ldr	r2, [pc, #572]	@ (80175c0 <_strtod_l+0x290>)
 8017384:	9805      	ldr	r0, [sp, #20]
 8017386:	ab1b      	add	r3, sp, #108	@ 0x6c
 8017388:	a919      	add	r1, sp, #100	@ 0x64
 801738a:	f001 f91b 	bl	80185c4 <__gethex>
 801738e:	f010 060f 	ands.w	r6, r0, #15
 8017392:	4604      	mov	r4, r0
 8017394:	d005      	beq.n	80173a2 <_strtod_l+0x72>
 8017396:	2e06      	cmp	r6, #6
 8017398:	d128      	bne.n	80173ec <_strtod_l+0xbc>
 801739a:	3501      	adds	r5, #1
 801739c:	2300      	movs	r3, #0
 801739e:	9519      	str	r5, [sp, #100]	@ 0x64
 80173a0:	930e      	str	r3, [sp, #56]	@ 0x38
 80173a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80173a4:	2b00      	cmp	r3, #0
 80173a6:	f040 858e 	bne.w	8017ec6 <_strtod_l+0xb96>
 80173aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80173ac:	b1cb      	cbz	r3, 80173e2 <_strtod_l+0xb2>
 80173ae:	4652      	mov	r2, sl
 80173b0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80173b4:	ec43 2b10 	vmov	d0, r2, r3
 80173b8:	b01f      	add	sp, #124	@ 0x7c
 80173ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173be:	2920      	cmp	r1, #32
 80173c0:	d1ce      	bne.n	8017360 <_strtod_l+0x30>
 80173c2:	3201      	adds	r2, #1
 80173c4:	e7c1      	b.n	801734a <_strtod_l+0x1a>
 80173c6:	292d      	cmp	r1, #45	@ 0x2d
 80173c8:	d1ca      	bne.n	8017360 <_strtod_l+0x30>
 80173ca:	2101      	movs	r1, #1
 80173cc:	910e      	str	r1, [sp, #56]	@ 0x38
 80173ce:	1c51      	adds	r1, r2, #1
 80173d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80173d2:	7852      	ldrb	r2, [r2, #1]
 80173d4:	2a00      	cmp	r2, #0
 80173d6:	d1c5      	bne.n	8017364 <_strtod_l+0x34>
 80173d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80173da:	9419      	str	r4, [sp, #100]	@ 0x64
 80173dc:	2b00      	cmp	r3, #0
 80173de:	f040 8570 	bne.w	8017ec2 <_strtod_l+0xb92>
 80173e2:	4652      	mov	r2, sl
 80173e4:	465b      	mov	r3, fp
 80173e6:	e7e5      	b.n	80173b4 <_strtod_l+0x84>
 80173e8:	2100      	movs	r1, #0
 80173ea:	e7ef      	b.n	80173cc <_strtod_l+0x9c>
 80173ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80173ee:	b13a      	cbz	r2, 8017400 <_strtod_l+0xd0>
 80173f0:	2135      	movs	r1, #53	@ 0x35
 80173f2:	a81c      	add	r0, sp, #112	@ 0x70
 80173f4:	f7ff ff3a 	bl	801726c <__copybits>
 80173f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80173fa:	9805      	ldr	r0, [sp, #20]
 80173fc:	f7ff fb10 	bl	8016a20 <_Bfree>
 8017400:	3e01      	subs	r6, #1
 8017402:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8017404:	2e04      	cmp	r6, #4
 8017406:	d806      	bhi.n	8017416 <_strtod_l+0xe6>
 8017408:	e8df f006 	tbb	[pc, r6]
 801740c:	201d0314 	.word	0x201d0314
 8017410:	14          	.byte	0x14
 8017411:	00          	.byte	0x00
 8017412:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8017416:	05e1      	lsls	r1, r4, #23
 8017418:	bf48      	it	mi
 801741a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801741e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017422:	0d1b      	lsrs	r3, r3, #20
 8017424:	051b      	lsls	r3, r3, #20
 8017426:	2b00      	cmp	r3, #0
 8017428:	d1bb      	bne.n	80173a2 <_strtod_l+0x72>
 801742a:	f7fe fb1f 	bl	8015a6c <__errno>
 801742e:	2322      	movs	r3, #34	@ 0x22
 8017430:	6003      	str	r3, [r0, #0]
 8017432:	e7b6      	b.n	80173a2 <_strtod_l+0x72>
 8017434:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8017438:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801743c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8017440:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8017444:	e7e7      	b.n	8017416 <_strtod_l+0xe6>
 8017446:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80175c8 <_strtod_l+0x298>
 801744a:	e7e4      	b.n	8017416 <_strtod_l+0xe6>
 801744c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8017450:	f04f 3aff 	mov.w	sl, #4294967295
 8017454:	e7df      	b.n	8017416 <_strtod_l+0xe6>
 8017456:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017458:	1c5a      	adds	r2, r3, #1
 801745a:	9219      	str	r2, [sp, #100]	@ 0x64
 801745c:	785b      	ldrb	r3, [r3, #1]
 801745e:	2b30      	cmp	r3, #48	@ 0x30
 8017460:	d0f9      	beq.n	8017456 <_strtod_l+0x126>
 8017462:	2b00      	cmp	r3, #0
 8017464:	d09d      	beq.n	80173a2 <_strtod_l+0x72>
 8017466:	2301      	movs	r3, #1
 8017468:	2700      	movs	r7, #0
 801746a:	9308      	str	r3, [sp, #32]
 801746c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801746e:	930c      	str	r3, [sp, #48]	@ 0x30
 8017470:	970b      	str	r7, [sp, #44]	@ 0x2c
 8017472:	46b9      	mov	r9, r7
 8017474:	220a      	movs	r2, #10
 8017476:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8017478:	7805      	ldrb	r5, [r0, #0]
 801747a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801747e:	b2d9      	uxtb	r1, r3
 8017480:	2909      	cmp	r1, #9
 8017482:	d928      	bls.n	80174d6 <_strtod_l+0x1a6>
 8017484:	494f      	ldr	r1, [pc, #316]	@ (80175c4 <_strtod_l+0x294>)
 8017486:	2201      	movs	r2, #1
 8017488:	f000 ffd6 	bl	8018438 <strncmp>
 801748c:	2800      	cmp	r0, #0
 801748e:	d032      	beq.n	80174f6 <_strtod_l+0x1c6>
 8017490:	2000      	movs	r0, #0
 8017492:	462a      	mov	r2, r5
 8017494:	900a      	str	r0, [sp, #40]	@ 0x28
 8017496:	464d      	mov	r5, r9
 8017498:	4603      	mov	r3, r0
 801749a:	2a65      	cmp	r2, #101	@ 0x65
 801749c:	d001      	beq.n	80174a2 <_strtod_l+0x172>
 801749e:	2a45      	cmp	r2, #69	@ 0x45
 80174a0:	d114      	bne.n	80174cc <_strtod_l+0x19c>
 80174a2:	b91d      	cbnz	r5, 80174ac <_strtod_l+0x17c>
 80174a4:	9a08      	ldr	r2, [sp, #32]
 80174a6:	4302      	orrs	r2, r0
 80174a8:	d096      	beq.n	80173d8 <_strtod_l+0xa8>
 80174aa:	2500      	movs	r5, #0
 80174ac:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80174ae:	1c62      	adds	r2, r4, #1
 80174b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80174b2:	7862      	ldrb	r2, [r4, #1]
 80174b4:	2a2b      	cmp	r2, #43	@ 0x2b
 80174b6:	d07a      	beq.n	80175ae <_strtod_l+0x27e>
 80174b8:	2a2d      	cmp	r2, #45	@ 0x2d
 80174ba:	d07e      	beq.n	80175ba <_strtod_l+0x28a>
 80174bc:	f04f 0c00 	mov.w	ip, #0
 80174c0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80174c4:	2909      	cmp	r1, #9
 80174c6:	f240 8085 	bls.w	80175d4 <_strtod_l+0x2a4>
 80174ca:	9419      	str	r4, [sp, #100]	@ 0x64
 80174cc:	f04f 0800 	mov.w	r8, #0
 80174d0:	e0a5      	b.n	801761e <_strtod_l+0x2ee>
 80174d2:	2300      	movs	r3, #0
 80174d4:	e7c8      	b.n	8017468 <_strtod_l+0x138>
 80174d6:	f1b9 0f08 	cmp.w	r9, #8
 80174da:	bfd8      	it	le
 80174dc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80174de:	f100 0001 	add.w	r0, r0, #1
 80174e2:	bfda      	itte	le
 80174e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80174e8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80174ea:	fb02 3707 	mlagt	r7, r2, r7, r3
 80174ee:	f109 0901 	add.w	r9, r9, #1
 80174f2:	9019      	str	r0, [sp, #100]	@ 0x64
 80174f4:	e7bf      	b.n	8017476 <_strtod_l+0x146>
 80174f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80174f8:	1c5a      	adds	r2, r3, #1
 80174fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80174fc:	785a      	ldrb	r2, [r3, #1]
 80174fe:	f1b9 0f00 	cmp.w	r9, #0
 8017502:	d03b      	beq.n	801757c <_strtod_l+0x24c>
 8017504:	900a      	str	r0, [sp, #40]	@ 0x28
 8017506:	464d      	mov	r5, r9
 8017508:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801750c:	2b09      	cmp	r3, #9
 801750e:	d912      	bls.n	8017536 <_strtod_l+0x206>
 8017510:	2301      	movs	r3, #1
 8017512:	e7c2      	b.n	801749a <_strtod_l+0x16a>
 8017514:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017516:	1c5a      	adds	r2, r3, #1
 8017518:	9219      	str	r2, [sp, #100]	@ 0x64
 801751a:	785a      	ldrb	r2, [r3, #1]
 801751c:	3001      	adds	r0, #1
 801751e:	2a30      	cmp	r2, #48	@ 0x30
 8017520:	d0f8      	beq.n	8017514 <_strtod_l+0x1e4>
 8017522:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8017526:	2b08      	cmp	r3, #8
 8017528:	f200 84d2 	bhi.w	8017ed0 <_strtod_l+0xba0>
 801752c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801752e:	900a      	str	r0, [sp, #40]	@ 0x28
 8017530:	2000      	movs	r0, #0
 8017532:	930c      	str	r3, [sp, #48]	@ 0x30
 8017534:	4605      	mov	r5, r0
 8017536:	3a30      	subs	r2, #48	@ 0x30
 8017538:	f100 0301 	add.w	r3, r0, #1
 801753c:	d018      	beq.n	8017570 <_strtod_l+0x240>
 801753e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8017540:	4419      	add	r1, r3
 8017542:	910a      	str	r1, [sp, #40]	@ 0x28
 8017544:	462e      	mov	r6, r5
 8017546:	f04f 0e0a 	mov.w	lr, #10
 801754a:	1c71      	adds	r1, r6, #1
 801754c:	eba1 0c05 	sub.w	ip, r1, r5
 8017550:	4563      	cmp	r3, ip
 8017552:	dc15      	bgt.n	8017580 <_strtod_l+0x250>
 8017554:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8017558:	182b      	adds	r3, r5, r0
 801755a:	2b08      	cmp	r3, #8
 801755c:	f105 0501 	add.w	r5, r5, #1
 8017560:	4405      	add	r5, r0
 8017562:	dc1a      	bgt.n	801759a <_strtod_l+0x26a>
 8017564:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017566:	230a      	movs	r3, #10
 8017568:	fb03 2301 	mla	r3, r3, r1, r2
 801756c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801756e:	2300      	movs	r3, #0
 8017570:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017572:	1c51      	adds	r1, r2, #1
 8017574:	9119      	str	r1, [sp, #100]	@ 0x64
 8017576:	7852      	ldrb	r2, [r2, #1]
 8017578:	4618      	mov	r0, r3
 801757a:	e7c5      	b.n	8017508 <_strtod_l+0x1d8>
 801757c:	4648      	mov	r0, r9
 801757e:	e7ce      	b.n	801751e <_strtod_l+0x1ee>
 8017580:	2e08      	cmp	r6, #8
 8017582:	dc05      	bgt.n	8017590 <_strtod_l+0x260>
 8017584:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8017586:	fb0e f606 	mul.w	r6, lr, r6
 801758a:	960b      	str	r6, [sp, #44]	@ 0x2c
 801758c:	460e      	mov	r6, r1
 801758e:	e7dc      	b.n	801754a <_strtod_l+0x21a>
 8017590:	2910      	cmp	r1, #16
 8017592:	bfd8      	it	le
 8017594:	fb0e f707 	mulle.w	r7, lr, r7
 8017598:	e7f8      	b.n	801758c <_strtod_l+0x25c>
 801759a:	2b0f      	cmp	r3, #15
 801759c:	bfdc      	itt	le
 801759e:	230a      	movle	r3, #10
 80175a0:	fb03 2707 	mlale	r7, r3, r7, r2
 80175a4:	e7e3      	b.n	801756e <_strtod_l+0x23e>
 80175a6:	2300      	movs	r3, #0
 80175a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80175aa:	2301      	movs	r3, #1
 80175ac:	e77a      	b.n	80174a4 <_strtod_l+0x174>
 80175ae:	f04f 0c00 	mov.w	ip, #0
 80175b2:	1ca2      	adds	r2, r4, #2
 80175b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80175b6:	78a2      	ldrb	r2, [r4, #2]
 80175b8:	e782      	b.n	80174c0 <_strtod_l+0x190>
 80175ba:	f04f 0c01 	mov.w	ip, #1
 80175be:	e7f8      	b.n	80175b2 <_strtod_l+0x282>
 80175c0:	0801b83c 	.word	0x0801b83c
 80175c4:	0801b673 	.word	0x0801b673
 80175c8:	7ff00000 	.word	0x7ff00000
 80175cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80175ce:	1c51      	adds	r1, r2, #1
 80175d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80175d2:	7852      	ldrb	r2, [r2, #1]
 80175d4:	2a30      	cmp	r2, #48	@ 0x30
 80175d6:	d0f9      	beq.n	80175cc <_strtod_l+0x29c>
 80175d8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80175dc:	2908      	cmp	r1, #8
 80175de:	f63f af75 	bhi.w	80174cc <_strtod_l+0x19c>
 80175e2:	3a30      	subs	r2, #48	@ 0x30
 80175e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80175e6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80175e8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80175ea:	f04f 080a 	mov.w	r8, #10
 80175ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80175f0:	1c56      	adds	r6, r2, #1
 80175f2:	9619      	str	r6, [sp, #100]	@ 0x64
 80175f4:	7852      	ldrb	r2, [r2, #1]
 80175f6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80175fa:	f1be 0f09 	cmp.w	lr, #9
 80175fe:	d939      	bls.n	8017674 <_strtod_l+0x344>
 8017600:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8017602:	1a76      	subs	r6, r6, r1
 8017604:	2e08      	cmp	r6, #8
 8017606:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801760a:	dc03      	bgt.n	8017614 <_strtod_l+0x2e4>
 801760c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801760e:	4588      	cmp	r8, r1
 8017610:	bfa8      	it	ge
 8017612:	4688      	movge	r8, r1
 8017614:	f1bc 0f00 	cmp.w	ip, #0
 8017618:	d001      	beq.n	801761e <_strtod_l+0x2ee>
 801761a:	f1c8 0800 	rsb	r8, r8, #0
 801761e:	2d00      	cmp	r5, #0
 8017620:	d14e      	bne.n	80176c0 <_strtod_l+0x390>
 8017622:	9908      	ldr	r1, [sp, #32]
 8017624:	4308      	orrs	r0, r1
 8017626:	f47f aebc 	bne.w	80173a2 <_strtod_l+0x72>
 801762a:	2b00      	cmp	r3, #0
 801762c:	f47f aed4 	bne.w	80173d8 <_strtod_l+0xa8>
 8017630:	2a69      	cmp	r2, #105	@ 0x69
 8017632:	d028      	beq.n	8017686 <_strtod_l+0x356>
 8017634:	dc25      	bgt.n	8017682 <_strtod_l+0x352>
 8017636:	2a49      	cmp	r2, #73	@ 0x49
 8017638:	d025      	beq.n	8017686 <_strtod_l+0x356>
 801763a:	2a4e      	cmp	r2, #78	@ 0x4e
 801763c:	f47f aecc 	bne.w	80173d8 <_strtod_l+0xa8>
 8017640:	499a      	ldr	r1, [pc, #616]	@ (80178ac <_strtod_l+0x57c>)
 8017642:	a819      	add	r0, sp, #100	@ 0x64
 8017644:	f001 f9e0 	bl	8018a08 <__match>
 8017648:	2800      	cmp	r0, #0
 801764a:	f43f aec5 	beq.w	80173d8 <_strtod_l+0xa8>
 801764e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017650:	781b      	ldrb	r3, [r3, #0]
 8017652:	2b28      	cmp	r3, #40	@ 0x28
 8017654:	d12e      	bne.n	80176b4 <_strtod_l+0x384>
 8017656:	4996      	ldr	r1, [pc, #600]	@ (80178b0 <_strtod_l+0x580>)
 8017658:	aa1c      	add	r2, sp, #112	@ 0x70
 801765a:	a819      	add	r0, sp, #100	@ 0x64
 801765c:	f001 f9e8 	bl	8018a30 <__hexnan>
 8017660:	2805      	cmp	r0, #5
 8017662:	d127      	bne.n	80176b4 <_strtod_l+0x384>
 8017664:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8017666:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801766a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801766e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8017672:	e696      	b.n	80173a2 <_strtod_l+0x72>
 8017674:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017676:	fb08 2101 	mla	r1, r8, r1, r2
 801767a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801767e:	9209      	str	r2, [sp, #36]	@ 0x24
 8017680:	e7b5      	b.n	80175ee <_strtod_l+0x2be>
 8017682:	2a6e      	cmp	r2, #110	@ 0x6e
 8017684:	e7da      	b.n	801763c <_strtod_l+0x30c>
 8017686:	498b      	ldr	r1, [pc, #556]	@ (80178b4 <_strtod_l+0x584>)
 8017688:	a819      	add	r0, sp, #100	@ 0x64
 801768a:	f001 f9bd 	bl	8018a08 <__match>
 801768e:	2800      	cmp	r0, #0
 8017690:	f43f aea2 	beq.w	80173d8 <_strtod_l+0xa8>
 8017694:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017696:	4988      	ldr	r1, [pc, #544]	@ (80178b8 <_strtod_l+0x588>)
 8017698:	3b01      	subs	r3, #1
 801769a:	a819      	add	r0, sp, #100	@ 0x64
 801769c:	9319      	str	r3, [sp, #100]	@ 0x64
 801769e:	f001 f9b3 	bl	8018a08 <__match>
 80176a2:	b910      	cbnz	r0, 80176aa <_strtod_l+0x37a>
 80176a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80176a6:	3301      	adds	r3, #1
 80176a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80176aa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80178c8 <_strtod_l+0x598>
 80176ae:	f04f 0a00 	mov.w	sl, #0
 80176b2:	e676      	b.n	80173a2 <_strtod_l+0x72>
 80176b4:	4881      	ldr	r0, [pc, #516]	@ (80178bc <_strtod_l+0x58c>)
 80176b6:	f000 fee3 	bl	8018480 <nan>
 80176ba:	ec5b ab10 	vmov	sl, fp, d0
 80176be:	e670      	b.n	80173a2 <_strtod_l+0x72>
 80176c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80176c2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80176c4:	eba8 0303 	sub.w	r3, r8, r3
 80176c8:	f1b9 0f00 	cmp.w	r9, #0
 80176cc:	bf08      	it	eq
 80176ce:	46a9      	moveq	r9, r5
 80176d0:	2d10      	cmp	r5, #16
 80176d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80176d4:	462c      	mov	r4, r5
 80176d6:	bfa8      	it	ge
 80176d8:	2410      	movge	r4, #16
 80176da:	f7e8 ff13 	bl	8000504 <__aeabi_ui2d>
 80176de:	2d09      	cmp	r5, #9
 80176e0:	4682      	mov	sl, r0
 80176e2:	468b      	mov	fp, r1
 80176e4:	dc13      	bgt.n	801770e <_strtod_l+0x3de>
 80176e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80176e8:	2b00      	cmp	r3, #0
 80176ea:	f43f ae5a 	beq.w	80173a2 <_strtod_l+0x72>
 80176ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80176f0:	dd78      	ble.n	80177e4 <_strtod_l+0x4b4>
 80176f2:	2b16      	cmp	r3, #22
 80176f4:	dc5f      	bgt.n	80177b6 <_strtod_l+0x486>
 80176f6:	4972      	ldr	r1, [pc, #456]	@ (80178c0 <_strtod_l+0x590>)
 80176f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80176fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017700:	4652      	mov	r2, sl
 8017702:	465b      	mov	r3, fp
 8017704:	f7e8 ff78 	bl	80005f8 <__aeabi_dmul>
 8017708:	4682      	mov	sl, r0
 801770a:	468b      	mov	fp, r1
 801770c:	e649      	b.n	80173a2 <_strtod_l+0x72>
 801770e:	4b6c      	ldr	r3, [pc, #432]	@ (80178c0 <_strtod_l+0x590>)
 8017710:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8017714:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8017718:	f7e8 ff6e 	bl	80005f8 <__aeabi_dmul>
 801771c:	4682      	mov	sl, r0
 801771e:	4638      	mov	r0, r7
 8017720:	468b      	mov	fp, r1
 8017722:	f7e8 feef 	bl	8000504 <__aeabi_ui2d>
 8017726:	4602      	mov	r2, r0
 8017728:	460b      	mov	r3, r1
 801772a:	4650      	mov	r0, sl
 801772c:	4659      	mov	r1, fp
 801772e:	f7e8 fdad 	bl	800028c <__adddf3>
 8017732:	2d0f      	cmp	r5, #15
 8017734:	4682      	mov	sl, r0
 8017736:	468b      	mov	fp, r1
 8017738:	ddd5      	ble.n	80176e6 <_strtod_l+0x3b6>
 801773a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801773c:	1b2c      	subs	r4, r5, r4
 801773e:	441c      	add	r4, r3
 8017740:	2c00      	cmp	r4, #0
 8017742:	f340 8093 	ble.w	801786c <_strtod_l+0x53c>
 8017746:	f014 030f 	ands.w	r3, r4, #15
 801774a:	d00a      	beq.n	8017762 <_strtod_l+0x432>
 801774c:	495c      	ldr	r1, [pc, #368]	@ (80178c0 <_strtod_l+0x590>)
 801774e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8017752:	4652      	mov	r2, sl
 8017754:	465b      	mov	r3, fp
 8017756:	e9d1 0100 	ldrd	r0, r1, [r1]
 801775a:	f7e8 ff4d 	bl	80005f8 <__aeabi_dmul>
 801775e:	4682      	mov	sl, r0
 8017760:	468b      	mov	fp, r1
 8017762:	f034 040f 	bics.w	r4, r4, #15
 8017766:	d073      	beq.n	8017850 <_strtod_l+0x520>
 8017768:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801776c:	dd49      	ble.n	8017802 <_strtod_l+0x4d2>
 801776e:	2400      	movs	r4, #0
 8017770:	46a0      	mov	r8, r4
 8017772:	940b      	str	r4, [sp, #44]	@ 0x2c
 8017774:	46a1      	mov	r9, r4
 8017776:	9a05      	ldr	r2, [sp, #20]
 8017778:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80178c8 <_strtod_l+0x598>
 801777c:	2322      	movs	r3, #34	@ 0x22
 801777e:	6013      	str	r3, [r2, #0]
 8017780:	f04f 0a00 	mov.w	sl, #0
 8017784:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017786:	2b00      	cmp	r3, #0
 8017788:	f43f ae0b 	beq.w	80173a2 <_strtod_l+0x72>
 801778c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801778e:	9805      	ldr	r0, [sp, #20]
 8017790:	f7ff f946 	bl	8016a20 <_Bfree>
 8017794:	9805      	ldr	r0, [sp, #20]
 8017796:	4649      	mov	r1, r9
 8017798:	f7ff f942 	bl	8016a20 <_Bfree>
 801779c:	9805      	ldr	r0, [sp, #20]
 801779e:	4641      	mov	r1, r8
 80177a0:	f7ff f93e 	bl	8016a20 <_Bfree>
 80177a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80177a6:	9805      	ldr	r0, [sp, #20]
 80177a8:	f7ff f93a 	bl	8016a20 <_Bfree>
 80177ac:	9805      	ldr	r0, [sp, #20]
 80177ae:	4621      	mov	r1, r4
 80177b0:	f7ff f936 	bl	8016a20 <_Bfree>
 80177b4:	e5f5      	b.n	80173a2 <_strtod_l+0x72>
 80177b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80177b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80177bc:	4293      	cmp	r3, r2
 80177be:	dbbc      	blt.n	801773a <_strtod_l+0x40a>
 80177c0:	4c3f      	ldr	r4, [pc, #252]	@ (80178c0 <_strtod_l+0x590>)
 80177c2:	f1c5 050f 	rsb	r5, r5, #15
 80177c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80177ca:	4652      	mov	r2, sl
 80177cc:	465b      	mov	r3, fp
 80177ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80177d2:	f7e8 ff11 	bl	80005f8 <__aeabi_dmul>
 80177d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80177d8:	1b5d      	subs	r5, r3, r5
 80177da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80177de:	e9d4 2300 	ldrd	r2, r3, [r4]
 80177e2:	e78f      	b.n	8017704 <_strtod_l+0x3d4>
 80177e4:	3316      	adds	r3, #22
 80177e6:	dba8      	blt.n	801773a <_strtod_l+0x40a>
 80177e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80177ea:	eba3 0808 	sub.w	r8, r3, r8
 80177ee:	4b34      	ldr	r3, [pc, #208]	@ (80178c0 <_strtod_l+0x590>)
 80177f0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80177f4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80177f8:	4650      	mov	r0, sl
 80177fa:	4659      	mov	r1, fp
 80177fc:	f7e9 f826 	bl	800084c <__aeabi_ddiv>
 8017800:	e782      	b.n	8017708 <_strtod_l+0x3d8>
 8017802:	2300      	movs	r3, #0
 8017804:	4f2f      	ldr	r7, [pc, #188]	@ (80178c4 <_strtod_l+0x594>)
 8017806:	1124      	asrs	r4, r4, #4
 8017808:	4650      	mov	r0, sl
 801780a:	4659      	mov	r1, fp
 801780c:	461e      	mov	r6, r3
 801780e:	2c01      	cmp	r4, #1
 8017810:	dc21      	bgt.n	8017856 <_strtod_l+0x526>
 8017812:	b10b      	cbz	r3, 8017818 <_strtod_l+0x4e8>
 8017814:	4682      	mov	sl, r0
 8017816:	468b      	mov	fp, r1
 8017818:	492a      	ldr	r1, [pc, #168]	@ (80178c4 <_strtod_l+0x594>)
 801781a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801781e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8017822:	4652      	mov	r2, sl
 8017824:	465b      	mov	r3, fp
 8017826:	e9d1 0100 	ldrd	r0, r1, [r1]
 801782a:	f7e8 fee5 	bl	80005f8 <__aeabi_dmul>
 801782e:	4b26      	ldr	r3, [pc, #152]	@ (80178c8 <_strtod_l+0x598>)
 8017830:	460a      	mov	r2, r1
 8017832:	400b      	ands	r3, r1
 8017834:	4925      	ldr	r1, [pc, #148]	@ (80178cc <_strtod_l+0x59c>)
 8017836:	428b      	cmp	r3, r1
 8017838:	4682      	mov	sl, r0
 801783a:	d898      	bhi.n	801776e <_strtod_l+0x43e>
 801783c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8017840:	428b      	cmp	r3, r1
 8017842:	bf86      	itte	hi
 8017844:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80178d0 <_strtod_l+0x5a0>
 8017848:	f04f 3aff 	movhi.w	sl, #4294967295
 801784c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8017850:	2300      	movs	r3, #0
 8017852:	9308      	str	r3, [sp, #32]
 8017854:	e076      	b.n	8017944 <_strtod_l+0x614>
 8017856:	07e2      	lsls	r2, r4, #31
 8017858:	d504      	bpl.n	8017864 <_strtod_l+0x534>
 801785a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801785e:	f7e8 fecb 	bl	80005f8 <__aeabi_dmul>
 8017862:	2301      	movs	r3, #1
 8017864:	3601      	adds	r6, #1
 8017866:	1064      	asrs	r4, r4, #1
 8017868:	3708      	adds	r7, #8
 801786a:	e7d0      	b.n	801780e <_strtod_l+0x4de>
 801786c:	d0f0      	beq.n	8017850 <_strtod_l+0x520>
 801786e:	4264      	negs	r4, r4
 8017870:	f014 020f 	ands.w	r2, r4, #15
 8017874:	d00a      	beq.n	801788c <_strtod_l+0x55c>
 8017876:	4b12      	ldr	r3, [pc, #72]	@ (80178c0 <_strtod_l+0x590>)
 8017878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801787c:	4650      	mov	r0, sl
 801787e:	4659      	mov	r1, fp
 8017880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017884:	f7e8 ffe2 	bl	800084c <__aeabi_ddiv>
 8017888:	4682      	mov	sl, r0
 801788a:	468b      	mov	fp, r1
 801788c:	1124      	asrs	r4, r4, #4
 801788e:	d0df      	beq.n	8017850 <_strtod_l+0x520>
 8017890:	2c1f      	cmp	r4, #31
 8017892:	dd1f      	ble.n	80178d4 <_strtod_l+0x5a4>
 8017894:	2400      	movs	r4, #0
 8017896:	46a0      	mov	r8, r4
 8017898:	940b      	str	r4, [sp, #44]	@ 0x2c
 801789a:	46a1      	mov	r9, r4
 801789c:	9a05      	ldr	r2, [sp, #20]
 801789e:	2322      	movs	r3, #34	@ 0x22
 80178a0:	f04f 0a00 	mov.w	sl, #0
 80178a4:	f04f 0b00 	mov.w	fp, #0
 80178a8:	6013      	str	r3, [r2, #0]
 80178aa:	e76b      	b.n	8017784 <_strtod_l+0x454>
 80178ac:	0801b561 	.word	0x0801b561
 80178b0:	0801b828 	.word	0x0801b828
 80178b4:	0801b559 	.word	0x0801b559
 80178b8:	0801b590 	.word	0x0801b590
 80178bc:	0801b6c9 	.word	0x0801b6c9
 80178c0:	0801b760 	.word	0x0801b760
 80178c4:	0801b738 	.word	0x0801b738
 80178c8:	7ff00000 	.word	0x7ff00000
 80178cc:	7ca00000 	.word	0x7ca00000
 80178d0:	7fefffff 	.word	0x7fefffff
 80178d4:	f014 0310 	ands.w	r3, r4, #16
 80178d8:	bf18      	it	ne
 80178da:	236a      	movne	r3, #106	@ 0x6a
 80178dc:	4ea9      	ldr	r6, [pc, #676]	@ (8017b84 <_strtod_l+0x854>)
 80178de:	9308      	str	r3, [sp, #32]
 80178e0:	4650      	mov	r0, sl
 80178e2:	4659      	mov	r1, fp
 80178e4:	2300      	movs	r3, #0
 80178e6:	07e7      	lsls	r7, r4, #31
 80178e8:	d504      	bpl.n	80178f4 <_strtod_l+0x5c4>
 80178ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 80178ee:	f7e8 fe83 	bl	80005f8 <__aeabi_dmul>
 80178f2:	2301      	movs	r3, #1
 80178f4:	1064      	asrs	r4, r4, #1
 80178f6:	f106 0608 	add.w	r6, r6, #8
 80178fa:	d1f4      	bne.n	80178e6 <_strtod_l+0x5b6>
 80178fc:	b10b      	cbz	r3, 8017902 <_strtod_l+0x5d2>
 80178fe:	4682      	mov	sl, r0
 8017900:	468b      	mov	fp, r1
 8017902:	9b08      	ldr	r3, [sp, #32]
 8017904:	b1b3      	cbz	r3, 8017934 <_strtod_l+0x604>
 8017906:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801790a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801790e:	2b00      	cmp	r3, #0
 8017910:	4659      	mov	r1, fp
 8017912:	dd0f      	ble.n	8017934 <_strtod_l+0x604>
 8017914:	2b1f      	cmp	r3, #31
 8017916:	dd56      	ble.n	80179c6 <_strtod_l+0x696>
 8017918:	2b34      	cmp	r3, #52	@ 0x34
 801791a:	bfde      	ittt	le
 801791c:	f04f 33ff 	movle.w	r3, #4294967295
 8017920:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8017924:	4093      	lslle	r3, r2
 8017926:	f04f 0a00 	mov.w	sl, #0
 801792a:	bfcc      	ite	gt
 801792c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8017930:	ea03 0b01 	andle.w	fp, r3, r1
 8017934:	2200      	movs	r2, #0
 8017936:	2300      	movs	r3, #0
 8017938:	4650      	mov	r0, sl
 801793a:	4659      	mov	r1, fp
 801793c:	f7e9 f8c4 	bl	8000ac8 <__aeabi_dcmpeq>
 8017940:	2800      	cmp	r0, #0
 8017942:	d1a7      	bne.n	8017894 <_strtod_l+0x564>
 8017944:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017946:	9300      	str	r3, [sp, #0]
 8017948:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801794a:	9805      	ldr	r0, [sp, #20]
 801794c:	462b      	mov	r3, r5
 801794e:	464a      	mov	r2, r9
 8017950:	f7ff f8ce 	bl	8016af0 <__s2b>
 8017954:	900b      	str	r0, [sp, #44]	@ 0x2c
 8017956:	2800      	cmp	r0, #0
 8017958:	f43f af09 	beq.w	801776e <_strtod_l+0x43e>
 801795c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801795e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017960:	2a00      	cmp	r2, #0
 8017962:	eba3 0308 	sub.w	r3, r3, r8
 8017966:	bfa8      	it	ge
 8017968:	2300      	movge	r3, #0
 801796a:	9312      	str	r3, [sp, #72]	@ 0x48
 801796c:	2400      	movs	r4, #0
 801796e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8017972:	9316      	str	r3, [sp, #88]	@ 0x58
 8017974:	46a0      	mov	r8, r4
 8017976:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017978:	9805      	ldr	r0, [sp, #20]
 801797a:	6859      	ldr	r1, [r3, #4]
 801797c:	f7ff f810 	bl	80169a0 <_Balloc>
 8017980:	4681      	mov	r9, r0
 8017982:	2800      	cmp	r0, #0
 8017984:	f43f aef7 	beq.w	8017776 <_strtod_l+0x446>
 8017988:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801798a:	691a      	ldr	r2, [r3, #16]
 801798c:	3202      	adds	r2, #2
 801798e:	f103 010c 	add.w	r1, r3, #12
 8017992:	0092      	lsls	r2, r2, #2
 8017994:	300c      	adds	r0, #12
 8017996:	f7fe f896 	bl	8015ac6 <memcpy>
 801799a:	ec4b ab10 	vmov	d0, sl, fp
 801799e:	9805      	ldr	r0, [sp, #20]
 80179a0:	aa1c      	add	r2, sp, #112	@ 0x70
 80179a2:	a91b      	add	r1, sp, #108	@ 0x6c
 80179a4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80179a8:	f7ff fbd6 	bl	8017158 <__d2b>
 80179ac:	901a      	str	r0, [sp, #104]	@ 0x68
 80179ae:	2800      	cmp	r0, #0
 80179b0:	f43f aee1 	beq.w	8017776 <_strtod_l+0x446>
 80179b4:	9805      	ldr	r0, [sp, #20]
 80179b6:	2101      	movs	r1, #1
 80179b8:	f7ff f930 	bl	8016c1c <__i2b>
 80179bc:	4680      	mov	r8, r0
 80179be:	b948      	cbnz	r0, 80179d4 <_strtod_l+0x6a4>
 80179c0:	f04f 0800 	mov.w	r8, #0
 80179c4:	e6d7      	b.n	8017776 <_strtod_l+0x446>
 80179c6:	f04f 32ff 	mov.w	r2, #4294967295
 80179ca:	fa02 f303 	lsl.w	r3, r2, r3
 80179ce:	ea03 0a0a 	and.w	sl, r3, sl
 80179d2:	e7af      	b.n	8017934 <_strtod_l+0x604>
 80179d4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80179d6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80179d8:	2d00      	cmp	r5, #0
 80179da:	bfab      	itete	ge
 80179dc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80179de:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80179e0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80179e2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80179e4:	bfac      	ite	ge
 80179e6:	18ef      	addge	r7, r5, r3
 80179e8:	1b5e      	sublt	r6, r3, r5
 80179ea:	9b08      	ldr	r3, [sp, #32]
 80179ec:	1aed      	subs	r5, r5, r3
 80179ee:	4415      	add	r5, r2
 80179f0:	4b65      	ldr	r3, [pc, #404]	@ (8017b88 <_strtod_l+0x858>)
 80179f2:	3d01      	subs	r5, #1
 80179f4:	429d      	cmp	r5, r3
 80179f6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80179fa:	da50      	bge.n	8017a9e <_strtod_l+0x76e>
 80179fc:	1b5b      	subs	r3, r3, r5
 80179fe:	2b1f      	cmp	r3, #31
 8017a00:	eba2 0203 	sub.w	r2, r2, r3
 8017a04:	f04f 0101 	mov.w	r1, #1
 8017a08:	dc3d      	bgt.n	8017a86 <_strtod_l+0x756>
 8017a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8017a0e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017a10:	2300      	movs	r3, #0
 8017a12:	9310      	str	r3, [sp, #64]	@ 0x40
 8017a14:	18bd      	adds	r5, r7, r2
 8017a16:	9b08      	ldr	r3, [sp, #32]
 8017a18:	42af      	cmp	r7, r5
 8017a1a:	4416      	add	r6, r2
 8017a1c:	441e      	add	r6, r3
 8017a1e:	463b      	mov	r3, r7
 8017a20:	bfa8      	it	ge
 8017a22:	462b      	movge	r3, r5
 8017a24:	42b3      	cmp	r3, r6
 8017a26:	bfa8      	it	ge
 8017a28:	4633      	movge	r3, r6
 8017a2a:	2b00      	cmp	r3, #0
 8017a2c:	bfc2      	ittt	gt
 8017a2e:	1aed      	subgt	r5, r5, r3
 8017a30:	1af6      	subgt	r6, r6, r3
 8017a32:	1aff      	subgt	r7, r7, r3
 8017a34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	dd16      	ble.n	8017a68 <_strtod_l+0x738>
 8017a3a:	4641      	mov	r1, r8
 8017a3c:	9805      	ldr	r0, [sp, #20]
 8017a3e:	461a      	mov	r2, r3
 8017a40:	f7ff f9a4 	bl	8016d8c <__pow5mult>
 8017a44:	4680      	mov	r8, r0
 8017a46:	2800      	cmp	r0, #0
 8017a48:	d0ba      	beq.n	80179c0 <_strtod_l+0x690>
 8017a4a:	4601      	mov	r1, r0
 8017a4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8017a4e:	9805      	ldr	r0, [sp, #20]
 8017a50:	f7ff f8fa 	bl	8016c48 <__multiply>
 8017a54:	900a      	str	r0, [sp, #40]	@ 0x28
 8017a56:	2800      	cmp	r0, #0
 8017a58:	f43f ae8d 	beq.w	8017776 <_strtod_l+0x446>
 8017a5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017a5e:	9805      	ldr	r0, [sp, #20]
 8017a60:	f7fe ffde 	bl	8016a20 <_Bfree>
 8017a64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017a66:	931a      	str	r3, [sp, #104]	@ 0x68
 8017a68:	2d00      	cmp	r5, #0
 8017a6a:	dc1d      	bgt.n	8017aa8 <_strtod_l+0x778>
 8017a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017a6e:	2b00      	cmp	r3, #0
 8017a70:	dd23      	ble.n	8017aba <_strtod_l+0x78a>
 8017a72:	4649      	mov	r1, r9
 8017a74:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8017a76:	9805      	ldr	r0, [sp, #20]
 8017a78:	f7ff f988 	bl	8016d8c <__pow5mult>
 8017a7c:	4681      	mov	r9, r0
 8017a7e:	b9e0      	cbnz	r0, 8017aba <_strtod_l+0x78a>
 8017a80:	f04f 0900 	mov.w	r9, #0
 8017a84:	e677      	b.n	8017776 <_strtod_l+0x446>
 8017a86:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8017a8a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8017a8e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8017a92:	35e2      	adds	r5, #226	@ 0xe2
 8017a94:	fa01 f305 	lsl.w	r3, r1, r5
 8017a98:	9310      	str	r3, [sp, #64]	@ 0x40
 8017a9a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8017a9c:	e7ba      	b.n	8017a14 <_strtod_l+0x6e4>
 8017a9e:	2300      	movs	r3, #0
 8017aa0:	9310      	str	r3, [sp, #64]	@ 0x40
 8017aa2:	2301      	movs	r3, #1
 8017aa4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017aa6:	e7b5      	b.n	8017a14 <_strtod_l+0x6e4>
 8017aa8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017aaa:	9805      	ldr	r0, [sp, #20]
 8017aac:	462a      	mov	r2, r5
 8017aae:	f7ff f9c7 	bl	8016e40 <__lshift>
 8017ab2:	901a      	str	r0, [sp, #104]	@ 0x68
 8017ab4:	2800      	cmp	r0, #0
 8017ab6:	d1d9      	bne.n	8017a6c <_strtod_l+0x73c>
 8017ab8:	e65d      	b.n	8017776 <_strtod_l+0x446>
 8017aba:	2e00      	cmp	r6, #0
 8017abc:	dd07      	ble.n	8017ace <_strtod_l+0x79e>
 8017abe:	4649      	mov	r1, r9
 8017ac0:	9805      	ldr	r0, [sp, #20]
 8017ac2:	4632      	mov	r2, r6
 8017ac4:	f7ff f9bc 	bl	8016e40 <__lshift>
 8017ac8:	4681      	mov	r9, r0
 8017aca:	2800      	cmp	r0, #0
 8017acc:	d0d8      	beq.n	8017a80 <_strtod_l+0x750>
 8017ace:	2f00      	cmp	r7, #0
 8017ad0:	dd08      	ble.n	8017ae4 <_strtod_l+0x7b4>
 8017ad2:	4641      	mov	r1, r8
 8017ad4:	9805      	ldr	r0, [sp, #20]
 8017ad6:	463a      	mov	r2, r7
 8017ad8:	f7ff f9b2 	bl	8016e40 <__lshift>
 8017adc:	4680      	mov	r8, r0
 8017ade:	2800      	cmp	r0, #0
 8017ae0:	f43f ae49 	beq.w	8017776 <_strtod_l+0x446>
 8017ae4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017ae6:	9805      	ldr	r0, [sp, #20]
 8017ae8:	464a      	mov	r2, r9
 8017aea:	f7ff fa31 	bl	8016f50 <__mdiff>
 8017aee:	4604      	mov	r4, r0
 8017af0:	2800      	cmp	r0, #0
 8017af2:	f43f ae40 	beq.w	8017776 <_strtod_l+0x446>
 8017af6:	68c3      	ldr	r3, [r0, #12]
 8017af8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017afa:	2300      	movs	r3, #0
 8017afc:	60c3      	str	r3, [r0, #12]
 8017afe:	4641      	mov	r1, r8
 8017b00:	f7ff fa0a 	bl	8016f18 <__mcmp>
 8017b04:	2800      	cmp	r0, #0
 8017b06:	da45      	bge.n	8017b94 <_strtod_l+0x864>
 8017b08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b0a:	ea53 030a 	orrs.w	r3, r3, sl
 8017b0e:	d16b      	bne.n	8017be8 <_strtod_l+0x8b8>
 8017b10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	d167      	bne.n	8017be8 <_strtod_l+0x8b8>
 8017b18:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017b1c:	0d1b      	lsrs	r3, r3, #20
 8017b1e:	051b      	lsls	r3, r3, #20
 8017b20:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8017b24:	d960      	bls.n	8017be8 <_strtod_l+0x8b8>
 8017b26:	6963      	ldr	r3, [r4, #20]
 8017b28:	b913      	cbnz	r3, 8017b30 <_strtod_l+0x800>
 8017b2a:	6923      	ldr	r3, [r4, #16]
 8017b2c:	2b01      	cmp	r3, #1
 8017b2e:	dd5b      	ble.n	8017be8 <_strtod_l+0x8b8>
 8017b30:	4621      	mov	r1, r4
 8017b32:	2201      	movs	r2, #1
 8017b34:	9805      	ldr	r0, [sp, #20]
 8017b36:	f7ff f983 	bl	8016e40 <__lshift>
 8017b3a:	4641      	mov	r1, r8
 8017b3c:	4604      	mov	r4, r0
 8017b3e:	f7ff f9eb 	bl	8016f18 <__mcmp>
 8017b42:	2800      	cmp	r0, #0
 8017b44:	dd50      	ble.n	8017be8 <_strtod_l+0x8b8>
 8017b46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017b4a:	9a08      	ldr	r2, [sp, #32]
 8017b4c:	0d1b      	lsrs	r3, r3, #20
 8017b4e:	051b      	lsls	r3, r3, #20
 8017b50:	2a00      	cmp	r2, #0
 8017b52:	d06a      	beq.n	8017c2a <_strtod_l+0x8fa>
 8017b54:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8017b58:	d867      	bhi.n	8017c2a <_strtod_l+0x8fa>
 8017b5a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8017b5e:	f67f ae9d 	bls.w	801789c <_strtod_l+0x56c>
 8017b62:	4b0a      	ldr	r3, [pc, #40]	@ (8017b8c <_strtod_l+0x85c>)
 8017b64:	4650      	mov	r0, sl
 8017b66:	4659      	mov	r1, fp
 8017b68:	2200      	movs	r2, #0
 8017b6a:	f7e8 fd45 	bl	80005f8 <__aeabi_dmul>
 8017b6e:	4b08      	ldr	r3, [pc, #32]	@ (8017b90 <_strtod_l+0x860>)
 8017b70:	400b      	ands	r3, r1
 8017b72:	4682      	mov	sl, r0
 8017b74:	468b      	mov	fp, r1
 8017b76:	2b00      	cmp	r3, #0
 8017b78:	f47f ae08 	bne.w	801778c <_strtod_l+0x45c>
 8017b7c:	9a05      	ldr	r2, [sp, #20]
 8017b7e:	2322      	movs	r3, #34	@ 0x22
 8017b80:	6013      	str	r3, [r2, #0]
 8017b82:	e603      	b.n	801778c <_strtod_l+0x45c>
 8017b84:	0801b850 	.word	0x0801b850
 8017b88:	fffffc02 	.word	0xfffffc02
 8017b8c:	39500000 	.word	0x39500000
 8017b90:	7ff00000 	.word	0x7ff00000
 8017b94:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8017b98:	d165      	bne.n	8017c66 <_strtod_l+0x936>
 8017b9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8017b9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017ba0:	b35a      	cbz	r2, 8017bfa <_strtod_l+0x8ca>
 8017ba2:	4a9f      	ldr	r2, [pc, #636]	@ (8017e20 <_strtod_l+0xaf0>)
 8017ba4:	4293      	cmp	r3, r2
 8017ba6:	d12b      	bne.n	8017c00 <_strtod_l+0x8d0>
 8017ba8:	9b08      	ldr	r3, [sp, #32]
 8017baa:	4651      	mov	r1, sl
 8017bac:	b303      	cbz	r3, 8017bf0 <_strtod_l+0x8c0>
 8017bae:	4b9d      	ldr	r3, [pc, #628]	@ (8017e24 <_strtod_l+0xaf4>)
 8017bb0:	465a      	mov	r2, fp
 8017bb2:	4013      	ands	r3, r2
 8017bb4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8017bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8017bbc:	d81b      	bhi.n	8017bf6 <_strtod_l+0x8c6>
 8017bbe:	0d1b      	lsrs	r3, r3, #20
 8017bc0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8017bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8017bc8:	4299      	cmp	r1, r3
 8017bca:	d119      	bne.n	8017c00 <_strtod_l+0x8d0>
 8017bcc:	4b96      	ldr	r3, [pc, #600]	@ (8017e28 <_strtod_l+0xaf8>)
 8017bce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017bd0:	429a      	cmp	r2, r3
 8017bd2:	d102      	bne.n	8017bda <_strtod_l+0x8aa>
 8017bd4:	3101      	adds	r1, #1
 8017bd6:	f43f adce 	beq.w	8017776 <_strtod_l+0x446>
 8017bda:	4b92      	ldr	r3, [pc, #584]	@ (8017e24 <_strtod_l+0xaf4>)
 8017bdc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017bde:	401a      	ands	r2, r3
 8017be0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8017be4:	f04f 0a00 	mov.w	sl, #0
 8017be8:	9b08      	ldr	r3, [sp, #32]
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d1b9      	bne.n	8017b62 <_strtod_l+0x832>
 8017bee:	e5cd      	b.n	801778c <_strtod_l+0x45c>
 8017bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8017bf4:	e7e8      	b.n	8017bc8 <_strtod_l+0x898>
 8017bf6:	4613      	mov	r3, r2
 8017bf8:	e7e6      	b.n	8017bc8 <_strtod_l+0x898>
 8017bfa:	ea53 030a 	orrs.w	r3, r3, sl
 8017bfe:	d0a2      	beq.n	8017b46 <_strtod_l+0x816>
 8017c00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017c02:	b1db      	cbz	r3, 8017c3c <_strtod_l+0x90c>
 8017c04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017c06:	4213      	tst	r3, r2
 8017c08:	d0ee      	beq.n	8017be8 <_strtod_l+0x8b8>
 8017c0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017c0c:	9a08      	ldr	r2, [sp, #32]
 8017c0e:	4650      	mov	r0, sl
 8017c10:	4659      	mov	r1, fp
 8017c12:	b1bb      	cbz	r3, 8017c44 <_strtod_l+0x914>
 8017c14:	f7ff fb6e 	bl	80172f4 <sulp>
 8017c18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017c1c:	ec53 2b10 	vmov	r2, r3, d0
 8017c20:	f7e8 fb34 	bl	800028c <__adddf3>
 8017c24:	4682      	mov	sl, r0
 8017c26:	468b      	mov	fp, r1
 8017c28:	e7de      	b.n	8017be8 <_strtod_l+0x8b8>
 8017c2a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8017c2e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8017c32:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8017c36:	f04f 3aff 	mov.w	sl, #4294967295
 8017c3a:	e7d5      	b.n	8017be8 <_strtod_l+0x8b8>
 8017c3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8017c3e:	ea13 0f0a 	tst.w	r3, sl
 8017c42:	e7e1      	b.n	8017c08 <_strtod_l+0x8d8>
 8017c44:	f7ff fb56 	bl	80172f4 <sulp>
 8017c48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017c4c:	ec53 2b10 	vmov	r2, r3, d0
 8017c50:	f7e8 fb1a 	bl	8000288 <__aeabi_dsub>
 8017c54:	2200      	movs	r2, #0
 8017c56:	2300      	movs	r3, #0
 8017c58:	4682      	mov	sl, r0
 8017c5a:	468b      	mov	fp, r1
 8017c5c:	f7e8 ff34 	bl	8000ac8 <__aeabi_dcmpeq>
 8017c60:	2800      	cmp	r0, #0
 8017c62:	d0c1      	beq.n	8017be8 <_strtod_l+0x8b8>
 8017c64:	e61a      	b.n	801789c <_strtod_l+0x56c>
 8017c66:	4641      	mov	r1, r8
 8017c68:	4620      	mov	r0, r4
 8017c6a:	f7ff facd 	bl	8017208 <__ratio>
 8017c6e:	ec57 6b10 	vmov	r6, r7, d0
 8017c72:	2200      	movs	r2, #0
 8017c74:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8017c78:	4630      	mov	r0, r6
 8017c7a:	4639      	mov	r1, r7
 8017c7c:	f7e8 ff38 	bl	8000af0 <__aeabi_dcmple>
 8017c80:	2800      	cmp	r0, #0
 8017c82:	d06f      	beq.n	8017d64 <_strtod_l+0xa34>
 8017c84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017c86:	2b00      	cmp	r3, #0
 8017c88:	d17a      	bne.n	8017d80 <_strtod_l+0xa50>
 8017c8a:	f1ba 0f00 	cmp.w	sl, #0
 8017c8e:	d158      	bne.n	8017d42 <_strtod_l+0xa12>
 8017c90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017c92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d15a      	bne.n	8017d50 <_strtod_l+0xa20>
 8017c9a:	4b64      	ldr	r3, [pc, #400]	@ (8017e2c <_strtod_l+0xafc>)
 8017c9c:	2200      	movs	r2, #0
 8017c9e:	4630      	mov	r0, r6
 8017ca0:	4639      	mov	r1, r7
 8017ca2:	f7e8 ff1b 	bl	8000adc <__aeabi_dcmplt>
 8017ca6:	2800      	cmp	r0, #0
 8017ca8:	d159      	bne.n	8017d5e <_strtod_l+0xa2e>
 8017caa:	4630      	mov	r0, r6
 8017cac:	4639      	mov	r1, r7
 8017cae:	4b60      	ldr	r3, [pc, #384]	@ (8017e30 <_strtod_l+0xb00>)
 8017cb0:	2200      	movs	r2, #0
 8017cb2:	f7e8 fca1 	bl	80005f8 <__aeabi_dmul>
 8017cb6:	4606      	mov	r6, r0
 8017cb8:	460f      	mov	r7, r1
 8017cba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8017cbe:	9606      	str	r6, [sp, #24]
 8017cc0:	9307      	str	r3, [sp, #28]
 8017cc2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017cc6:	4d57      	ldr	r5, [pc, #348]	@ (8017e24 <_strtod_l+0xaf4>)
 8017cc8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8017ccc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017cce:	401d      	ands	r5, r3
 8017cd0:	4b58      	ldr	r3, [pc, #352]	@ (8017e34 <_strtod_l+0xb04>)
 8017cd2:	429d      	cmp	r5, r3
 8017cd4:	f040 80b2 	bne.w	8017e3c <_strtod_l+0xb0c>
 8017cd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017cda:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8017cde:	ec4b ab10 	vmov	d0, sl, fp
 8017ce2:	f7ff f9c9 	bl	8017078 <__ulp>
 8017ce6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017cea:	ec51 0b10 	vmov	r0, r1, d0
 8017cee:	f7e8 fc83 	bl	80005f8 <__aeabi_dmul>
 8017cf2:	4652      	mov	r2, sl
 8017cf4:	465b      	mov	r3, fp
 8017cf6:	f7e8 fac9 	bl	800028c <__adddf3>
 8017cfa:	460b      	mov	r3, r1
 8017cfc:	4949      	ldr	r1, [pc, #292]	@ (8017e24 <_strtod_l+0xaf4>)
 8017cfe:	4a4e      	ldr	r2, [pc, #312]	@ (8017e38 <_strtod_l+0xb08>)
 8017d00:	4019      	ands	r1, r3
 8017d02:	4291      	cmp	r1, r2
 8017d04:	4682      	mov	sl, r0
 8017d06:	d942      	bls.n	8017d8e <_strtod_l+0xa5e>
 8017d08:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8017d0a:	4b47      	ldr	r3, [pc, #284]	@ (8017e28 <_strtod_l+0xaf8>)
 8017d0c:	429a      	cmp	r2, r3
 8017d0e:	d103      	bne.n	8017d18 <_strtod_l+0x9e8>
 8017d10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017d12:	3301      	adds	r3, #1
 8017d14:	f43f ad2f 	beq.w	8017776 <_strtod_l+0x446>
 8017d18:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8017e28 <_strtod_l+0xaf8>
 8017d1c:	f04f 3aff 	mov.w	sl, #4294967295
 8017d20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017d22:	9805      	ldr	r0, [sp, #20]
 8017d24:	f7fe fe7c 	bl	8016a20 <_Bfree>
 8017d28:	9805      	ldr	r0, [sp, #20]
 8017d2a:	4649      	mov	r1, r9
 8017d2c:	f7fe fe78 	bl	8016a20 <_Bfree>
 8017d30:	9805      	ldr	r0, [sp, #20]
 8017d32:	4641      	mov	r1, r8
 8017d34:	f7fe fe74 	bl	8016a20 <_Bfree>
 8017d38:	9805      	ldr	r0, [sp, #20]
 8017d3a:	4621      	mov	r1, r4
 8017d3c:	f7fe fe70 	bl	8016a20 <_Bfree>
 8017d40:	e619      	b.n	8017976 <_strtod_l+0x646>
 8017d42:	f1ba 0f01 	cmp.w	sl, #1
 8017d46:	d103      	bne.n	8017d50 <_strtod_l+0xa20>
 8017d48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	f43f ada6 	beq.w	801789c <_strtod_l+0x56c>
 8017d50:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8017e00 <_strtod_l+0xad0>
 8017d54:	4f35      	ldr	r7, [pc, #212]	@ (8017e2c <_strtod_l+0xafc>)
 8017d56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8017d5a:	2600      	movs	r6, #0
 8017d5c:	e7b1      	b.n	8017cc2 <_strtod_l+0x992>
 8017d5e:	4f34      	ldr	r7, [pc, #208]	@ (8017e30 <_strtod_l+0xb00>)
 8017d60:	2600      	movs	r6, #0
 8017d62:	e7aa      	b.n	8017cba <_strtod_l+0x98a>
 8017d64:	4b32      	ldr	r3, [pc, #200]	@ (8017e30 <_strtod_l+0xb00>)
 8017d66:	4630      	mov	r0, r6
 8017d68:	4639      	mov	r1, r7
 8017d6a:	2200      	movs	r2, #0
 8017d6c:	f7e8 fc44 	bl	80005f8 <__aeabi_dmul>
 8017d70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017d72:	4606      	mov	r6, r0
 8017d74:	460f      	mov	r7, r1
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d09f      	beq.n	8017cba <_strtod_l+0x98a>
 8017d7a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8017d7e:	e7a0      	b.n	8017cc2 <_strtod_l+0x992>
 8017d80:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8017e08 <_strtod_l+0xad8>
 8017d84:	ed8d 7b06 	vstr	d7, [sp, #24]
 8017d88:	ec57 6b17 	vmov	r6, r7, d7
 8017d8c:	e799      	b.n	8017cc2 <_strtod_l+0x992>
 8017d8e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8017d92:	9b08      	ldr	r3, [sp, #32]
 8017d94:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	d1c1      	bne.n	8017d20 <_strtod_l+0x9f0>
 8017d9c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017da0:	0d1b      	lsrs	r3, r3, #20
 8017da2:	051b      	lsls	r3, r3, #20
 8017da4:	429d      	cmp	r5, r3
 8017da6:	d1bb      	bne.n	8017d20 <_strtod_l+0x9f0>
 8017da8:	4630      	mov	r0, r6
 8017daa:	4639      	mov	r1, r7
 8017dac:	f7e8 ff84 	bl	8000cb8 <__aeabi_d2lz>
 8017db0:	f7e8 fbf4 	bl	800059c <__aeabi_l2d>
 8017db4:	4602      	mov	r2, r0
 8017db6:	460b      	mov	r3, r1
 8017db8:	4630      	mov	r0, r6
 8017dba:	4639      	mov	r1, r7
 8017dbc:	f7e8 fa64 	bl	8000288 <__aeabi_dsub>
 8017dc0:	460b      	mov	r3, r1
 8017dc2:	4602      	mov	r2, r0
 8017dc4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8017dc8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8017dcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017dce:	ea46 060a 	orr.w	r6, r6, sl
 8017dd2:	431e      	orrs	r6, r3
 8017dd4:	d06f      	beq.n	8017eb6 <_strtod_l+0xb86>
 8017dd6:	a30e      	add	r3, pc, #56	@ (adr r3, 8017e10 <_strtod_l+0xae0>)
 8017dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ddc:	f7e8 fe7e 	bl	8000adc <__aeabi_dcmplt>
 8017de0:	2800      	cmp	r0, #0
 8017de2:	f47f acd3 	bne.w	801778c <_strtod_l+0x45c>
 8017de6:	a30c      	add	r3, pc, #48	@ (adr r3, 8017e18 <_strtod_l+0xae8>)
 8017de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017dec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017df0:	f7e8 fe92 	bl	8000b18 <__aeabi_dcmpgt>
 8017df4:	2800      	cmp	r0, #0
 8017df6:	d093      	beq.n	8017d20 <_strtod_l+0x9f0>
 8017df8:	e4c8      	b.n	801778c <_strtod_l+0x45c>
 8017dfa:	bf00      	nop
 8017dfc:	f3af 8000 	nop.w
 8017e00:	00000000 	.word	0x00000000
 8017e04:	bff00000 	.word	0xbff00000
 8017e08:	00000000 	.word	0x00000000
 8017e0c:	3ff00000 	.word	0x3ff00000
 8017e10:	94a03595 	.word	0x94a03595
 8017e14:	3fdfffff 	.word	0x3fdfffff
 8017e18:	35afe535 	.word	0x35afe535
 8017e1c:	3fe00000 	.word	0x3fe00000
 8017e20:	000fffff 	.word	0x000fffff
 8017e24:	7ff00000 	.word	0x7ff00000
 8017e28:	7fefffff 	.word	0x7fefffff
 8017e2c:	3ff00000 	.word	0x3ff00000
 8017e30:	3fe00000 	.word	0x3fe00000
 8017e34:	7fe00000 	.word	0x7fe00000
 8017e38:	7c9fffff 	.word	0x7c9fffff
 8017e3c:	9b08      	ldr	r3, [sp, #32]
 8017e3e:	b323      	cbz	r3, 8017e8a <_strtod_l+0xb5a>
 8017e40:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8017e44:	d821      	bhi.n	8017e8a <_strtod_l+0xb5a>
 8017e46:	a328      	add	r3, pc, #160	@ (adr r3, 8017ee8 <_strtod_l+0xbb8>)
 8017e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e4c:	4630      	mov	r0, r6
 8017e4e:	4639      	mov	r1, r7
 8017e50:	f7e8 fe4e 	bl	8000af0 <__aeabi_dcmple>
 8017e54:	b1a0      	cbz	r0, 8017e80 <_strtod_l+0xb50>
 8017e56:	4639      	mov	r1, r7
 8017e58:	4630      	mov	r0, r6
 8017e5a:	f7e8 fea5 	bl	8000ba8 <__aeabi_d2uiz>
 8017e5e:	2801      	cmp	r0, #1
 8017e60:	bf38      	it	cc
 8017e62:	2001      	movcc	r0, #1
 8017e64:	f7e8 fb4e 	bl	8000504 <__aeabi_ui2d>
 8017e68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017e6a:	4606      	mov	r6, r0
 8017e6c:	460f      	mov	r7, r1
 8017e6e:	b9fb      	cbnz	r3, 8017eb0 <_strtod_l+0xb80>
 8017e70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8017e74:	9014      	str	r0, [sp, #80]	@ 0x50
 8017e76:	9315      	str	r3, [sp, #84]	@ 0x54
 8017e78:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8017e7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8017e80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017e82:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8017e86:	1b5b      	subs	r3, r3, r5
 8017e88:	9311      	str	r3, [sp, #68]	@ 0x44
 8017e8a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8017e8e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8017e92:	f7ff f8f1 	bl	8017078 <__ulp>
 8017e96:	4650      	mov	r0, sl
 8017e98:	ec53 2b10 	vmov	r2, r3, d0
 8017e9c:	4659      	mov	r1, fp
 8017e9e:	f7e8 fbab 	bl	80005f8 <__aeabi_dmul>
 8017ea2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8017ea6:	f7e8 f9f1 	bl	800028c <__adddf3>
 8017eaa:	4682      	mov	sl, r0
 8017eac:	468b      	mov	fp, r1
 8017eae:	e770      	b.n	8017d92 <_strtod_l+0xa62>
 8017eb0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8017eb4:	e7e0      	b.n	8017e78 <_strtod_l+0xb48>
 8017eb6:	a30e      	add	r3, pc, #56	@ (adr r3, 8017ef0 <_strtod_l+0xbc0>)
 8017eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ebc:	f7e8 fe0e 	bl	8000adc <__aeabi_dcmplt>
 8017ec0:	e798      	b.n	8017df4 <_strtod_l+0xac4>
 8017ec2:	2300      	movs	r3, #0
 8017ec4:	930e      	str	r3, [sp, #56]	@ 0x38
 8017ec6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8017ec8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017eca:	6013      	str	r3, [r2, #0]
 8017ecc:	f7ff ba6d 	b.w	80173aa <_strtod_l+0x7a>
 8017ed0:	2a65      	cmp	r2, #101	@ 0x65
 8017ed2:	f43f ab68 	beq.w	80175a6 <_strtod_l+0x276>
 8017ed6:	2a45      	cmp	r2, #69	@ 0x45
 8017ed8:	f43f ab65 	beq.w	80175a6 <_strtod_l+0x276>
 8017edc:	2301      	movs	r3, #1
 8017ede:	f7ff bba0 	b.w	8017622 <_strtod_l+0x2f2>
 8017ee2:	bf00      	nop
 8017ee4:	f3af 8000 	nop.w
 8017ee8:	ffc00000 	.word	0xffc00000
 8017eec:	41dfffff 	.word	0x41dfffff
 8017ef0:	94a03595 	.word	0x94a03595
 8017ef4:	3fcfffff 	.word	0x3fcfffff

08017ef8 <_strtod_r>:
 8017ef8:	4b01      	ldr	r3, [pc, #4]	@ (8017f00 <_strtod_r+0x8>)
 8017efa:	f7ff ba19 	b.w	8017330 <_strtod_l>
 8017efe:	bf00      	nop
 8017f00:	20000198 	.word	0x20000198

08017f04 <_strtol_l.isra.0>:
 8017f04:	2b24      	cmp	r3, #36	@ 0x24
 8017f06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f0a:	4686      	mov	lr, r0
 8017f0c:	4690      	mov	r8, r2
 8017f0e:	d801      	bhi.n	8017f14 <_strtol_l.isra.0+0x10>
 8017f10:	2b01      	cmp	r3, #1
 8017f12:	d106      	bne.n	8017f22 <_strtol_l.isra.0+0x1e>
 8017f14:	f7fd fdaa 	bl	8015a6c <__errno>
 8017f18:	2316      	movs	r3, #22
 8017f1a:	6003      	str	r3, [r0, #0]
 8017f1c:	2000      	movs	r0, #0
 8017f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f22:	4834      	ldr	r0, [pc, #208]	@ (8017ff4 <_strtol_l.isra.0+0xf0>)
 8017f24:	460d      	mov	r5, r1
 8017f26:	462a      	mov	r2, r5
 8017f28:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017f2c:	5d06      	ldrb	r6, [r0, r4]
 8017f2e:	f016 0608 	ands.w	r6, r6, #8
 8017f32:	d1f8      	bne.n	8017f26 <_strtol_l.isra.0+0x22>
 8017f34:	2c2d      	cmp	r4, #45	@ 0x2d
 8017f36:	d110      	bne.n	8017f5a <_strtol_l.isra.0+0x56>
 8017f38:	782c      	ldrb	r4, [r5, #0]
 8017f3a:	2601      	movs	r6, #1
 8017f3c:	1c95      	adds	r5, r2, #2
 8017f3e:	f033 0210 	bics.w	r2, r3, #16
 8017f42:	d115      	bne.n	8017f70 <_strtol_l.isra.0+0x6c>
 8017f44:	2c30      	cmp	r4, #48	@ 0x30
 8017f46:	d10d      	bne.n	8017f64 <_strtol_l.isra.0+0x60>
 8017f48:	782a      	ldrb	r2, [r5, #0]
 8017f4a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8017f4e:	2a58      	cmp	r2, #88	@ 0x58
 8017f50:	d108      	bne.n	8017f64 <_strtol_l.isra.0+0x60>
 8017f52:	786c      	ldrb	r4, [r5, #1]
 8017f54:	3502      	adds	r5, #2
 8017f56:	2310      	movs	r3, #16
 8017f58:	e00a      	b.n	8017f70 <_strtol_l.isra.0+0x6c>
 8017f5a:	2c2b      	cmp	r4, #43	@ 0x2b
 8017f5c:	bf04      	itt	eq
 8017f5e:	782c      	ldrbeq	r4, [r5, #0]
 8017f60:	1c95      	addeq	r5, r2, #2
 8017f62:	e7ec      	b.n	8017f3e <_strtol_l.isra.0+0x3a>
 8017f64:	2b00      	cmp	r3, #0
 8017f66:	d1f6      	bne.n	8017f56 <_strtol_l.isra.0+0x52>
 8017f68:	2c30      	cmp	r4, #48	@ 0x30
 8017f6a:	bf14      	ite	ne
 8017f6c:	230a      	movne	r3, #10
 8017f6e:	2308      	moveq	r3, #8
 8017f70:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8017f74:	f10c 3cff 	add.w	ip, ip, #4294967295
 8017f78:	2200      	movs	r2, #0
 8017f7a:	fbbc f9f3 	udiv	r9, ip, r3
 8017f7e:	4610      	mov	r0, r2
 8017f80:	fb03 ca19 	mls	sl, r3, r9, ip
 8017f84:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8017f88:	2f09      	cmp	r7, #9
 8017f8a:	d80f      	bhi.n	8017fac <_strtol_l.isra.0+0xa8>
 8017f8c:	463c      	mov	r4, r7
 8017f8e:	42a3      	cmp	r3, r4
 8017f90:	dd1b      	ble.n	8017fca <_strtol_l.isra.0+0xc6>
 8017f92:	1c57      	adds	r7, r2, #1
 8017f94:	d007      	beq.n	8017fa6 <_strtol_l.isra.0+0xa2>
 8017f96:	4581      	cmp	r9, r0
 8017f98:	d314      	bcc.n	8017fc4 <_strtol_l.isra.0+0xc0>
 8017f9a:	d101      	bne.n	8017fa0 <_strtol_l.isra.0+0x9c>
 8017f9c:	45a2      	cmp	sl, r4
 8017f9e:	db11      	blt.n	8017fc4 <_strtol_l.isra.0+0xc0>
 8017fa0:	fb00 4003 	mla	r0, r0, r3, r4
 8017fa4:	2201      	movs	r2, #1
 8017fa6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017faa:	e7eb      	b.n	8017f84 <_strtol_l.isra.0+0x80>
 8017fac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8017fb0:	2f19      	cmp	r7, #25
 8017fb2:	d801      	bhi.n	8017fb8 <_strtol_l.isra.0+0xb4>
 8017fb4:	3c37      	subs	r4, #55	@ 0x37
 8017fb6:	e7ea      	b.n	8017f8e <_strtol_l.isra.0+0x8a>
 8017fb8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8017fbc:	2f19      	cmp	r7, #25
 8017fbe:	d804      	bhi.n	8017fca <_strtol_l.isra.0+0xc6>
 8017fc0:	3c57      	subs	r4, #87	@ 0x57
 8017fc2:	e7e4      	b.n	8017f8e <_strtol_l.isra.0+0x8a>
 8017fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8017fc8:	e7ed      	b.n	8017fa6 <_strtol_l.isra.0+0xa2>
 8017fca:	1c53      	adds	r3, r2, #1
 8017fcc:	d108      	bne.n	8017fe0 <_strtol_l.isra.0+0xdc>
 8017fce:	2322      	movs	r3, #34	@ 0x22
 8017fd0:	f8ce 3000 	str.w	r3, [lr]
 8017fd4:	4660      	mov	r0, ip
 8017fd6:	f1b8 0f00 	cmp.w	r8, #0
 8017fda:	d0a0      	beq.n	8017f1e <_strtol_l.isra.0+0x1a>
 8017fdc:	1e69      	subs	r1, r5, #1
 8017fde:	e006      	b.n	8017fee <_strtol_l.isra.0+0xea>
 8017fe0:	b106      	cbz	r6, 8017fe4 <_strtol_l.isra.0+0xe0>
 8017fe2:	4240      	negs	r0, r0
 8017fe4:	f1b8 0f00 	cmp.w	r8, #0
 8017fe8:	d099      	beq.n	8017f1e <_strtol_l.isra.0+0x1a>
 8017fea:	2a00      	cmp	r2, #0
 8017fec:	d1f6      	bne.n	8017fdc <_strtol_l.isra.0+0xd8>
 8017fee:	f8c8 1000 	str.w	r1, [r8]
 8017ff2:	e794      	b.n	8017f1e <_strtol_l.isra.0+0x1a>
 8017ff4:	0801b879 	.word	0x0801b879

08017ff8 <_strtol_r>:
 8017ff8:	f7ff bf84 	b.w	8017f04 <_strtol_l.isra.0>

08017ffc <__ssputs_r>:
 8017ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018000:	688e      	ldr	r6, [r1, #8]
 8018002:	461f      	mov	r7, r3
 8018004:	42be      	cmp	r6, r7
 8018006:	680b      	ldr	r3, [r1, #0]
 8018008:	4682      	mov	sl, r0
 801800a:	460c      	mov	r4, r1
 801800c:	4690      	mov	r8, r2
 801800e:	d82d      	bhi.n	801806c <__ssputs_r+0x70>
 8018010:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018014:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018018:	d026      	beq.n	8018068 <__ssputs_r+0x6c>
 801801a:	6965      	ldr	r5, [r4, #20]
 801801c:	6909      	ldr	r1, [r1, #16]
 801801e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018022:	eba3 0901 	sub.w	r9, r3, r1
 8018026:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801802a:	1c7b      	adds	r3, r7, #1
 801802c:	444b      	add	r3, r9
 801802e:	106d      	asrs	r5, r5, #1
 8018030:	429d      	cmp	r5, r3
 8018032:	bf38      	it	cc
 8018034:	461d      	movcc	r5, r3
 8018036:	0553      	lsls	r3, r2, #21
 8018038:	d527      	bpl.n	801808a <__ssputs_r+0x8e>
 801803a:	4629      	mov	r1, r5
 801803c:	f7fe fc24 	bl	8016888 <_malloc_r>
 8018040:	4606      	mov	r6, r0
 8018042:	b360      	cbz	r0, 801809e <__ssputs_r+0xa2>
 8018044:	6921      	ldr	r1, [r4, #16]
 8018046:	464a      	mov	r2, r9
 8018048:	f7fd fd3d 	bl	8015ac6 <memcpy>
 801804c:	89a3      	ldrh	r3, [r4, #12]
 801804e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018052:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018056:	81a3      	strh	r3, [r4, #12]
 8018058:	6126      	str	r6, [r4, #16]
 801805a:	6165      	str	r5, [r4, #20]
 801805c:	444e      	add	r6, r9
 801805e:	eba5 0509 	sub.w	r5, r5, r9
 8018062:	6026      	str	r6, [r4, #0]
 8018064:	60a5      	str	r5, [r4, #8]
 8018066:	463e      	mov	r6, r7
 8018068:	42be      	cmp	r6, r7
 801806a:	d900      	bls.n	801806e <__ssputs_r+0x72>
 801806c:	463e      	mov	r6, r7
 801806e:	6820      	ldr	r0, [r4, #0]
 8018070:	4632      	mov	r2, r6
 8018072:	4641      	mov	r1, r8
 8018074:	f000 f9c6 	bl	8018404 <memmove>
 8018078:	68a3      	ldr	r3, [r4, #8]
 801807a:	1b9b      	subs	r3, r3, r6
 801807c:	60a3      	str	r3, [r4, #8]
 801807e:	6823      	ldr	r3, [r4, #0]
 8018080:	4433      	add	r3, r6
 8018082:	6023      	str	r3, [r4, #0]
 8018084:	2000      	movs	r0, #0
 8018086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801808a:	462a      	mov	r2, r5
 801808c:	f000 fd7d 	bl	8018b8a <_realloc_r>
 8018090:	4606      	mov	r6, r0
 8018092:	2800      	cmp	r0, #0
 8018094:	d1e0      	bne.n	8018058 <__ssputs_r+0x5c>
 8018096:	6921      	ldr	r1, [r4, #16]
 8018098:	4650      	mov	r0, sl
 801809a:	f7fe fb81 	bl	80167a0 <_free_r>
 801809e:	230c      	movs	r3, #12
 80180a0:	f8ca 3000 	str.w	r3, [sl]
 80180a4:	89a3      	ldrh	r3, [r4, #12]
 80180a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80180aa:	81a3      	strh	r3, [r4, #12]
 80180ac:	f04f 30ff 	mov.w	r0, #4294967295
 80180b0:	e7e9      	b.n	8018086 <__ssputs_r+0x8a>
	...

080180b4 <_svfiprintf_r>:
 80180b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180b8:	4698      	mov	r8, r3
 80180ba:	898b      	ldrh	r3, [r1, #12]
 80180bc:	061b      	lsls	r3, r3, #24
 80180be:	b09d      	sub	sp, #116	@ 0x74
 80180c0:	4607      	mov	r7, r0
 80180c2:	460d      	mov	r5, r1
 80180c4:	4614      	mov	r4, r2
 80180c6:	d510      	bpl.n	80180ea <_svfiprintf_r+0x36>
 80180c8:	690b      	ldr	r3, [r1, #16]
 80180ca:	b973      	cbnz	r3, 80180ea <_svfiprintf_r+0x36>
 80180cc:	2140      	movs	r1, #64	@ 0x40
 80180ce:	f7fe fbdb 	bl	8016888 <_malloc_r>
 80180d2:	6028      	str	r0, [r5, #0]
 80180d4:	6128      	str	r0, [r5, #16]
 80180d6:	b930      	cbnz	r0, 80180e6 <_svfiprintf_r+0x32>
 80180d8:	230c      	movs	r3, #12
 80180da:	603b      	str	r3, [r7, #0]
 80180dc:	f04f 30ff 	mov.w	r0, #4294967295
 80180e0:	b01d      	add	sp, #116	@ 0x74
 80180e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180e6:	2340      	movs	r3, #64	@ 0x40
 80180e8:	616b      	str	r3, [r5, #20]
 80180ea:	2300      	movs	r3, #0
 80180ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80180ee:	2320      	movs	r3, #32
 80180f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80180f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80180f8:	2330      	movs	r3, #48	@ 0x30
 80180fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018298 <_svfiprintf_r+0x1e4>
 80180fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018102:	f04f 0901 	mov.w	r9, #1
 8018106:	4623      	mov	r3, r4
 8018108:	469a      	mov	sl, r3
 801810a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801810e:	b10a      	cbz	r2, 8018114 <_svfiprintf_r+0x60>
 8018110:	2a25      	cmp	r2, #37	@ 0x25
 8018112:	d1f9      	bne.n	8018108 <_svfiprintf_r+0x54>
 8018114:	ebba 0b04 	subs.w	fp, sl, r4
 8018118:	d00b      	beq.n	8018132 <_svfiprintf_r+0x7e>
 801811a:	465b      	mov	r3, fp
 801811c:	4622      	mov	r2, r4
 801811e:	4629      	mov	r1, r5
 8018120:	4638      	mov	r0, r7
 8018122:	f7ff ff6b 	bl	8017ffc <__ssputs_r>
 8018126:	3001      	adds	r0, #1
 8018128:	f000 80a7 	beq.w	801827a <_svfiprintf_r+0x1c6>
 801812c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801812e:	445a      	add	r2, fp
 8018130:	9209      	str	r2, [sp, #36]	@ 0x24
 8018132:	f89a 3000 	ldrb.w	r3, [sl]
 8018136:	2b00      	cmp	r3, #0
 8018138:	f000 809f 	beq.w	801827a <_svfiprintf_r+0x1c6>
 801813c:	2300      	movs	r3, #0
 801813e:	f04f 32ff 	mov.w	r2, #4294967295
 8018142:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018146:	f10a 0a01 	add.w	sl, sl, #1
 801814a:	9304      	str	r3, [sp, #16]
 801814c:	9307      	str	r3, [sp, #28]
 801814e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018152:	931a      	str	r3, [sp, #104]	@ 0x68
 8018154:	4654      	mov	r4, sl
 8018156:	2205      	movs	r2, #5
 8018158:	f814 1b01 	ldrb.w	r1, [r4], #1
 801815c:	484e      	ldr	r0, [pc, #312]	@ (8018298 <_svfiprintf_r+0x1e4>)
 801815e:	f7e8 f837 	bl	80001d0 <memchr>
 8018162:	9a04      	ldr	r2, [sp, #16]
 8018164:	b9d8      	cbnz	r0, 801819e <_svfiprintf_r+0xea>
 8018166:	06d0      	lsls	r0, r2, #27
 8018168:	bf44      	itt	mi
 801816a:	2320      	movmi	r3, #32
 801816c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018170:	0711      	lsls	r1, r2, #28
 8018172:	bf44      	itt	mi
 8018174:	232b      	movmi	r3, #43	@ 0x2b
 8018176:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801817a:	f89a 3000 	ldrb.w	r3, [sl]
 801817e:	2b2a      	cmp	r3, #42	@ 0x2a
 8018180:	d015      	beq.n	80181ae <_svfiprintf_r+0xfa>
 8018182:	9a07      	ldr	r2, [sp, #28]
 8018184:	4654      	mov	r4, sl
 8018186:	2000      	movs	r0, #0
 8018188:	f04f 0c0a 	mov.w	ip, #10
 801818c:	4621      	mov	r1, r4
 801818e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018192:	3b30      	subs	r3, #48	@ 0x30
 8018194:	2b09      	cmp	r3, #9
 8018196:	d94b      	bls.n	8018230 <_svfiprintf_r+0x17c>
 8018198:	b1b0      	cbz	r0, 80181c8 <_svfiprintf_r+0x114>
 801819a:	9207      	str	r2, [sp, #28]
 801819c:	e014      	b.n	80181c8 <_svfiprintf_r+0x114>
 801819e:	eba0 0308 	sub.w	r3, r0, r8
 80181a2:	fa09 f303 	lsl.w	r3, r9, r3
 80181a6:	4313      	orrs	r3, r2
 80181a8:	9304      	str	r3, [sp, #16]
 80181aa:	46a2      	mov	sl, r4
 80181ac:	e7d2      	b.n	8018154 <_svfiprintf_r+0xa0>
 80181ae:	9b03      	ldr	r3, [sp, #12]
 80181b0:	1d19      	adds	r1, r3, #4
 80181b2:	681b      	ldr	r3, [r3, #0]
 80181b4:	9103      	str	r1, [sp, #12]
 80181b6:	2b00      	cmp	r3, #0
 80181b8:	bfbb      	ittet	lt
 80181ba:	425b      	neglt	r3, r3
 80181bc:	f042 0202 	orrlt.w	r2, r2, #2
 80181c0:	9307      	strge	r3, [sp, #28]
 80181c2:	9307      	strlt	r3, [sp, #28]
 80181c4:	bfb8      	it	lt
 80181c6:	9204      	strlt	r2, [sp, #16]
 80181c8:	7823      	ldrb	r3, [r4, #0]
 80181ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80181cc:	d10a      	bne.n	80181e4 <_svfiprintf_r+0x130>
 80181ce:	7863      	ldrb	r3, [r4, #1]
 80181d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80181d2:	d132      	bne.n	801823a <_svfiprintf_r+0x186>
 80181d4:	9b03      	ldr	r3, [sp, #12]
 80181d6:	1d1a      	adds	r2, r3, #4
 80181d8:	681b      	ldr	r3, [r3, #0]
 80181da:	9203      	str	r2, [sp, #12]
 80181dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80181e0:	3402      	adds	r4, #2
 80181e2:	9305      	str	r3, [sp, #20]
 80181e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80182a8 <_svfiprintf_r+0x1f4>
 80181e8:	7821      	ldrb	r1, [r4, #0]
 80181ea:	2203      	movs	r2, #3
 80181ec:	4650      	mov	r0, sl
 80181ee:	f7e7 ffef 	bl	80001d0 <memchr>
 80181f2:	b138      	cbz	r0, 8018204 <_svfiprintf_r+0x150>
 80181f4:	9b04      	ldr	r3, [sp, #16]
 80181f6:	eba0 000a 	sub.w	r0, r0, sl
 80181fa:	2240      	movs	r2, #64	@ 0x40
 80181fc:	4082      	lsls	r2, r0
 80181fe:	4313      	orrs	r3, r2
 8018200:	3401      	adds	r4, #1
 8018202:	9304      	str	r3, [sp, #16]
 8018204:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018208:	4824      	ldr	r0, [pc, #144]	@ (801829c <_svfiprintf_r+0x1e8>)
 801820a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801820e:	2206      	movs	r2, #6
 8018210:	f7e7 ffde 	bl	80001d0 <memchr>
 8018214:	2800      	cmp	r0, #0
 8018216:	d036      	beq.n	8018286 <_svfiprintf_r+0x1d2>
 8018218:	4b21      	ldr	r3, [pc, #132]	@ (80182a0 <_svfiprintf_r+0x1ec>)
 801821a:	bb1b      	cbnz	r3, 8018264 <_svfiprintf_r+0x1b0>
 801821c:	9b03      	ldr	r3, [sp, #12]
 801821e:	3307      	adds	r3, #7
 8018220:	f023 0307 	bic.w	r3, r3, #7
 8018224:	3308      	adds	r3, #8
 8018226:	9303      	str	r3, [sp, #12]
 8018228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801822a:	4433      	add	r3, r6
 801822c:	9309      	str	r3, [sp, #36]	@ 0x24
 801822e:	e76a      	b.n	8018106 <_svfiprintf_r+0x52>
 8018230:	fb0c 3202 	mla	r2, ip, r2, r3
 8018234:	460c      	mov	r4, r1
 8018236:	2001      	movs	r0, #1
 8018238:	e7a8      	b.n	801818c <_svfiprintf_r+0xd8>
 801823a:	2300      	movs	r3, #0
 801823c:	3401      	adds	r4, #1
 801823e:	9305      	str	r3, [sp, #20]
 8018240:	4619      	mov	r1, r3
 8018242:	f04f 0c0a 	mov.w	ip, #10
 8018246:	4620      	mov	r0, r4
 8018248:	f810 2b01 	ldrb.w	r2, [r0], #1
 801824c:	3a30      	subs	r2, #48	@ 0x30
 801824e:	2a09      	cmp	r2, #9
 8018250:	d903      	bls.n	801825a <_svfiprintf_r+0x1a6>
 8018252:	2b00      	cmp	r3, #0
 8018254:	d0c6      	beq.n	80181e4 <_svfiprintf_r+0x130>
 8018256:	9105      	str	r1, [sp, #20]
 8018258:	e7c4      	b.n	80181e4 <_svfiprintf_r+0x130>
 801825a:	fb0c 2101 	mla	r1, ip, r1, r2
 801825e:	4604      	mov	r4, r0
 8018260:	2301      	movs	r3, #1
 8018262:	e7f0      	b.n	8018246 <_svfiprintf_r+0x192>
 8018264:	ab03      	add	r3, sp, #12
 8018266:	9300      	str	r3, [sp, #0]
 8018268:	462a      	mov	r2, r5
 801826a:	4b0e      	ldr	r3, [pc, #56]	@ (80182a4 <_svfiprintf_r+0x1f0>)
 801826c:	a904      	add	r1, sp, #16
 801826e:	4638      	mov	r0, r7
 8018270:	f7fc fc2a 	bl	8014ac8 <_printf_float>
 8018274:	1c42      	adds	r2, r0, #1
 8018276:	4606      	mov	r6, r0
 8018278:	d1d6      	bne.n	8018228 <_svfiprintf_r+0x174>
 801827a:	89ab      	ldrh	r3, [r5, #12]
 801827c:	065b      	lsls	r3, r3, #25
 801827e:	f53f af2d 	bmi.w	80180dc <_svfiprintf_r+0x28>
 8018282:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018284:	e72c      	b.n	80180e0 <_svfiprintf_r+0x2c>
 8018286:	ab03      	add	r3, sp, #12
 8018288:	9300      	str	r3, [sp, #0]
 801828a:	462a      	mov	r2, r5
 801828c:	4b05      	ldr	r3, [pc, #20]	@ (80182a4 <_svfiprintf_r+0x1f0>)
 801828e:	a904      	add	r1, sp, #16
 8018290:	4638      	mov	r0, r7
 8018292:	f7fc feb1 	bl	8014ff8 <_printf_i>
 8018296:	e7ed      	b.n	8018274 <_svfiprintf_r+0x1c0>
 8018298:	0801b675 	.word	0x0801b675
 801829c:	0801b67f 	.word	0x0801b67f
 80182a0:	08014ac9 	.word	0x08014ac9
 80182a4:	08017ffd 	.word	0x08017ffd
 80182a8:	0801b67b 	.word	0x0801b67b

080182ac <__sflush_r>:
 80182ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80182b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80182b4:	0716      	lsls	r6, r2, #28
 80182b6:	4605      	mov	r5, r0
 80182b8:	460c      	mov	r4, r1
 80182ba:	d454      	bmi.n	8018366 <__sflush_r+0xba>
 80182bc:	684b      	ldr	r3, [r1, #4]
 80182be:	2b00      	cmp	r3, #0
 80182c0:	dc02      	bgt.n	80182c8 <__sflush_r+0x1c>
 80182c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	dd48      	ble.n	801835a <__sflush_r+0xae>
 80182c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80182ca:	2e00      	cmp	r6, #0
 80182cc:	d045      	beq.n	801835a <__sflush_r+0xae>
 80182ce:	2300      	movs	r3, #0
 80182d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80182d4:	682f      	ldr	r7, [r5, #0]
 80182d6:	6a21      	ldr	r1, [r4, #32]
 80182d8:	602b      	str	r3, [r5, #0]
 80182da:	d030      	beq.n	801833e <__sflush_r+0x92>
 80182dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80182de:	89a3      	ldrh	r3, [r4, #12]
 80182e0:	0759      	lsls	r1, r3, #29
 80182e2:	d505      	bpl.n	80182f0 <__sflush_r+0x44>
 80182e4:	6863      	ldr	r3, [r4, #4]
 80182e6:	1ad2      	subs	r2, r2, r3
 80182e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80182ea:	b10b      	cbz	r3, 80182f0 <__sflush_r+0x44>
 80182ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80182ee:	1ad2      	subs	r2, r2, r3
 80182f0:	2300      	movs	r3, #0
 80182f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80182f4:	6a21      	ldr	r1, [r4, #32]
 80182f6:	4628      	mov	r0, r5
 80182f8:	47b0      	blx	r6
 80182fa:	1c43      	adds	r3, r0, #1
 80182fc:	89a3      	ldrh	r3, [r4, #12]
 80182fe:	d106      	bne.n	801830e <__sflush_r+0x62>
 8018300:	6829      	ldr	r1, [r5, #0]
 8018302:	291d      	cmp	r1, #29
 8018304:	d82b      	bhi.n	801835e <__sflush_r+0xb2>
 8018306:	4a2a      	ldr	r2, [pc, #168]	@ (80183b0 <__sflush_r+0x104>)
 8018308:	40ca      	lsrs	r2, r1
 801830a:	07d6      	lsls	r6, r2, #31
 801830c:	d527      	bpl.n	801835e <__sflush_r+0xb2>
 801830e:	2200      	movs	r2, #0
 8018310:	6062      	str	r2, [r4, #4]
 8018312:	04d9      	lsls	r1, r3, #19
 8018314:	6922      	ldr	r2, [r4, #16]
 8018316:	6022      	str	r2, [r4, #0]
 8018318:	d504      	bpl.n	8018324 <__sflush_r+0x78>
 801831a:	1c42      	adds	r2, r0, #1
 801831c:	d101      	bne.n	8018322 <__sflush_r+0x76>
 801831e:	682b      	ldr	r3, [r5, #0]
 8018320:	b903      	cbnz	r3, 8018324 <__sflush_r+0x78>
 8018322:	6560      	str	r0, [r4, #84]	@ 0x54
 8018324:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018326:	602f      	str	r7, [r5, #0]
 8018328:	b1b9      	cbz	r1, 801835a <__sflush_r+0xae>
 801832a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801832e:	4299      	cmp	r1, r3
 8018330:	d002      	beq.n	8018338 <__sflush_r+0x8c>
 8018332:	4628      	mov	r0, r5
 8018334:	f7fe fa34 	bl	80167a0 <_free_r>
 8018338:	2300      	movs	r3, #0
 801833a:	6363      	str	r3, [r4, #52]	@ 0x34
 801833c:	e00d      	b.n	801835a <__sflush_r+0xae>
 801833e:	2301      	movs	r3, #1
 8018340:	4628      	mov	r0, r5
 8018342:	47b0      	blx	r6
 8018344:	4602      	mov	r2, r0
 8018346:	1c50      	adds	r0, r2, #1
 8018348:	d1c9      	bne.n	80182de <__sflush_r+0x32>
 801834a:	682b      	ldr	r3, [r5, #0]
 801834c:	2b00      	cmp	r3, #0
 801834e:	d0c6      	beq.n	80182de <__sflush_r+0x32>
 8018350:	2b1d      	cmp	r3, #29
 8018352:	d001      	beq.n	8018358 <__sflush_r+0xac>
 8018354:	2b16      	cmp	r3, #22
 8018356:	d11e      	bne.n	8018396 <__sflush_r+0xea>
 8018358:	602f      	str	r7, [r5, #0]
 801835a:	2000      	movs	r0, #0
 801835c:	e022      	b.n	80183a4 <__sflush_r+0xf8>
 801835e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018362:	b21b      	sxth	r3, r3
 8018364:	e01b      	b.n	801839e <__sflush_r+0xf2>
 8018366:	690f      	ldr	r7, [r1, #16]
 8018368:	2f00      	cmp	r7, #0
 801836a:	d0f6      	beq.n	801835a <__sflush_r+0xae>
 801836c:	0793      	lsls	r3, r2, #30
 801836e:	680e      	ldr	r6, [r1, #0]
 8018370:	bf08      	it	eq
 8018372:	694b      	ldreq	r3, [r1, #20]
 8018374:	600f      	str	r7, [r1, #0]
 8018376:	bf18      	it	ne
 8018378:	2300      	movne	r3, #0
 801837a:	eba6 0807 	sub.w	r8, r6, r7
 801837e:	608b      	str	r3, [r1, #8]
 8018380:	f1b8 0f00 	cmp.w	r8, #0
 8018384:	dde9      	ble.n	801835a <__sflush_r+0xae>
 8018386:	6a21      	ldr	r1, [r4, #32]
 8018388:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801838a:	4643      	mov	r3, r8
 801838c:	463a      	mov	r2, r7
 801838e:	4628      	mov	r0, r5
 8018390:	47b0      	blx	r6
 8018392:	2800      	cmp	r0, #0
 8018394:	dc08      	bgt.n	80183a8 <__sflush_r+0xfc>
 8018396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801839a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801839e:	81a3      	strh	r3, [r4, #12]
 80183a0:	f04f 30ff 	mov.w	r0, #4294967295
 80183a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80183a8:	4407      	add	r7, r0
 80183aa:	eba8 0800 	sub.w	r8, r8, r0
 80183ae:	e7e7      	b.n	8018380 <__sflush_r+0xd4>
 80183b0:	20400001 	.word	0x20400001

080183b4 <_fflush_r>:
 80183b4:	b538      	push	{r3, r4, r5, lr}
 80183b6:	690b      	ldr	r3, [r1, #16]
 80183b8:	4605      	mov	r5, r0
 80183ba:	460c      	mov	r4, r1
 80183bc:	b913      	cbnz	r3, 80183c4 <_fflush_r+0x10>
 80183be:	2500      	movs	r5, #0
 80183c0:	4628      	mov	r0, r5
 80183c2:	bd38      	pop	{r3, r4, r5, pc}
 80183c4:	b118      	cbz	r0, 80183ce <_fflush_r+0x1a>
 80183c6:	6a03      	ldr	r3, [r0, #32]
 80183c8:	b90b      	cbnz	r3, 80183ce <_fflush_r+0x1a>
 80183ca:	f7fd f9cd 	bl	8015768 <__sinit>
 80183ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80183d2:	2b00      	cmp	r3, #0
 80183d4:	d0f3      	beq.n	80183be <_fflush_r+0xa>
 80183d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80183d8:	07d0      	lsls	r0, r2, #31
 80183da:	d404      	bmi.n	80183e6 <_fflush_r+0x32>
 80183dc:	0599      	lsls	r1, r3, #22
 80183de:	d402      	bmi.n	80183e6 <_fflush_r+0x32>
 80183e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80183e2:	f7fd fb6e 	bl	8015ac2 <__retarget_lock_acquire_recursive>
 80183e6:	4628      	mov	r0, r5
 80183e8:	4621      	mov	r1, r4
 80183ea:	f7ff ff5f 	bl	80182ac <__sflush_r>
 80183ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80183f0:	07da      	lsls	r2, r3, #31
 80183f2:	4605      	mov	r5, r0
 80183f4:	d4e4      	bmi.n	80183c0 <_fflush_r+0xc>
 80183f6:	89a3      	ldrh	r3, [r4, #12]
 80183f8:	059b      	lsls	r3, r3, #22
 80183fa:	d4e1      	bmi.n	80183c0 <_fflush_r+0xc>
 80183fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80183fe:	f7fd fb61 	bl	8015ac4 <__retarget_lock_release_recursive>
 8018402:	e7dd      	b.n	80183c0 <_fflush_r+0xc>

08018404 <memmove>:
 8018404:	4288      	cmp	r0, r1
 8018406:	b510      	push	{r4, lr}
 8018408:	eb01 0402 	add.w	r4, r1, r2
 801840c:	d902      	bls.n	8018414 <memmove+0x10>
 801840e:	4284      	cmp	r4, r0
 8018410:	4623      	mov	r3, r4
 8018412:	d807      	bhi.n	8018424 <memmove+0x20>
 8018414:	1e43      	subs	r3, r0, #1
 8018416:	42a1      	cmp	r1, r4
 8018418:	d008      	beq.n	801842c <memmove+0x28>
 801841a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801841e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018422:	e7f8      	b.n	8018416 <memmove+0x12>
 8018424:	4402      	add	r2, r0
 8018426:	4601      	mov	r1, r0
 8018428:	428a      	cmp	r2, r1
 801842a:	d100      	bne.n	801842e <memmove+0x2a>
 801842c:	bd10      	pop	{r4, pc}
 801842e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018432:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018436:	e7f7      	b.n	8018428 <memmove+0x24>

08018438 <strncmp>:
 8018438:	b510      	push	{r4, lr}
 801843a:	b16a      	cbz	r2, 8018458 <strncmp+0x20>
 801843c:	3901      	subs	r1, #1
 801843e:	1884      	adds	r4, r0, r2
 8018440:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018444:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8018448:	429a      	cmp	r2, r3
 801844a:	d103      	bne.n	8018454 <strncmp+0x1c>
 801844c:	42a0      	cmp	r0, r4
 801844e:	d001      	beq.n	8018454 <strncmp+0x1c>
 8018450:	2a00      	cmp	r2, #0
 8018452:	d1f5      	bne.n	8018440 <strncmp+0x8>
 8018454:	1ad0      	subs	r0, r2, r3
 8018456:	bd10      	pop	{r4, pc}
 8018458:	4610      	mov	r0, r2
 801845a:	e7fc      	b.n	8018456 <strncmp+0x1e>

0801845c <_sbrk_r>:
 801845c:	b538      	push	{r3, r4, r5, lr}
 801845e:	4d06      	ldr	r5, [pc, #24]	@ (8018478 <_sbrk_r+0x1c>)
 8018460:	2300      	movs	r3, #0
 8018462:	4604      	mov	r4, r0
 8018464:	4608      	mov	r0, r1
 8018466:	602b      	str	r3, [r5, #0]
 8018468:	f7ec f9b8 	bl	80047dc <_sbrk>
 801846c:	1c43      	adds	r3, r0, #1
 801846e:	d102      	bne.n	8018476 <_sbrk_r+0x1a>
 8018470:	682b      	ldr	r3, [r5, #0]
 8018472:	b103      	cbz	r3, 8018476 <_sbrk_r+0x1a>
 8018474:	6023      	str	r3, [r4, #0]
 8018476:	bd38      	pop	{r3, r4, r5, pc}
 8018478:	20006dac 	.word	0x20006dac
 801847c:	00000000 	.word	0x00000000

08018480 <nan>:
 8018480:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018488 <nan+0x8>
 8018484:	4770      	bx	lr
 8018486:	bf00      	nop
 8018488:	00000000 	.word	0x00000000
 801848c:	7ff80000 	.word	0x7ff80000

08018490 <__assert_func>:
 8018490:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018492:	4614      	mov	r4, r2
 8018494:	461a      	mov	r2, r3
 8018496:	4b09      	ldr	r3, [pc, #36]	@ (80184bc <__assert_func+0x2c>)
 8018498:	681b      	ldr	r3, [r3, #0]
 801849a:	4605      	mov	r5, r0
 801849c:	68d8      	ldr	r0, [r3, #12]
 801849e:	b14c      	cbz	r4, 80184b4 <__assert_func+0x24>
 80184a0:	4b07      	ldr	r3, [pc, #28]	@ (80184c0 <__assert_func+0x30>)
 80184a2:	9100      	str	r1, [sp, #0]
 80184a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80184a8:	4906      	ldr	r1, [pc, #24]	@ (80184c4 <__assert_func+0x34>)
 80184aa:	462b      	mov	r3, r5
 80184ac:	f000 fba8 	bl	8018c00 <fiprintf>
 80184b0:	f000 fbb8 	bl	8018c24 <abort>
 80184b4:	4b04      	ldr	r3, [pc, #16]	@ (80184c8 <__assert_func+0x38>)
 80184b6:	461c      	mov	r4, r3
 80184b8:	e7f3      	b.n	80184a2 <__assert_func+0x12>
 80184ba:	bf00      	nop
 80184bc:	20000148 	.word	0x20000148
 80184c0:	0801b68e 	.word	0x0801b68e
 80184c4:	0801b69b 	.word	0x0801b69b
 80184c8:	0801b6c9 	.word	0x0801b6c9

080184cc <_calloc_r>:
 80184cc:	b570      	push	{r4, r5, r6, lr}
 80184ce:	fba1 5402 	umull	r5, r4, r1, r2
 80184d2:	b934      	cbnz	r4, 80184e2 <_calloc_r+0x16>
 80184d4:	4629      	mov	r1, r5
 80184d6:	f7fe f9d7 	bl	8016888 <_malloc_r>
 80184da:	4606      	mov	r6, r0
 80184dc:	b928      	cbnz	r0, 80184ea <_calloc_r+0x1e>
 80184de:	4630      	mov	r0, r6
 80184e0:	bd70      	pop	{r4, r5, r6, pc}
 80184e2:	220c      	movs	r2, #12
 80184e4:	6002      	str	r2, [r0, #0]
 80184e6:	2600      	movs	r6, #0
 80184e8:	e7f9      	b.n	80184de <_calloc_r+0x12>
 80184ea:	462a      	mov	r2, r5
 80184ec:	4621      	mov	r1, r4
 80184ee:	f7fd fa0c 	bl	801590a <memset>
 80184f2:	e7f4      	b.n	80184de <_calloc_r+0x12>

080184f4 <rshift>:
 80184f4:	6903      	ldr	r3, [r0, #16]
 80184f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80184fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80184fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018502:	f100 0414 	add.w	r4, r0, #20
 8018506:	dd45      	ble.n	8018594 <rshift+0xa0>
 8018508:	f011 011f 	ands.w	r1, r1, #31
 801850c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018510:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8018514:	d10c      	bne.n	8018530 <rshift+0x3c>
 8018516:	f100 0710 	add.w	r7, r0, #16
 801851a:	4629      	mov	r1, r5
 801851c:	42b1      	cmp	r1, r6
 801851e:	d334      	bcc.n	801858a <rshift+0x96>
 8018520:	1a9b      	subs	r3, r3, r2
 8018522:	009b      	lsls	r3, r3, #2
 8018524:	1eea      	subs	r2, r5, #3
 8018526:	4296      	cmp	r6, r2
 8018528:	bf38      	it	cc
 801852a:	2300      	movcc	r3, #0
 801852c:	4423      	add	r3, r4
 801852e:	e015      	b.n	801855c <rshift+0x68>
 8018530:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8018534:	f1c1 0820 	rsb	r8, r1, #32
 8018538:	40cf      	lsrs	r7, r1
 801853a:	f105 0e04 	add.w	lr, r5, #4
 801853e:	46a1      	mov	r9, r4
 8018540:	4576      	cmp	r6, lr
 8018542:	46f4      	mov	ip, lr
 8018544:	d815      	bhi.n	8018572 <rshift+0x7e>
 8018546:	1a9a      	subs	r2, r3, r2
 8018548:	0092      	lsls	r2, r2, #2
 801854a:	3a04      	subs	r2, #4
 801854c:	3501      	adds	r5, #1
 801854e:	42ae      	cmp	r6, r5
 8018550:	bf38      	it	cc
 8018552:	2200      	movcc	r2, #0
 8018554:	18a3      	adds	r3, r4, r2
 8018556:	50a7      	str	r7, [r4, r2]
 8018558:	b107      	cbz	r7, 801855c <rshift+0x68>
 801855a:	3304      	adds	r3, #4
 801855c:	1b1a      	subs	r2, r3, r4
 801855e:	42a3      	cmp	r3, r4
 8018560:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018564:	bf08      	it	eq
 8018566:	2300      	moveq	r3, #0
 8018568:	6102      	str	r2, [r0, #16]
 801856a:	bf08      	it	eq
 801856c:	6143      	streq	r3, [r0, #20]
 801856e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018572:	f8dc c000 	ldr.w	ip, [ip]
 8018576:	fa0c fc08 	lsl.w	ip, ip, r8
 801857a:	ea4c 0707 	orr.w	r7, ip, r7
 801857e:	f849 7b04 	str.w	r7, [r9], #4
 8018582:	f85e 7b04 	ldr.w	r7, [lr], #4
 8018586:	40cf      	lsrs	r7, r1
 8018588:	e7da      	b.n	8018540 <rshift+0x4c>
 801858a:	f851 cb04 	ldr.w	ip, [r1], #4
 801858e:	f847 cf04 	str.w	ip, [r7, #4]!
 8018592:	e7c3      	b.n	801851c <rshift+0x28>
 8018594:	4623      	mov	r3, r4
 8018596:	e7e1      	b.n	801855c <rshift+0x68>

08018598 <__hexdig_fun>:
 8018598:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801859c:	2b09      	cmp	r3, #9
 801859e:	d802      	bhi.n	80185a6 <__hexdig_fun+0xe>
 80185a0:	3820      	subs	r0, #32
 80185a2:	b2c0      	uxtb	r0, r0
 80185a4:	4770      	bx	lr
 80185a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80185aa:	2b05      	cmp	r3, #5
 80185ac:	d801      	bhi.n	80185b2 <__hexdig_fun+0x1a>
 80185ae:	3847      	subs	r0, #71	@ 0x47
 80185b0:	e7f7      	b.n	80185a2 <__hexdig_fun+0xa>
 80185b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80185b6:	2b05      	cmp	r3, #5
 80185b8:	d801      	bhi.n	80185be <__hexdig_fun+0x26>
 80185ba:	3827      	subs	r0, #39	@ 0x27
 80185bc:	e7f1      	b.n	80185a2 <__hexdig_fun+0xa>
 80185be:	2000      	movs	r0, #0
 80185c0:	4770      	bx	lr
	...

080185c4 <__gethex>:
 80185c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185c8:	b085      	sub	sp, #20
 80185ca:	468a      	mov	sl, r1
 80185cc:	9302      	str	r3, [sp, #8]
 80185ce:	680b      	ldr	r3, [r1, #0]
 80185d0:	9001      	str	r0, [sp, #4]
 80185d2:	4690      	mov	r8, r2
 80185d4:	1c9c      	adds	r4, r3, #2
 80185d6:	46a1      	mov	r9, r4
 80185d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80185dc:	2830      	cmp	r0, #48	@ 0x30
 80185de:	d0fa      	beq.n	80185d6 <__gethex+0x12>
 80185e0:	eba9 0303 	sub.w	r3, r9, r3
 80185e4:	f1a3 0b02 	sub.w	fp, r3, #2
 80185e8:	f7ff ffd6 	bl	8018598 <__hexdig_fun>
 80185ec:	4605      	mov	r5, r0
 80185ee:	2800      	cmp	r0, #0
 80185f0:	d168      	bne.n	80186c4 <__gethex+0x100>
 80185f2:	49a0      	ldr	r1, [pc, #640]	@ (8018874 <__gethex+0x2b0>)
 80185f4:	2201      	movs	r2, #1
 80185f6:	4648      	mov	r0, r9
 80185f8:	f7ff ff1e 	bl	8018438 <strncmp>
 80185fc:	4607      	mov	r7, r0
 80185fe:	2800      	cmp	r0, #0
 8018600:	d167      	bne.n	80186d2 <__gethex+0x10e>
 8018602:	f899 0001 	ldrb.w	r0, [r9, #1]
 8018606:	4626      	mov	r6, r4
 8018608:	f7ff ffc6 	bl	8018598 <__hexdig_fun>
 801860c:	2800      	cmp	r0, #0
 801860e:	d062      	beq.n	80186d6 <__gethex+0x112>
 8018610:	4623      	mov	r3, r4
 8018612:	7818      	ldrb	r0, [r3, #0]
 8018614:	2830      	cmp	r0, #48	@ 0x30
 8018616:	4699      	mov	r9, r3
 8018618:	f103 0301 	add.w	r3, r3, #1
 801861c:	d0f9      	beq.n	8018612 <__gethex+0x4e>
 801861e:	f7ff ffbb 	bl	8018598 <__hexdig_fun>
 8018622:	fab0 f580 	clz	r5, r0
 8018626:	096d      	lsrs	r5, r5, #5
 8018628:	f04f 0b01 	mov.w	fp, #1
 801862c:	464a      	mov	r2, r9
 801862e:	4616      	mov	r6, r2
 8018630:	3201      	adds	r2, #1
 8018632:	7830      	ldrb	r0, [r6, #0]
 8018634:	f7ff ffb0 	bl	8018598 <__hexdig_fun>
 8018638:	2800      	cmp	r0, #0
 801863a:	d1f8      	bne.n	801862e <__gethex+0x6a>
 801863c:	498d      	ldr	r1, [pc, #564]	@ (8018874 <__gethex+0x2b0>)
 801863e:	2201      	movs	r2, #1
 8018640:	4630      	mov	r0, r6
 8018642:	f7ff fef9 	bl	8018438 <strncmp>
 8018646:	2800      	cmp	r0, #0
 8018648:	d13f      	bne.n	80186ca <__gethex+0x106>
 801864a:	b944      	cbnz	r4, 801865e <__gethex+0x9a>
 801864c:	1c74      	adds	r4, r6, #1
 801864e:	4622      	mov	r2, r4
 8018650:	4616      	mov	r6, r2
 8018652:	3201      	adds	r2, #1
 8018654:	7830      	ldrb	r0, [r6, #0]
 8018656:	f7ff ff9f 	bl	8018598 <__hexdig_fun>
 801865a:	2800      	cmp	r0, #0
 801865c:	d1f8      	bne.n	8018650 <__gethex+0x8c>
 801865e:	1ba4      	subs	r4, r4, r6
 8018660:	00a7      	lsls	r7, r4, #2
 8018662:	7833      	ldrb	r3, [r6, #0]
 8018664:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8018668:	2b50      	cmp	r3, #80	@ 0x50
 801866a:	d13e      	bne.n	80186ea <__gethex+0x126>
 801866c:	7873      	ldrb	r3, [r6, #1]
 801866e:	2b2b      	cmp	r3, #43	@ 0x2b
 8018670:	d033      	beq.n	80186da <__gethex+0x116>
 8018672:	2b2d      	cmp	r3, #45	@ 0x2d
 8018674:	d034      	beq.n	80186e0 <__gethex+0x11c>
 8018676:	1c71      	adds	r1, r6, #1
 8018678:	2400      	movs	r4, #0
 801867a:	7808      	ldrb	r0, [r1, #0]
 801867c:	f7ff ff8c 	bl	8018598 <__hexdig_fun>
 8018680:	1e43      	subs	r3, r0, #1
 8018682:	b2db      	uxtb	r3, r3
 8018684:	2b18      	cmp	r3, #24
 8018686:	d830      	bhi.n	80186ea <__gethex+0x126>
 8018688:	f1a0 0210 	sub.w	r2, r0, #16
 801868c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018690:	f7ff ff82 	bl	8018598 <__hexdig_fun>
 8018694:	f100 3cff 	add.w	ip, r0, #4294967295
 8018698:	fa5f fc8c 	uxtb.w	ip, ip
 801869c:	f1bc 0f18 	cmp.w	ip, #24
 80186a0:	f04f 030a 	mov.w	r3, #10
 80186a4:	d91e      	bls.n	80186e4 <__gethex+0x120>
 80186a6:	b104      	cbz	r4, 80186aa <__gethex+0xe6>
 80186a8:	4252      	negs	r2, r2
 80186aa:	4417      	add	r7, r2
 80186ac:	f8ca 1000 	str.w	r1, [sl]
 80186b0:	b1ed      	cbz	r5, 80186ee <__gethex+0x12a>
 80186b2:	f1bb 0f00 	cmp.w	fp, #0
 80186b6:	bf0c      	ite	eq
 80186b8:	2506      	moveq	r5, #6
 80186ba:	2500      	movne	r5, #0
 80186bc:	4628      	mov	r0, r5
 80186be:	b005      	add	sp, #20
 80186c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186c4:	2500      	movs	r5, #0
 80186c6:	462c      	mov	r4, r5
 80186c8:	e7b0      	b.n	801862c <__gethex+0x68>
 80186ca:	2c00      	cmp	r4, #0
 80186cc:	d1c7      	bne.n	801865e <__gethex+0x9a>
 80186ce:	4627      	mov	r7, r4
 80186d0:	e7c7      	b.n	8018662 <__gethex+0x9e>
 80186d2:	464e      	mov	r6, r9
 80186d4:	462f      	mov	r7, r5
 80186d6:	2501      	movs	r5, #1
 80186d8:	e7c3      	b.n	8018662 <__gethex+0x9e>
 80186da:	2400      	movs	r4, #0
 80186dc:	1cb1      	adds	r1, r6, #2
 80186de:	e7cc      	b.n	801867a <__gethex+0xb6>
 80186e0:	2401      	movs	r4, #1
 80186e2:	e7fb      	b.n	80186dc <__gethex+0x118>
 80186e4:	fb03 0002 	mla	r0, r3, r2, r0
 80186e8:	e7ce      	b.n	8018688 <__gethex+0xc4>
 80186ea:	4631      	mov	r1, r6
 80186ec:	e7de      	b.n	80186ac <__gethex+0xe8>
 80186ee:	eba6 0309 	sub.w	r3, r6, r9
 80186f2:	3b01      	subs	r3, #1
 80186f4:	4629      	mov	r1, r5
 80186f6:	2b07      	cmp	r3, #7
 80186f8:	dc0a      	bgt.n	8018710 <__gethex+0x14c>
 80186fa:	9801      	ldr	r0, [sp, #4]
 80186fc:	f7fe f950 	bl	80169a0 <_Balloc>
 8018700:	4604      	mov	r4, r0
 8018702:	b940      	cbnz	r0, 8018716 <__gethex+0x152>
 8018704:	4b5c      	ldr	r3, [pc, #368]	@ (8018878 <__gethex+0x2b4>)
 8018706:	4602      	mov	r2, r0
 8018708:	21e4      	movs	r1, #228	@ 0xe4
 801870a:	485c      	ldr	r0, [pc, #368]	@ (801887c <__gethex+0x2b8>)
 801870c:	f7ff fec0 	bl	8018490 <__assert_func>
 8018710:	3101      	adds	r1, #1
 8018712:	105b      	asrs	r3, r3, #1
 8018714:	e7ef      	b.n	80186f6 <__gethex+0x132>
 8018716:	f100 0a14 	add.w	sl, r0, #20
 801871a:	2300      	movs	r3, #0
 801871c:	4655      	mov	r5, sl
 801871e:	469b      	mov	fp, r3
 8018720:	45b1      	cmp	r9, r6
 8018722:	d337      	bcc.n	8018794 <__gethex+0x1d0>
 8018724:	f845 bb04 	str.w	fp, [r5], #4
 8018728:	eba5 050a 	sub.w	r5, r5, sl
 801872c:	10ad      	asrs	r5, r5, #2
 801872e:	6125      	str	r5, [r4, #16]
 8018730:	4658      	mov	r0, fp
 8018732:	f7fe fa27 	bl	8016b84 <__hi0bits>
 8018736:	016d      	lsls	r5, r5, #5
 8018738:	f8d8 6000 	ldr.w	r6, [r8]
 801873c:	1a2d      	subs	r5, r5, r0
 801873e:	42b5      	cmp	r5, r6
 8018740:	dd54      	ble.n	80187ec <__gethex+0x228>
 8018742:	1bad      	subs	r5, r5, r6
 8018744:	4629      	mov	r1, r5
 8018746:	4620      	mov	r0, r4
 8018748:	f7fe fdb3 	bl	80172b2 <__any_on>
 801874c:	4681      	mov	r9, r0
 801874e:	b178      	cbz	r0, 8018770 <__gethex+0x1ac>
 8018750:	1e6b      	subs	r3, r5, #1
 8018752:	1159      	asrs	r1, r3, #5
 8018754:	f003 021f 	and.w	r2, r3, #31
 8018758:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801875c:	f04f 0901 	mov.w	r9, #1
 8018760:	fa09 f202 	lsl.w	r2, r9, r2
 8018764:	420a      	tst	r2, r1
 8018766:	d003      	beq.n	8018770 <__gethex+0x1ac>
 8018768:	454b      	cmp	r3, r9
 801876a:	dc36      	bgt.n	80187da <__gethex+0x216>
 801876c:	f04f 0902 	mov.w	r9, #2
 8018770:	4629      	mov	r1, r5
 8018772:	4620      	mov	r0, r4
 8018774:	f7ff febe 	bl	80184f4 <rshift>
 8018778:	442f      	add	r7, r5
 801877a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801877e:	42bb      	cmp	r3, r7
 8018780:	da42      	bge.n	8018808 <__gethex+0x244>
 8018782:	9801      	ldr	r0, [sp, #4]
 8018784:	4621      	mov	r1, r4
 8018786:	f7fe f94b 	bl	8016a20 <_Bfree>
 801878a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801878c:	2300      	movs	r3, #0
 801878e:	6013      	str	r3, [r2, #0]
 8018790:	25a3      	movs	r5, #163	@ 0xa3
 8018792:	e793      	b.n	80186bc <__gethex+0xf8>
 8018794:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8018798:	2a2e      	cmp	r2, #46	@ 0x2e
 801879a:	d012      	beq.n	80187c2 <__gethex+0x1fe>
 801879c:	2b20      	cmp	r3, #32
 801879e:	d104      	bne.n	80187aa <__gethex+0x1e6>
 80187a0:	f845 bb04 	str.w	fp, [r5], #4
 80187a4:	f04f 0b00 	mov.w	fp, #0
 80187a8:	465b      	mov	r3, fp
 80187aa:	7830      	ldrb	r0, [r6, #0]
 80187ac:	9303      	str	r3, [sp, #12]
 80187ae:	f7ff fef3 	bl	8018598 <__hexdig_fun>
 80187b2:	9b03      	ldr	r3, [sp, #12]
 80187b4:	f000 000f 	and.w	r0, r0, #15
 80187b8:	4098      	lsls	r0, r3
 80187ba:	ea4b 0b00 	orr.w	fp, fp, r0
 80187be:	3304      	adds	r3, #4
 80187c0:	e7ae      	b.n	8018720 <__gethex+0x15c>
 80187c2:	45b1      	cmp	r9, r6
 80187c4:	d8ea      	bhi.n	801879c <__gethex+0x1d8>
 80187c6:	492b      	ldr	r1, [pc, #172]	@ (8018874 <__gethex+0x2b0>)
 80187c8:	9303      	str	r3, [sp, #12]
 80187ca:	2201      	movs	r2, #1
 80187cc:	4630      	mov	r0, r6
 80187ce:	f7ff fe33 	bl	8018438 <strncmp>
 80187d2:	9b03      	ldr	r3, [sp, #12]
 80187d4:	2800      	cmp	r0, #0
 80187d6:	d1e1      	bne.n	801879c <__gethex+0x1d8>
 80187d8:	e7a2      	b.n	8018720 <__gethex+0x15c>
 80187da:	1ea9      	subs	r1, r5, #2
 80187dc:	4620      	mov	r0, r4
 80187de:	f7fe fd68 	bl	80172b2 <__any_on>
 80187e2:	2800      	cmp	r0, #0
 80187e4:	d0c2      	beq.n	801876c <__gethex+0x1a8>
 80187e6:	f04f 0903 	mov.w	r9, #3
 80187ea:	e7c1      	b.n	8018770 <__gethex+0x1ac>
 80187ec:	da09      	bge.n	8018802 <__gethex+0x23e>
 80187ee:	1b75      	subs	r5, r6, r5
 80187f0:	4621      	mov	r1, r4
 80187f2:	9801      	ldr	r0, [sp, #4]
 80187f4:	462a      	mov	r2, r5
 80187f6:	f7fe fb23 	bl	8016e40 <__lshift>
 80187fa:	1b7f      	subs	r7, r7, r5
 80187fc:	4604      	mov	r4, r0
 80187fe:	f100 0a14 	add.w	sl, r0, #20
 8018802:	f04f 0900 	mov.w	r9, #0
 8018806:	e7b8      	b.n	801877a <__gethex+0x1b6>
 8018808:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801880c:	42bd      	cmp	r5, r7
 801880e:	dd6f      	ble.n	80188f0 <__gethex+0x32c>
 8018810:	1bed      	subs	r5, r5, r7
 8018812:	42ae      	cmp	r6, r5
 8018814:	dc34      	bgt.n	8018880 <__gethex+0x2bc>
 8018816:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801881a:	2b02      	cmp	r3, #2
 801881c:	d022      	beq.n	8018864 <__gethex+0x2a0>
 801881e:	2b03      	cmp	r3, #3
 8018820:	d024      	beq.n	801886c <__gethex+0x2a8>
 8018822:	2b01      	cmp	r3, #1
 8018824:	d115      	bne.n	8018852 <__gethex+0x28e>
 8018826:	42ae      	cmp	r6, r5
 8018828:	d113      	bne.n	8018852 <__gethex+0x28e>
 801882a:	2e01      	cmp	r6, #1
 801882c:	d10b      	bne.n	8018846 <__gethex+0x282>
 801882e:	9a02      	ldr	r2, [sp, #8]
 8018830:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018834:	6013      	str	r3, [r2, #0]
 8018836:	2301      	movs	r3, #1
 8018838:	6123      	str	r3, [r4, #16]
 801883a:	f8ca 3000 	str.w	r3, [sl]
 801883e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018840:	2562      	movs	r5, #98	@ 0x62
 8018842:	601c      	str	r4, [r3, #0]
 8018844:	e73a      	b.n	80186bc <__gethex+0xf8>
 8018846:	1e71      	subs	r1, r6, #1
 8018848:	4620      	mov	r0, r4
 801884a:	f7fe fd32 	bl	80172b2 <__any_on>
 801884e:	2800      	cmp	r0, #0
 8018850:	d1ed      	bne.n	801882e <__gethex+0x26a>
 8018852:	9801      	ldr	r0, [sp, #4]
 8018854:	4621      	mov	r1, r4
 8018856:	f7fe f8e3 	bl	8016a20 <_Bfree>
 801885a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801885c:	2300      	movs	r3, #0
 801885e:	6013      	str	r3, [r2, #0]
 8018860:	2550      	movs	r5, #80	@ 0x50
 8018862:	e72b      	b.n	80186bc <__gethex+0xf8>
 8018864:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018866:	2b00      	cmp	r3, #0
 8018868:	d1f3      	bne.n	8018852 <__gethex+0x28e>
 801886a:	e7e0      	b.n	801882e <__gethex+0x26a>
 801886c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801886e:	2b00      	cmp	r3, #0
 8018870:	d1dd      	bne.n	801882e <__gethex+0x26a>
 8018872:	e7ee      	b.n	8018852 <__gethex+0x28e>
 8018874:	0801b673 	.word	0x0801b673
 8018878:	0801b609 	.word	0x0801b609
 801887c:	0801b6ca 	.word	0x0801b6ca
 8018880:	1e6f      	subs	r7, r5, #1
 8018882:	f1b9 0f00 	cmp.w	r9, #0
 8018886:	d130      	bne.n	80188ea <__gethex+0x326>
 8018888:	b127      	cbz	r7, 8018894 <__gethex+0x2d0>
 801888a:	4639      	mov	r1, r7
 801888c:	4620      	mov	r0, r4
 801888e:	f7fe fd10 	bl	80172b2 <__any_on>
 8018892:	4681      	mov	r9, r0
 8018894:	117a      	asrs	r2, r7, #5
 8018896:	2301      	movs	r3, #1
 8018898:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801889c:	f007 071f 	and.w	r7, r7, #31
 80188a0:	40bb      	lsls	r3, r7
 80188a2:	4213      	tst	r3, r2
 80188a4:	4629      	mov	r1, r5
 80188a6:	4620      	mov	r0, r4
 80188a8:	bf18      	it	ne
 80188aa:	f049 0902 	orrne.w	r9, r9, #2
 80188ae:	f7ff fe21 	bl	80184f4 <rshift>
 80188b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80188b6:	1b76      	subs	r6, r6, r5
 80188b8:	2502      	movs	r5, #2
 80188ba:	f1b9 0f00 	cmp.w	r9, #0
 80188be:	d047      	beq.n	8018950 <__gethex+0x38c>
 80188c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80188c4:	2b02      	cmp	r3, #2
 80188c6:	d015      	beq.n	80188f4 <__gethex+0x330>
 80188c8:	2b03      	cmp	r3, #3
 80188ca:	d017      	beq.n	80188fc <__gethex+0x338>
 80188cc:	2b01      	cmp	r3, #1
 80188ce:	d109      	bne.n	80188e4 <__gethex+0x320>
 80188d0:	f019 0f02 	tst.w	r9, #2
 80188d4:	d006      	beq.n	80188e4 <__gethex+0x320>
 80188d6:	f8da 3000 	ldr.w	r3, [sl]
 80188da:	ea49 0903 	orr.w	r9, r9, r3
 80188de:	f019 0f01 	tst.w	r9, #1
 80188e2:	d10e      	bne.n	8018902 <__gethex+0x33e>
 80188e4:	f045 0510 	orr.w	r5, r5, #16
 80188e8:	e032      	b.n	8018950 <__gethex+0x38c>
 80188ea:	f04f 0901 	mov.w	r9, #1
 80188ee:	e7d1      	b.n	8018894 <__gethex+0x2d0>
 80188f0:	2501      	movs	r5, #1
 80188f2:	e7e2      	b.n	80188ba <__gethex+0x2f6>
 80188f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80188f6:	f1c3 0301 	rsb	r3, r3, #1
 80188fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80188fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d0f0      	beq.n	80188e4 <__gethex+0x320>
 8018902:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018906:	f104 0314 	add.w	r3, r4, #20
 801890a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801890e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018912:	f04f 0c00 	mov.w	ip, #0
 8018916:	4618      	mov	r0, r3
 8018918:	f853 2b04 	ldr.w	r2, [r3], #4
 801891c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018920:	d01b      	beq.n	801895a <__gethex+0x396>
 8018922:	3201      	adds	r2, #1
 8018924:	6002      	str	r2, [r0, #0]
 8018926:	2d02      	cmp	r5, #2
 8018928:	f104 0314 	add.w	r3, r4, #20
 801892c:	d13c      	bne.n	80189a8 <__gethex+0x3e4>
 801892e:	f8d8 2000 	ldr.w	r2, [r8]
 8018932:	3a01      	subs	r2, #1
 8018934:	42b2      	cmp	r2, r6
 8018936:	d109      	bne.n	801894c <__gethex+0x388>
 8018938:	1171      	asrs	r1, r6, #5
 801893a:	2201      	movs	r2, #1
 801893c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018940:	f006 061f 	and.w	r6, r6, #31
 8018944:	fa02 f606 	lsl.w	r6, r2, r6
 8018948:	421e      	tst	r6, r3
 801894a:	d13a      	bne.n	80189c2 <__gethex+0x3fe>
 801894c:	f045 0520 	orr.w	r5, r5, #32
 8018950:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018952:	601c      	str	r4, [r3, #0]
 8018954:	9b02      	ldr	r3, [sp, #8]
 8018956:	601f      	str	r7, [r3, #0]
 8018958:	e6b0      	b.n	80186bc <__gethex+0xf8>
 801895a:	4299      	cmp	r1, r3
 801895c:	f843 cc04 	str.w	ip, [r3, #-4]
 8018960:	d8d9      	bhi.n	8018916 <__gethex+0x352>
 8018962:	68a3      	ldr	r3, [r4, #8]
 8018964:	459b      	cmp	fp, r3
 8018966:	db17      	blt.n	8018998 <__gethex+0x3d4>
 8018968:	6861      	ldr	r1, [r4, #4]
 801896a:	9801      	ldr	r0, [sp, #4]
 801896c:	3101      	adds	r1, #1
 801896e:	f7fe f817 	bl	80169a0 <_Balloc>
 8018972:	4681      	mov	r9, r0
 8018974:	b918      	cbnz	r0, 801897e <__gethex+0x3ba>
 8018976:	4b1a      	ldr	r3, [pc, #104]	@ (80189e0 <__gethex+0x41c>)
 8018978:	4602      	mov	r2, r0
 801897a:	2184      	movs	r1, #132	@ 0x84
 801897c:	e6c5      	b.n	801870a <__gethex+0x146>
 801897e:	6922      	ldr	r2, [r4, #16]
 8018980:	3202      	adds	r2, #2
 8018982:	f104 010c 	add.w	r1, r4, #12
 8018986:	0092      	lsls	r2, r2, #2
 8018988:	300c      	adds	r0, #12
 801898a:	f7fd f89c 	bl	8015ac6 <memcpy>
 801898e:	4621      	mov	r1, r4
 8018990:	9801      	ldr	r0, [sp, #4]
 8018992:	f7fe f845 	bl	8016a20 <_Bfree>
 8018996:	464c      	mov	r4, r9
 8018998:	6923      	ldr	r3, [r4, #16]
 801899a:	1c5a      	adds	r2, r3, #1
 801899c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80189a0:	6122      	str	r2, [r4, #16]
 80189a2:	2201      	movs	r2, #1
 80189a4:	615a      	str	r2, [r3, #20]
 80189a6:	e7be      	b.n	8018926 <__gethex+0x362>
 80189a8:	6922      	ldr	r2, [r4, #16]
 80189aa:	455a      	cmp	r2, fp
 80189ac:	dd0b      	ble.n	80189c6 <__gethex+0x402>
 80189ae:	2101      	movs	r1, #1
 80189b0:	4620      	mov	r0, r4
 80189b2:	f7ff fd9f 	bl	80184f4 <rshift>
 80189b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80189ba:	3701      	adds	r7, #1
 80189bc:	42bb      	cmp	r3, r7
 80189be:	f6ff aee0 	blt.w	8018782 <__gethex+0x1be>
 80189c2:	2501      	movs	r5, #1
 80189c4:	e7c2      	b.n	801894c <__gethex+0x388>
 80189c6:	f016 061f 	ands.w	r6, r6, #31
 80189ca:	d0fa      	beq.n	80189c2 <__gethex+0x3fe>
 80189cc:	4453      	add	r3, sl
 80189ce:	f1c6 0620 	rsb	r6, r6, #32
 80189d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80189d6:	f7fe f8d5 	bl	8016b84 <__hi0bits>
 80189da:	42b0      	cmp	r0, r6
 80189dc:	dbe7      	blt.n	80189ae <__gethex+0x3ea>
 80189de:	e7f0      	b.n	80189c2 <__gethex+0x3fe>
 80189e0:	0801b609 	.word	0x0801b609

080189e4 <L_shift>:
 80189e4:	f1c2 0208 	rsb	r2, r2, #8
 80189e8:	0092      	lsls	r2, r2, #2
 80189ea:	b570      	push	{r4, r5, r6, lr}
 80189ec:	f1c2 0620 	rsb	r6, r2, #32
 80189f0:	6843      	ldr	r3, [r0, #4]
 80189f2:	6804      	ldr	r4, [r0, #0]
 80189f4:	fa03 f506 	lsl.w	r5, r3, r6
 80189f8:	432c      	orrs	r4, r5
 80189fa:	40d3      	lsrs	r3, r2
 80189fc:	6004      	str	r4, [r0, #0]
 80189fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8018a02:	4288      	cmp	r0, r1
 8018a04:	d3f4      	bcc.n	80189f0 <L_shift+0xc>
 8018a06:	bd70      	pop	{r4, r5, r6, pc}

08018a08 <__match>:
 8018a08:	b530      	push	{r4, r5, lr}
 8018a0a:	6803      	ldr	r3, [r0, #0]
 8018a0c:	3301      	adds	r3, #1
 8018a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018a12:	b914      	cbnz	r4, 8018a1a <__match+0x12>
 8018a14:	6003      	str	r3, [r0, #0]
 8018a16:	2001      	movs	r0, #1
 8018a18:	bd30      	pop	{r4, r5, pc}
 8018a1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018a1e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8018a22:	2d19      	cmp	r5, #25
 8018a24:	bf98      	it	ls
 8018a26:	3220      	addls	r2, #32
 8018a28:	42a2      	cmp	r2, r4
 8018a2a:	d0f0      	beq.n	8018a0e <__match+0x6>
 8018a2c:	2000      	movs	r0, #0
 8018a2e:	e7f3      	b.n	8018a18 <__match+0x10>

08018a30 <__hexnan>:
 8018a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a34:	680b      	ldr	r3, [r1, #0]
 8018a36:	6801      	ldr	r1, [r0, #0]
 8018a38:	115e      	asrs	r6, r3, #5
 8018a3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8018a3e:	f013 031f 	ands.w	r3, r3, #31
 8018a42:	b087      	sub	sp, #28
 8018a44:	bf18      	it	ne
 8018a46:	3604      	addne	r6, #4
 8018a48:	2500      	movs	r5, #0
 8018a4a:	1f37      	subs	r7, r6, #4
 8018a4c:	4682      	mov	sl, r0
 8018a4e:	4690      	mov	r8, r2
 8018a50:	9301      	str	r3, [sp, #4]
 8018a52:	f846 5c04 	str.w	r5, [r6, #-4]
 8018a56:	46b9      	mov	r9, r7
 8018a58:	463c      	mov	r4, r7
 8018a5a:	9502      	str	r5, [sp, #8]
 8018a5c:	46ab      	mov	fp, r5
 8018a5e:	784a      	ldrb	r2, [r1, #1]
 8018a60:	1c4b      	adds	r3, r1, #1
 8018a62:	9303      	str	r3, [sp, #12]
 8018a64:	b342      	cbz	r2, 8018ab8 <__hexnan+0x88>
 8018a66:	4610      	mov	r0, r2
 8018a68:	9105      	str	r1, [sp, #20]
 8018a6a:	9204      	str	r2, [sp, #16]
 8018a6c:	f7ff fd94 	bl	8018598 <__hexdig_fun>
 8018a70:	2800      	cmp	r0, #0
 8018a72:	d151      	bne.n	8018b18 <__hexnan+0xe8>
 8018a74:	9a04      	ldr	r2, [sp, #16]
 8018a76:	9905      	ldr	r1, [sp, #20]
 8018a78:	2a20      	cmp	r2, #32
 8018a7a:	d818      	bhi.n	8018aae <__hexnan+0x7e>
 8018a7c:	9b02      	ldr	r3, [sp, #8]
 8018a7e:	459b      	cmp	fp, r3
 8018a80:	dd13      	ble.n	8018aaa <__hexnan+0x7a>
 8018a82:	454c      	cmp	r4, r9
 8018a84:	d206      	bcs.n	8018a94 <__hexnan+0x64>
 8018a86:	2d07      	cmp	r5, #7
 8018a88:	dc04      	bgt.n	8018a94 <__hexnan+0x64>
 8018a8a:	462a      	mov	r2, r5
 8018a8c:	4649      	mov	r1, r9
 8018a8e:	4620      	mov	r0, r4
 8018a90:	f7ff ffa8 	bl	80189e4 <L_shift>
 8018a94:	4544      	cmp	r4, r8
 8018a96:	d952      	bls.n	8018b3e <__hexnan+0x10e>
 8018a98:	2300      	movs	r3, #0
 8018a9a:	f1a4 0904 	sub.w	r9, r4, #4
 8018a9e:	f844 3c04 	str.w	r3, [r4, #-4]
 8018aa2:	f8cd b008 	str.w	fp, [sp, #8]
 8018aa6:	464c      	mov	r4, r9
 8018aa8:	461d      	mov	r5, r3
 8018aaa:	9903      	ldr	r1, [sp, #12]
 8018aac:	e7d7      	b.n	8018a5e <__hexnan+0x2e>
 8018aae:	2a29      	cmp	r2, #41	@ 0x29
 8018ab0:	d157      	bne.n	8018b62 <__hexnan+0x132>
 8018ab2:	3102      	adds	r1, #2
 8018ab4:	f8ca 1000 	str.w	r1, [sl]
 8018ab8:	f1bb 0f00 	cmp.w	fp, #0
 8018abc:	d051      	beq.n	8018b62 <__hexnan+0x132>
 8018abe:	454c      	cmp	r4, r9
 8018ac0:	d206      	bcs.n	8018ad0 <__hexnan+0xa0>
 8018ac2:	2d07      	cmp	r5, #7
 8018ac4:	dc04      	bgt.n	8018ad0 <__hexnan+0xa0>
 8018ac6:	462a      	mov	r2, r5
 8018ac8:	4649      	mov	r1, r9
 8018aca:	4620      	mov	r0, r4
 8018acc:	f7ff ff8a 	bl	80189e4 <L_shift>
 8018ad0:	4544      	cmp	r4, r8
 8018ad2:	d936      	bls.n	8018b42 <__hexnan+0x112>
 8018ad4:	f1a8 0204 	sub.w	r2, r8, #4
 8018ad8:	4623      	mov	r3, r4
 8018ada:	f853 1b04 	ldr.w	r1, [r3], #4
 8018ade:	f842 1f04 	str.w	r1, [r2, #4]!
 8018ae2:	429f      	cmp	r7, r3
 8018ae4:	d2f9      	bcs.n	8018ada <__hexnan+0xaa>
 8018ae6:	1b3b      	subs	r3, r7, r4
 8018ae8:	f023 0303 	bic.w	r3, r3, #3
 8018aec:	3304      	adds	r3, #4
 8018aee:	3401      	adds	r4, #1
 8018af0:	3e03      	subs	r6, #3
 8018af2:	42b4      	cmp	r4, r6
 8018af4:	bf88      	it	hi
 8018af6:	2304      	movhi	r3, #4
 8018af8:	4443      	add	r3, r8
 8018afa:	2200      	movs	r2, #0
 8018afc:	f843 2b04 	str.w	r2, [r3], #4
 8018b00:	429f      	cmp	r7, r3
 8018b02:	d2fb      	bcs.n	8018afc <__hexnan+0xcc>
 8018b04:	683b      	ldr	r3, [r7, #0]
 8018b06:	b91b      	cbnz	r3, 8018b10 <__hexnan+0xe0>
 8018b08:	4547      	cmp	r7, r8
 8018b0a:	d128      	bne.n	8018b5e <__hexnan+0x12e>
 8018b0c:	2301      	movs	r3, #1
 8018b0e:	603b      	str	r3, [r7, #0]
 8018b10:	2005      	movs	r0, #5
 8018b12:	b007      	add	sp, #28
 8018b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b18:	3501      	adds	r5, #1
 8018b1a:	2d08      	cmp	r5, #8
 8018b1c:	f10b 0b01 	add.w	fp, fp, #1
 8018b20:	dd06      	ble.n	8018b30 <__hexnan+0x100>
 8018b22:	4544      	cmp	r4, r8
 8018b24:	d9c1      	bls.n	8018aaa <__hexnan+0x7a>
 8018b26:	2300      	movs	r3, #0
 8018b28:	f844 3c04 	str.w	r3, [r4, #-4]
 8018b2c:	2501      	movs	r5, #1
 8018b2e:	3c04      	subs	r4, #4
 8018b30:	6822      	ldr	r2, [r4, #0]
 8018b32:	f000 000f 	and.w	r0, r0, #15
 8018b36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018b3a:	6020      	str	r0, [r4, #0]
 8018b3c:	e7b5      	b.n	8018aaa <__hexnan+0x7a>
 8018b3e:	2508      	movs	r5, #8
 8018b40:	e7b3      	b.n	8018aaa <__hexnan+0x7a>
 8018b42:	9b01      	ldr	r3, [sp, #4]
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d0dd      	beq.n	8018b04 <__hexnan+0xd4>
 8018b48:	f1c3 0320 	rsb	r3, r3, #32
 8018b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8018b50:	40da      	lsrs	r2, r3
 8018b52:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8018b56:	4013      	ands	r3, r2
 8018b58:	f846 3c04 	str.w	r3, [r6, #-4]
 8018b5c:	e7d2      	b.n	8018b04 <__hexnan+0xd4>
 8018b5e:	3f04      	subs	r7, #4
 8018b60:	e7d0      	b.n	8018b04 <__hexnan+0xd4>
 8018b62:	2004      	movs	r0, #4
 8018b64:	e7d5      	b.n	8018b12 <__hexnan+0xe2>

08018b66 <__ascii_mbtowc>:
 8018b66:	b082      	sub	sp, #8
 8018b68:	b901      	cbnz	r1, 8018b6c <__ascii_mbtowc+0x6>
 8018b6a:	a901      	add	r1, sp, #4
 8018b6c:	b142      	cbz	r2, 8018b80 <__ascii_mbtowc+0x1a>
 8018b6e:	b14b      	cbz	r3, 8018b84 <__ascii_mbtowc+0x1e>
 8018b70:	7813      	ldrb	r3, [r2, #0]
 8018b72:	600b      	str	r3, [r1, #0]
 8018b74:	7812      	ldrb	r2, [r2, #0]
 8018b76:	1e10      	subs	r0, r2, #0
 8018b78:	bf18      	it	ne
 8018b7a:	2001      	movne	r0, #1
 8018b7c:	b002      	add	sp, #8
 8018b7e:	4770      	bx	lr
 8018b80:	4610      	mov	r0, r2
 8018b82:	e7fb      	b.n	8018b7c <__ascii_mbtowc+0x16>
 8018b84:	f06f 0001 	mvn.w	r0, #1
 8018b88:	e7f8      	b.n	8018b7c <__ascii_mbtowc+0x16>

08018b8a <_realloc_r>:
 8018b8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b8e:	4607      	mov	r7, r0
 8018b90:	4614      	mov	r4, r2
 8018b92:	460d      	mov	r5, r1
 8018b94:	b921      	cbnz	r1, 8018ba0 <_realloc_r+0x16>
 8018b96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018b9a:	4611      	mov	r1, r2
 8018b9c:	f7fd be74 	b.w	8016888 <_malloc_r>
 8018ba0:	b92a      	cbnz	r2, 8018bae <_realloc_r+0x24>
 8018ba2:	f7fd fdfd 	bl	80167a0 <_free_r>
 8018ba6:	4625      	mov	r5, r4
 8018ba8:	4628      	mov	r0, r5
 8018baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018bae:	f000 f840 	bl	8018c32 <_malloc_usable_size_r>
 8018bb2:	4284      	cmp	r4, r0
 8018bb4:	4606      	mov	r6, r0
 8018bb6:	d802      	bhi.n	8018bbe <_realloc_r+0x34>
 8018bb8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018bbc:	d8f4      	bhi.n	8018ba8 <_realloc_r+0x1e>
 8018bbe:	4621      	mov	r1, r4
 8018bc0:	4638      	mov	r0, r7
 8018bc2:	f7fd fe61 	bl	8016888 <_malloc_r>
 8018bc6:	4680      	mov	r8, r0
 8018bc8:	b908      	cbnz	r0, 8018bce <_realloc_r+0x44>
 8018bca:	4645      	mov	r5, r8
 8018bcc:	e7ec      	b.n	8018ba8 <_realloc_r+0x1e>
 8018bce:	42b4      	cmp	r4, r6
 8018bd0:	4622      	mov	r2, r4
 8018bd2:	4629      	mov	r1, r5
 8018bd4:	bf28      	it	cs
 8018bd6:	4632      	movcs	r2, r6
 8018bd8:	f7fc ff75 	bl	8015ac6 <memcpy>
 8018bdc:	4629      	mov	r1, r5
 8018bde:	4638      	mov	r0, r7
 8018be0:	f7fd fdde 	bl	80167a0 <_free_r>
 8018be4:	e7f1      	b.n	8018bca <_realloc_r+0x40>

08018be6 <__ascii_wctomb>:
 8018be6:	4603      	mov	r3, r0
 8018be8:	4608      	mov	r0, r1
 8018bea:	b141      	cbz	r1, 8018bfe <__ascii_wctomb+0x18>
 8018bec:	2aff      	cmp	r2, #255	@ 0xff
 8018bee:	d904      	bls.n	8018bfa <__ascii_wctomb+0x14>
 8018bf0:	228a      	movs	r2, #138	@ 0x8a
 8018bf2:	601a      	str	r2, [r3, #0]
 8018bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8018bf8:	4770      	bx	lr
 8018bfa:	700a      	strb	r2, [r1, #0]
 8018bfc:	2001      	movs	r0, #1
 8018bfe:	4770      	bx	lr

08018c00 <fiprintf>:
 8018c00:	b40e      	push	{r1, r2, r3}
 8018c02:	b503      	push	{r0, r1, lr}
 8018c04:	4601      	mov	r1, r0
 8018c06:	ab03      	add	r3, sp, #12
 8018c08:	4805      	ldr	r0, [pc, #20]	@ (8018c20 <fiprintf+0x20>)
 8018c0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8018c0e:	6800      	ldr	r0, [r0, #0]
 8018c10:	9301      	str	r3, [sp, #4]
 8018c12:	f000 f83f 	bl	8018c94 <_vfiprintf_r>
 8018c16:	b002      	add	sp, #8
 8018c18:	f85d eb04 	ldr.w	lr, [sp], #4
 8018c1c:	b003      	add	sp, #12
 8018c1e:	4770      	bx	lr
 8018c20:	20000148 	.word	0x20000148

08018c24 <abort>:
 8018c24:	b508      	push	{r3, lr}
 8018c26:	2006      	movs	r0, #6
 8018c28:	f000 fa08 	bl	801903c <raise>
 8018c2c:	2001      	movs	r0, #1
 8018c2e:	f7eb fd5d 	bl	80046ec <_exit>

08018c32 <_malloc_usable_size_r>:
 8018c32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018c36:	1f18      	subs	r0, r3, #4
 8018c38:	2b00      	cmp	r3, #0
 8018c3a:	bfbc      	itt	lt
 8018c3c:	580b      	ldrlt	r3, [r1, r0]
 8018c3e:	18c0      	addlt	r0, r0, r3
 8018c40:	4770      	bx	lr

08018c42 <__sfputc_r>:
 8018c42:	6893      	ldr	r3, [r2, #8]
 8018c44:	3b01      	subs	r3, #1
 8018c46:	2b00      	cmp	r3, #0
 8018c48:	b410      	push	{r4}
 8018c4a:	6093      	str	r3, [r2, #8]
 8018c4c:	da08      	bge.n	8018c60 <__sfputc_r+0x1e>
 8018c4e:	6994      	ldr	r4, [r2, #24]
 8018c50:	42a3      	cmp	r3, r4
 8018c52:	db01      	blt.n	8018c58 <__sfputc_r+0x16>
 8018c54:	290a      	cmp	r1, #10
 8018c56:	d103      	bne.n	8018c60 <__sfputc_r+0x1e>
 8018c58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018c5c:	f000 b932 	b.w	8018ec4 <__swbuf_r>
 8018c60:	6813      	ldr	r3, [r2, #0]
 8018c62:	1c58      	adds	r0, r3, #1
 8018c64:	6010      	str	r0, [r2, #0]
 8018c66:	7019      	strb	r1, [r3, #0]
 8018c68:	4608      	mov	r0, r1
 8018c6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018c6e:	4770      	bx	lr

08018c70 <__sfputs_r>:
 8018c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c72:	4606      	mov	r6, r0
 8018c74:	460f      	mov	r7, r1
 8018c76:	4614      	mov	r4, r2
 8018c78:	18d5      	adds	r5, r2, r3
 8018c7a:	42ac      	cmp	r4, r5
 8018c7c:	d101      	bne.n	8018c82 <__sfputs_r+0x12>
 8018c7e:	2000      	movs	r0, #0
 8018c80:	e007      	b.n	8018c92 <__sfputs_r+0x22>
 8018c82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018c86:	463a      	mov	r2, r7
 8018c88:	4630      	mov	r0, r6
 8018c8a:	f7ff ffda 	bl	8018c42 <__sfputc_r>
 8018c8e:	1c43      	adds	r3, r0, #1
 8018c90:	d1f3      	bne.n	8018c7a <__sfputs_r+0xa>
 8018c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08018c94 <_vfiprintf_r>:
 8018c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c98:	460d      	mov	r5, r1
 8018c9a:	b09d      	sub	sp, #116	@ 0x74
 8018c9c:	4614      	mov	r4, r2
 8018c9e:	4698      	mov	r8, r3
 8018ca0:	4606      	mov	r6, r0
 8018ca2:	b118      	cbz	r0, 8018cac <_vfiprintf_r+0x18>
 8018ca4:	6a03      	ldr	r3, [r0, #32]
 8018ca6:	b90b      	cbnz	r3, 8018cac <_vfiprintf_r+0x18>
 8018ca8:	f7fc fd5e 	bl	8015768 <__sinit>
 8018cac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018cae:	07d9      	lsls	r1, r3, #31
 8018cb0:	d405      	bmi.n	8018cbe <_vfiprintf_r+0x2a>
 8018cb2:	89ab      	ldrh	r3, [r5, #12]
 8018cb4:	059a      	lsls	r2, r3, #22
 8018cb6:	d402      	bmi.n	8018cbe <_vfiprintf_r+0x2a>
 8018cb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018cba:	f7fc ff02 	bl	8015ac2 <__retarget_lock_acquire_recursive>
 8018cbe:	89ab      	ldrh	r3, [r5, #12]
 8018cc0:	071b      	lsls	r3, r3, #28
 8018cc2:	d501      	bpl.n	8018cc8 <_vfiprintf_r+0x34>
 8018cc4:	692b      	ldr	r3, [r5, #16]
 8018cc6:	b99b      	cbnz	r3, 8018cf0 <_vfiprintf_r+0x5c>
 8018cc8:	4629      	mov	r1, r5
 8018cca:	4630      	mov	r0, r6
 8018ccc:	f000 f938 	bl	8018f40 <__swsetup_r>
 8018cd0:	b170      	cbz	r0, 8018cf0 <_vfiprintf_r+0x5c>
 8018cd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018cd4:	07dc      	lsls	r4, r3, #31
 8018cd6:	d504      	bpl.n	8018ce2 <_vfiprintf_r+0x4e>
 8018cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8018cdc:	b01d      	add	sp, #116	@ 0x74
 8018cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ce2:	89ab      	ldrh	r3, [r5, #12]
 8018ce4:	0598      	lsls	r0, r3, #22
 8018ce6:	d4f7      	bmi.n	8018cd8 <_vfiprintf_r+0x44>
 8018ce8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018cea:	f7fc feeb 	bl	8015ac4 <__retarget_lock_release_recursive>
 8018cee:	e7f3      	b.n	8018cd8 <_vfiprintf_r+0x44>
 8018cf0:	2300      	movs	r3, #0
 8018cf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8018cf4:	2320      	movs	r3, #32
 8018cf6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018cfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8018cfe:	2330      	movs	r3, #48	@ 0x30
 8018d00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8018eb0 <_vfiprintf_r+0x21c>
 8018d04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018d08:	f04f 0901 	mov.w	r9, #1
 8018d0c:	4623      	mov	r3, r4
 8018d0e:	469a      	mov	sl, r3
 8018d10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018d14:	b10a      	cbz	r2, 8018d1a <_vfiprintf_r+0x86>
 8018d16:	2a25      	cmp	r2, #37	@ 0x25
 8018d18:	d1f9      	bne.n	8018d0e <_vfiprintf_r+0x7a>
 8018d1a:	ebba 0b04 	subs.w	fp, sl, r4
 8018d1e:	d00b      	beq.n	8018d38 <_vfiprintf_r+0xa4>
 8018d20:	465b      	mov	r3, fp
 8018d22:	4622      	mov	r2, r4
 8018d24:	4629      	mov	r1, r5
 8018d26:	4630      	mov	r0, r6
 8018d28:	f7ff ffa2 	bl	8018c70 <__sfputs_r>
 8018d2c:	3001      	adds	r0, #1
 8018d2e:	f000 80a7 	beq.w	8018e80 <_vfiprintf_r+0x1ec>
 8018d32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d34:	445a      	add	r2, fp
 8018d36:	9209      	str	r2, [sp, #36]	@ 0x24
 8018d38:	f89a 3000 	ldrb.w	r3, [sl]
 8018d3c:	2b00      	cmp	r3, #0
 8018d3e:	f000 809f 	beq.w	8018e80 <_vfiprintf_r+0x1ec>
 8018d42:	2300      	movs	r3, #0
 8018d44:	f04f 32ff 	mov.w	r2, #4294967295
 8018d48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d4c:	f10a 0a01 	add.w	sl, sl, #1
 8018d50:	9304      	str	r3, [sp, #16]
 8018d52:	9307      	str	r3, [sp, #28]
 8018d54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018d58:	931a      	str	r3, [sp, #104]	@ 0x68
 8018d5a:	4654      	mov	r4, sl
 8018d5c:	2205      	movs	r2, #5
 8018d5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018d62:	4853      	ldr	r0, [pc, #332]	@ (8018eb0 <_vfiprintf_r+0x21c>)
 8018d64:	f7e7 fa34 	bl	80001d0 <memchr>
 8018d68:	9a04      	ldr	r2, [sp, #16]
 8018d6a:	b9d8      	cbnz	r0, 8018da4 <_vfiprintf_r+0x110>
 8018d6c:	06d1      	lsls	r1, r2, #27
 8018d6e:	bf44      	itt	mi
 8018d70:	2320      	movmi	r3, #32
 8018d72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018d76:	0713      	lsls	r3, r2, #28
 8018d78:	bf44      	itt	mi
 8018d7a:	232b      	movmi	r3, #43	@ 0x2b
 8018d7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018d80:	f89a 3000 	ldrb.w	r3, [sl]
 8018d84:	2b2a      	cmp	r3, #42	@ 0x2a
 8018d86:	d015      	beq.n	8018db4 <_vfiprintf_r+0x120>
 8018d88:	9a07      	ldr	r2, [sp, #28]
 8018d8a:	4654      	mov	r4, sl
 8018d8c:	2000      	movs	r0, #0
 8018d8e:	f04f 0c0a 	mov.w	ip, #10
 8018d92:	4621      	mov	r1, r4
 8018d94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018d98:	3b30      	subs	r3, #48	@ 0x30
 8018d9a:	2b09      	cmp	r3, #9
 8018d9c:	d94b      	bls.n	8018e36 <_vfiprintf_r+0x1a2>
 8018d9e:	b1b0      	cbz	r0, 8018dce <_vfiprintf_r+0x13a>
 8018da0:	9207      	str	r2, [sp, #28]
 8018da2:	e014      	b.n	8018dce <_vfiprintf_r+0x13a>
 8018da4:	eba0 0308 	sub.w	r3, r0, r8
 8018da8:	fa09 f303 	lsl.w	r3, r9, r3
 8018dac:	4313      	orrs	r3, r2
 8018dae:	9304      	str	r3, [sp, #16]
 8018db0:	46a2      	mov	sl, r4
 8018db2:	e7d2      	b.n	8018d5a <_vfiprintf_r+0xc6>
 8018db4:	9b03      	ldr	r3, [sp, #12]
 8018db6:	1d19      	adds	r1, r3, #4
 8018db8:	681b      	ldr	r3, [r3, #0]
 8018dba:	9103      	str	r1, [sp, #12]
 8018dbc:	2b00      	cmp	r3, #0
 8018dbe:	bfbb      	ittet	lt
 8018dc0:	425b      	neglt	r3, r3
 8018dc2:	f042 0202 	orrlt.w	r2, r2, #2
 8018dc6:	9307      	strge	r3, [sp, #28]
 8018dc8:	9307      	strlt	r3, [sp, #28]
 8018dca:	bfb8      	it	lt
 8018dcc:	9204      	strlt	r2, [sp, #16]
 8018dce:	7823      	ldrb	r3, [r4, #0]
 8018dd0:	2b2e      	cmp	r3, #46	@ 0x2e
 8018dd2:	d10a      	bne.n	8018dea <_vfiprintf_r+0x156>
 8018dd4:	7863      	ldrb	r3, [r4, #1]
 8018dd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8018dd8:	d132      	bne.n	8018e40 <_vfiprintf_r+0x1ac>
 8018dda:	9b03      	ldr	r3, [sp, #12]
 8018ddc:	1d1a      	adds	r2, r3, #4
 8018dde:	681b      	ldr	r3, [r3, #0]
 8018de0:	9203      	str	r2, [sp, #12]
 8018de2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018de6:	3402      	adds	r4, #2
 8018de8:	9305      	str	r3, [sp, #20]
 8018dea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018ec0 <_vfiprintf_r+0x22c>
 8018dee:	7821      	ldrb	r1, [r4, #0]
 8018df0:	2203      	movs	r2, #3
 8018df2:	4650      	mov	r0, sl
 8018df4:	f7e7 f9ec 	bl	80001d0 <memchr>
 8018df8:	b138      	cbz	r0, 8018e0a <_vfiprintf_r+0x176>
 8018dfa:	9b04      	ldr	r3, [sp, #16]
 8018dfc:	eba0 000a 	sub.w	r0, r0, sl
 8018e00:	2240      	movs	r2, #64	@ 0x40
 8018e02:	4082      	lsls	r2, r0
 8018e04:	4313      	orrs	r3, r2
 8018e06:	3401      	adds	r4, #1
 8018e08:	9304      	str	r3, [sp, #16]
 8018e0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e0e:	4829      	ldr	r0, [pc, #164]	@ (8018eb4 <_vfiprintf_r+0x220>)
 8018e10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018e14:	2206      	movs	r2, #6
 8018e16:	f7e7 f9db 	bl	80001d0 <memchr>
 8018e1a:	2800      	cmp	r0, #0
 8018e1c:	d03f      	beq.n	8018e9e <_vfiprintf_r+0x20a>
 8018e1e:	4b26      	ldr	r3, [pc, #152]	@ (8018eb8 <_vfiprintf_r+0x224>)
 8018e20:	bb1b      	cbnz	r3, 8018e6a <_vfiprintf_r+0x1d6>
 8018e22:	9b03      	ldr	r3, [sp, #12]
 8018e24:	3307      	adds	r3, #7
 8018e26:	f023 0307 	bic.w	r3, r3, #7
 8018e2a:	3308      	adds	r3, #8
 8018e2c:	9303      	str	r3, [sp, #12]
 8018e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e30:	443b      	add	r3, r7
 8018e32:	9309      	str	r3, [sp, #36]	@ 0x24
 8018e34:	e76a      	b.n	8018d0c <_vfiprintf_r+0x78>
 8018e36:	fb0c 3202 	mla	r2, ip, r2, r3
 8018e3a:	460c      	mov	r4, r1
 8018e3c:	2001      	movs	r0, #1
 8018e3e:	e7a8      	b.n	8018d92 <_vfiprintf_r+0xfe>
 8018e40:	2300      	movs	r3, #0
 8018e42:	3401      	adds	r4, #1
 8018e44:	9305      	str	r3, [sp, #20]
 8018e46:	4619      	mov	r1, r3
 8018e48:	f04f 0c0a 	mov.w	ip, #10
 8018e4c:	4620      	mov	r0, r4
 8018e4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018e52:	3a30      	subs	r2, #48	@ 0x30
 8018e54:	2a09      	cmp	r2, #9
 8018e56:	d903      	bls.n	8018e60 <_vfiprintf_r+0x1cc>
 8018e58:	2b00      	cmp	r3, #0
 8018e5a:	d0c6      	beq.n	8018dea <_vfiprintf_r+0x156>
 8018e5c:	9105      	str	r1, [sp, #20]
 8018e5e:	e7c4      	b.n	8018dea <_vfiprintf_r+0x156>
 8018e60:	fb0c 2101 	mla	r1, ip, r1, r2
 8018e64:	4604      	mov	r4, r0
 8018e66:	2301      	movs	r3, #1
 8018e68:	e7f0      	b.n	8018e4c <_vfiprintf_r+0x1b8>
 8018e6a:	ab03      	add	r3, sp, #12
 8018e6c:	9300      	str	r3, [sp, #0]
 8018e6e:	462a      	mov	r2, r5
 8018e70:	4b12      	ldr	r3, [pc, #72]	@ (8018ebc <_vfiprintf_r+0x228>)
 8018e72:	a904      	add	r1, sp, #16
 8018e74:	4630      	mov	r0, r6
 8018e76:	f7fb fe27 	bl	8014ac8 <_printf_float>
 8018e7a:	4607      	mov	r7, r0
 8018e7c:	1c78      	adds	r0, r7, #1
 8018e7e:	d1d6      	bne.n	8018e2e <_vfiprintf_r+0x19a>
 8018e80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018e82:	07d9      	lsls	r1, r3, #31
 8018e84:	d405      	bmi.n	8018e92 <_vfiprintf_r+0x1fe>
 8018e86:	89ab      	ldrh	r3, [r5, #12]
 8018e88:	059a      	lsls	r2, r3, #22
 8018e8a:	d402      	bmi.n	8018e92 <_vfiprintf_r+0x1fe>
 8018e8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018e8e:	f7fc fe19 	bl	8015ac4 <__retarget_lock_release_recursive>
 8018e92:	89ab      	ldrh	r3, [r5, #12]
 8018e94:	065b      	lsls	r3, r3, #25
 8018e96:	f53f af1f 	bmi.w	8018cd8 <_vfiprintf_r+0x44>
 8018e9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018e9c:	e71e      	b.n	8018cdc <_vfiprintf_r+0x48>
 8018e9e:	ab03      	add	r3, sp, #12
 8018ea0:	9300      	str	r3, [sp, #0]
 8018ea2:	462a      	mov	r2, r5
 8018ea4:	4b05      	ldr	r3, [pc, #20]	@ (8018ebc <_vfiprintf_r+0x228>)
 8018ea6:	a904      	add	r1, sp, #16
 8018ea8:	4630      	mov	r0, r6
 8018eaa:	f7fc f8a5 	bl	8014ff8 <_printf_i>
 8018eae:	e7e4      	b.n	8018e7a <_vfiprintf_r+0x1e6>
 8018eb0:	0801b675 	.word	0x0801b675
 8018eb4:	0801b67f 	.word	0x0801b67f
 8018eb8:	08014ac9 	.word	0x08014ac9
 8018ebc:	08018c71 	.word	0x08018c71
 8018ec0:	0801b67b 	.word	0x0801b67b

08018ec4 <__swbuf_r>:
 8018ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ec6:	460e      	mov	r6, r1
 8018ec8:	4614      	mov	r4, r2
 8018eca:	4605      	mov	r5, r0
 8018ecc:	b118      	cbz	r0, 8018ed6 <__swbuf_r+0x12>
 8018ece:	6a03      	ldr	r3, [r0, #32]
 8018ed0:	b90b      	cbnz	r3, 8018ed6 <__swbuf_r+0x12>
 8018ed2:	f7fc fc49 	bl	8015768 <__sinit>
 8018ed6:	69a3      	ldr	r3, [r4, #24]
 8018ed8:	60a3      	str	r3, [r4, #8]
 8018eda:	89a3      	ldrh	r3, [r4, #12]
 8018edc:	071a      	lsls	r2, r3, #28
 8018ede:	d501      	bpl.n	8018ee4 <__swbuf_r+0x20>
 8018ee0:	6923      	ldr	r3, [r4, #16]
 8018ee2:	b943      	cbnz	r3, 8018ef6 <__swbuf_r+0x32>
 8018ee4:	4621      	mov	r1, r4
 8018ee6:	4628      	mov	r0, r5
 8018ee8:	f000 f82a 	bl	8018f40 <__swsetup_r>
 8018eec:	b118      	cbz	r0, 8018ef6 <__swbuf_r+0x32>
 8018eee:	f04f 37ff 	mov.w	r7, #4294967295
 8018ef2:	4638      	mov	r0, r7
 8018ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ef6:	6823      	ldr	r3, [r4, #0]
 8018ef8:	6922      	ldr	r2, [r4, #16]
 8018efa:	1a98      	subs	r0, r3, r2
 8018efc:	6963      	ldr	r3, [r4, #20]
 8018efe:	b2f6      	uxtb	r6, r6
 8018f00:	4283      	cmp	r3, r0
 8018f02:	4637      	mov	r7, r6
 8018f04:	dc05      	bgt.n	8018f12 <__swbuf_r+0x4e>
 8018f06:	4621      	mov	r1, r4
 8018f08:	4628      	mov	r0, r5
 8018f0a:	f7ff fa53 	bl	80183b4 <_fflush_r>
 8018f0e:	2800      	cmp	r0, #0
 8018f10:	d1ed      	bne.n	8018eee <__swbuf_r+0x2a>
 8018f12:	68a3      	ldr	r3, [r4, #8]
 8018f14:	3b01      	subs	r3, #1
 8018f16:	60a3      	str	r3, [r4, #8]
 8018f18:	6823      	ldr	r3, [r4, #0]
 8018f1a:	1c5a      	adds	r2, r3, #1
 8018f1c:	6022      	str	r2, [r4, #0]
 8018f1e:	701e      	strb	r6, [r3, #0]
 8018f20:	6962      	ldr	r2, [r4, #20]
 8018f22:	1c43      	adds	r3, r0, #1
 8018f24:	429a      	cmp	r2, r3
 8018f26:	d004      	beq.n	8018f32 <__swbuf_r+0x6e>
 8018f28:	89a3      	ldrh	r3, [r4, #12]
 8018f2a:	07db      	lsls	r3, r3, #31
 8018f2c:	d5e1      	bpl.n	8018ef2 <__swbuf_r+0x2e>
 8018f2e:	2e0a      	cmp	r6, #10
 8018f30:	d1df      	bne.n	8018ef2 <__swbuf_r+0x2e>
 8018f32:	4621      	mov	r1, r4
 8018f34:	4628      	mov	r0, r5
 8018f36:	f7ff fa3d 	bl	80183b4 <_fflush_r>
 8018f3a:	2800      	cmp	r0, #0
 8018f3c:	d0d9      	beq.n	8018ef2 <__swbuf_r+0x2e>
 8018f3e:	e7d6      	b.n	8018eee <__swbuf_r+0x2a>

08018f40 <__swsetup_r>:
 8018f40:	b538      	push	{r3, r4, r5, lr}
 8018f42:	4b29      	ldr	r3, [pc, #164]	@ (8018fe8 <__swsetup_r+0xa8>)
 8018f44:	4605      	mov	r5, r0
 8018f46:	6818      	ldr	r0, [r3, #0]
 8018f48:	460c      	mov	r4, r1
 8018f4a:	b118      	cbz	r0, 8018f54 <__swsetup_r+0x14>
 8018f4c:	6a03      	ldr	r3, [r0, #32]
 8018f4e:	b90b      	cbnz	r3, 8018f54 <__swsetup_r+0x14>
 8018f50:	f7fc fc0a 	bl	8015768 <__sinit>
 8018f54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018f58:	0719      	lsls	r1, r3, #28
 8018f5a:	d422      	bmi.n	8018fa2 <__swsetup_r+0x62>
 8018f5c:	06da      	lsls	r2, r3, #27
 8018f5e:	d407      	bmi.n	8018f70 <__swsetup_r+0x30>
 8018f60:	2209      	movs	r2, #9
 8018f62:	602a      	str	r2, [r5, #0]
 8018f64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018f68:	81a3      	strh	r3, [r4, #12]
 8018f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8018f6e:	e033      	b.n	8018fd8 <__swsetup_r+0x98>
 8018f70:	0758      	lsls	r0, r3, #29
 8018f72:	d512      	bpl.n	8018f9a <__swsetup_r+0x5a>
 8018f74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018f76:	b141      	cbz	r1, 8018f8a <__swsetup_r+0x4a>
 8018f78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018f7c:	4299      	cmp	r1, r3
 8018f7e:	d002      	beq.n	8018f86 <__swsetup_r+0x46>
 8018f80:	4628      	mov	r0, r5
 8018f82:	f7fd fc0d 	bl	80167a0 <_free_r>
 8018f86:	2300      	movs	r3, #0
 8018f88:	6363      	str	r3, [r4, #52]	@ 0x34
 8018f8a:	89a3      	ldrh	r3, [r4, #12]
 8018f8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018f90:	81a3      	strh	r3, [r4, #12]
 8018f92:	2300      	movs	r3, #0
 8018f94:	6063      	str	r3, [r4, #4]
 8018f96:	6923      	ldr	r3, [r4, #16]
 8018f98:	6023      	str	r3, [r4, #0]
 8018f9a:	89a3      	ldrh	r3, [r4, #12]
 8018f9c:	f043 0308 	orr.w	r3, r3, #8
 8018fa0:	81a3      	strh	r3, [r4, #12]
 8018fa2:	6923      	ldr	r3, [r4, #16]
 8018fa4:	b94b      	cbnz	r3, 8018fba <__swsetup_r+0x7a>
 8018fa6:	89a3      	ldrh	r3, [r4, #12]
 8018fa8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018fb0:	d003      	beq.n	8018fba <__swsetup_r+0x7a>
 8018fb2:	4621      	mov	r1, r4
 8018fb4:	4628      	mov	r0, r5
 8018fb6:	f000 f883 	bl	80190c0 <__smakebuf_r>
 8018fba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018fbe:	f013 0201 	ands.w	r2, r3, #1
 8018fc2:	d00a      	beq.n	8018fda <__swsetup_r+0x9a>
 8018fc4:	2200      	movs	r2, #0
 8018fc6:	60a2      	str	r2, [r4, #8]
 8018fc8:	6962      	ldr	r2, [r4, #20]
 8018fca:	4252      	negs	r2, r2
 8018fcc:	61a2      	str	r2, [r4, #24]
 8018fce:	6922      	ldr	r2, [r4, #16]
 8018fd0:	b942      	cbnz	r2, 8018fe4 <__swsetup_r+0xa4>
 8018fd2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8018fd6:	d1c5      	bne.n	8018f64 <__swsetup_r+0x24>
 8018fd8:	bd38      	pop	{r3, r4, r5, pc}
 8018fda:	0799      	lsls	r1, r3, #30
 8018fdc:	bf58      	it	pl
 8018fde:	6962      	ldrpl	r2, [r4, #20]
 8018fe0:	60a2      	str	r2, [r4, #8]
 8018fe2:	e7f4      	b.n	8018fce <__swsetup_r+0x8e>
 8018fe4:	2000      	movs	r0, #0
 8018fe6:	e7f7      	b.n	8018fd8 <__swsetup_r+0x98>
 8018fe8:	20000148 	.word	0x20000148

08018fec <_raise_r>:
 8018fec:	291f      	cmp	r1, #31
 8018fee:	b538      	push	{r3, r4, r5, lr}
 8018ff0:	4605      	mov	r5, r0
 8018ff2:	460c      	mov	r4, r1
 8018ff4:	d904      	bls.n	8019000 <_raise_r+0x14>
 8018ff6:	2316      	movs	r3, #22
 8018ff8:	6003      	str	r3, [r0, #0]
 8018ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8018ffe:	bd38      	pop	{r3, r4, r5, pc}
 8019000:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019002:	b112      	cbz	r2, 801900a <_raise_r+0x1e>
 8019004:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019008:	b94b      	cbnz	r3, 801901e <_raise_r+0x32>
 801900a:	4628      	mov	r0, r5
 801900c:	f000 f830 	bl	8019070 <_getpid_r>
 8019010:	4622      	mov	r2, r4
 8019012:	4601      	mov	r1, r0
 8019014:	4628      	mov	r0, r5
 8019016:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801901a:	f000 b817 	b.w	801904c <_kill_r>
 801901e:	2b01      	cmp	r3, #1
 8019020:	d00a      	beq.n	8019038 <_raise_r+0x4c>
 8019022:	1c59      	adds	r1, r3, #1
 8019024:	d103      	bne.n	801902e <_raise_r+0x42>
 8019026:	2316      	movs	r3, #22
 8019028:	6003      	str	r3, [r0, #0]
 801902a:	2001      	movs	r0, #1
 801902c:	e7e7      	b.n	8018ffe <_raise_r+0x12>
 801902e:	2100      	movs	r1, #0
 8019030:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8019034:	4620      	mov	r0, r4
 8019036:	4798      	blx	r3
 8019038:	2000      	movs	r0, #0
 801903a:	e7e0      	b.n	8018ffe <_raise_r+0x12>

0801903c <raise>:
 801903c:	4b02      	ldr	r3, [pc, #8]	@ (8019048 <raise+0xc>)
 801903e:	4601      	mov	r1, r0
 8019040:	6818      	ldr	r0, [r3, #0]
 8019042:	f7ff bfd3 	b.w	8018fec <_raise_r>
 8019046:	bf00      	nop
 8019048:	20000148 	.word	0x20000148

0801904c <_kill_r>:
 801904c:	b538      	push	{r3, r4, r5, lr}
 801904e:	4d07      	ldr	r5, [pc, #28]	@ (801906c <_kill_r+0x20>)
 8019050:	2300      	movs	r3, #0
 8019052:	4604      	mov	r4, r0
 8019054:	4608      	mov	r0, r1
 8019056:	4611      	mov	r1, r2
 8019058:	602b      	str	r3, [r5, #0]
 801905a:	f7eb fb37 	bl	80046cc <_kill>
 801905e:	1c43      	adds	r3, r0, #1
 8019060:	d102      	bne.n	8019068 <_kill_r+0x1c>
 8019062:	682b      	ldr	r3, [r5, #0]
 8019064:	b103      	cbz	r3, 8019068 <_kill_r+0x1c>
 8019066:	6023      	str	r3, [r4, #0]
 8019068:	bd38      	pop	{r3, r4, r5, pc}
 801906a:	bf00      	nop
 801906c:	20006dac 	.word	0x20006dac

08019070 <_getpid_r>:
 8019070:	f7eb bb24 	b.w	80046bc <_getpid>

08019074 <__swhatbuf_r>:
 8019074:	b570      	push	{r4, r5, r6, lr}
 8019076:	460c      	mov	r4, r1
 8019078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801907c:	2900      	cmp	r1, #0
 801907e:	b096      	sub	sp, #88	@ 0x58
 8019080:	4615      	mov	r5, r2
 8019082:	461e      	mov	r6, r3
 8019084:	da0d      	bge.n	80190a2 <__swhatbuf_r+0x2e>
 8019086:	89a3      	ldrh	r3, [r4, #12]
 8019088:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801908c:	f04f 0100 	mov.w	r1, #0
 8019090:	bf14      	ite	ne
 8019092:	2340      	movne	r3, #64	@ 0x40
 8019094:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019098:	2000      	movs	r0, #0
 801909a:	6031      	str	r1, [r6, #0]
 801909c:	602b      	str	r3, [r5, #0]
 801909e:	b016      	add	sp, #88	@ 0x58
 80190a0:	bd70      	pop	{r4, r5, r6, pc}
 80190a2:	466a      	mov	r2, sp
 80190a4:	f000 f848 	bl	8019138 <_fstat_r>
 80190a8:	2800      	cmp	r0, #0
 80190aa:	dbec      	blt.n	8019086 <__swhatbuf_r+0x12>
 80190ac:	9901      	ldr	r1, [sp, #4]
 80190ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80190b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80190b6:	4259      	negs	r1, r3
 80190b8:	4159      	adcs	r1, r3
 80190ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80190be:	e7eb      	b.n	8019098 <__swhatbuf_r+0x24>

080190c0 <__smakebuf_r>:
 80190c0:	898b      	ldrh	r3, [r1, #12]
 80190c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80190c4:	079d      	lsls	r5, r3, #30
 80190c6:	4606      	mov	r6, r0
 80190c8:	460c      	mov	r4, r1
 80190ca:	d507      	bpl.n	80190dc <__smakebuf_r+0x1c>
 80190cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80190d0:	6023      	str	r3, [r4, #0]
 80190d2:	6123      	str	r3, [r4, #16]
 80190d4:	2301      	movs	r3, #1
 80190d6:	6163      	str	r3, [r4, #20]
 80190d8:	b003      	add	sp, #12
 80190da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80190dc:	ab01      	add	r3, sp, #4
 80190de:	466a      	mov	r2, sp
 80190e0:	f7ff ffc8 	bl	8019074 <__swhatbuf_r>
 80190e4:	9f00      	ldr	r7, [sp, #0]
 80190e6:	4605      	mov	r5, r0
 80190e8:	4639      	mov	r1, r7
 80190ea:	4630      	mov	r0, r6
 80190ec:	f7fd fbcc 	bl	8016888 <_malloc_r>
 80190f0:	b948      	cbnz	r0, 8019106 <__smakebuf_r+0x46>
 80190f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80190f6:	059a      	lsls	r2, r3, #22
 80190f8:	d4ee      	bmi.n	80190d8 <__smakebuf_r+0x18>
 80190fa:	f023 0303 	bic.w	r3, r3, #3
 80190fe:	f043 0302 	orr.w	r3, r3, #2
 8019102:	81a3      	strh	r3, [r4, #12]
 8019104:	e7e2      	b.n	80190cc <__smakebuf_r+0xc>
 8019106:	89a3      	ldrh	r3, [r4, #12]
 8019108:	6020      	str	r0, [r4, #0]
 801910a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801910e:	81a3      	strh	r3, [r4, #12]
 8019110:	9b01      	ldr	r3, [sp, #4]
 8019112:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019116:	b15b      	cbz	r3, 8019130 <__smakebuf_r+0x70>
 8019118:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801911c:	4630      	mov	r0, r6
 801911e:	f000 f81d 	bl	801915c <_isatty_r>
 8019122:	b128      	cbz	r0, 8019130 <__smakebuf_r+0x70>
 8019124:	89a3      	ldrh	r3, [r4, #12]
 8019126:	f023 0303 	bic.w	r3, r3, #3
 801912a:	f043 0301 	orr.w	r3, r3, #1
 801912e:	81a3      	strh	r3, [r4, #12]
 8019130:	89a3      	ldrh	r3, [r4, #12]
 8019132:	431d      	orrs	r5, r3
 8019134:	81a5      	strh	r5, [r4, #12]
 8019136:	e7cf      	b.n	80190d8 <__smakebuf_r+0x18>

08019138 <_fstat_r>:
 8019138:	b538      	push	{r3, r4, r5, lr}
 801913a:	4d07      	ldr	r5, [pc, #28]	@ (8019158 <_fstat_r+0x20>)
 801913c:	2300      	movs	r3, #0
 801913e:	4604      	mov	r4, r0
 8019140:	4608      	mov	r0, r1
 8019142:	4611      	mov	r1, r2
 8019144:	602b      	str	r3, [r5, #0]
 8019146:	f7eb fb21 	bl	800478c <_fstat>
 801914a:	1c43      	adds	r3, r0, #1
 801914c:	d102      	bne.n	8019154 <_fstat_r+0x1c>
 801914e:	682b      	ldr	r3, [r5, #0]
 8019150:	b103      	cbz	r3, 8019154 <_fstat_r+0x1c>
 8019152:	6023      	str	r3, [r4, #0]
 8019154:	bd38      	pop	{r3, r4, r5, pc}
 8019156:	bf00      	nop
 8019158:	20006dac 	.word	0x20006dac

0801915c <_isatty_r>:
 801915c:	b538      	push	{r3, r4, r5, lr}
 801915e:	4d06      	ldr	r5, [pc, #24]	@ (8019178 <_isatty_r+0x1c>)
 8019160:	2300      	movs	r3, #0
 8019162:	4604      	mov	r4, r0
 8019164:	4608      	mov	r0, r1
 8019166:	602b      	str	r3, [r5, #0]
 8019168:	f7eb fb20 	bl	80047ac <_isatty>
 801916c:	1c43      	adds	r3, r0, #1
 801916e:	d102      	bne.n	8019176 <_isatty_r+0x1a>
 8019170:	682b      	ldr	r3, [r5, #0]
 8019172:	b103      	cbz	r3, 8019176 <_isatty_r+0x1a>
 8019174:	6023      	str	r3, [r4, #0]
 8019176:	bd38      	pop	{r3, r4, r5, pc}
 8019178:	20006dac 	.word	0x20006dac

0801917c <floorf>:
 801917c:	ee10 3a10 	vmov	r3, s0
 8019180:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8019184:	3a7f      	subs	r2, #127	@ 0x7f
 8019186:	2a16      	cmp	r2, #22
 8019188:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801918c:	dc2b      	bgt.n	80191e6 <floorf+0x6a>
 801918e:	2a00      	cmp	r2, #0
 8019190:	da12      	bge.n	80191b8 <floorf+0x3c>
 8019192:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80191f8 <floorf+0x7c>
 8019196:	ee30 0a27 	vadd.f32	s0, s0, s15
 801919a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801919e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191a2:	dd06      	ble.n	80191b2 <floorf+0x36>
 80191a4:	2b00      	cmp	r3, #0
 80191a6:	da24      	bge.n	80191f2 <floorf+0x76>
 80191a8:	2900      	cmp	r1, #0
 80191aa:	4b14      	ldr	r3, [pc, #80]	@ (80191fc <floorf+0x80>)
 80191ac:	bf08      	it	eq
 80191ae:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80191b2:	ee00 3a10 	vmov	s0, r3
 80191b6:	4770      	bx	lr
 80191b8:	4911      	ldr	r1, [pc, #68]	@ (8019200 <floorf+0x84>)
 80191ba:	4111      	asrs	r1, r2
 80191bc:	420b      	tst	r3, r1
 80191be:	d0fa      	beq.n	80191b6 <floorf+0x3a>
 80191c0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80191f8 <floorf+0x7c>
 80191c4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80191c8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80191cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191d0:	ddef      	ble.n	80191b2 <floorf+0x36>
 80191d2:	2b00      	cmp	r3, #0
 80191d4:	bfbe      	ittt	lt
 80191d6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80191da:	fa40 f202 	asrlt.w	r2, r0, r2
 80191de:	189b      	addlt	r3, r3, r2
 80191e0:	ea23 0301 	bic.w	r3, r3, r1
 80191e4:	e7e5      	b.n	80191b2 <floorf+0x36>
 80191e6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80191ea:	d3e4      	bcc.n	80191b6 <floorf+0x3a>
 80191ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80191f0:	4770      	bx	lr
 80191f2:	2300      	movs	r3, #0
 80191f4:	e7dd      	b.n	80191b2 <floorf+0x36>
 80191f6:	bf00      	nop
 80191f8:	7149f2ca 	.word	0x7149f2ca
 80191fc:	bf800000 	.word	0xbf800000
 8019200:	007fffff 	.word	0x007fffff

08019204 <_init>:
 8019204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019206:	bf00      	nop
 8019208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801920a:	bc08      	pop	{r3}
 801920c:	469e      	mov	lr, r3
 801920e:	4770      	bx	lr

08019210 <_fini>:
 8019210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019212:	bf00      	nop
 8019214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019216:	bc08      	pop	{r3}
 8019218:	469e      	mov	lr, r3
 801921a:	4770      	bx	lr
