{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 22:20:21 2016 " "Info: Processing started: Tue Feb 23 22:20:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\] 420.17 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 420.17 MHz between source register \"TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]\" and destination register \"TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.999 ns + Longest register register " "Info: + Longest register to register delay is 0.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] 1 REG LCFF_X2_Y6_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.419 ns) 0.915 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP~0 2 COMB LCCOMB_X2_Y6_N8 1 " "Info: 2: + IC(0.496 ns) + CELL(0.419 ns) = 0.915 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP~0 } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.999 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\] 3 REG LCFF_X2_Y6_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.999 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 3; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP~0 TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.503 ns ( 50.35 % ) " "Info: Total cell delay = 0.503 ns ( 50.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.496 ns ( 49.65 % ) " "Info: Total interconnect delay = 0.496 ns ( 49.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP~0 TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.999 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP~0 {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.496ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.333 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\] 3 REG LCFF_X2_Y6_N9 3 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 3; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.333 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] 3 REG LCFF_X2_Y6_N11 4 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP~0 TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.999 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP~0 {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.496ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } {  } {  } "" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\] EN CLK -0.153 ns register " "Info: tsu for register \"TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\]\" (data pin = \"EN\", clock pin = \"CLK\") is -0.153 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.216 ns + Longest pin register " "Info: + Longest pin to register delay is 2.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns EN 1 PIN PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; PIN Node = 'EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 264 192 360 280 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.660 ns) 2.216 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\] 2 REG LCFF_X2_Y6_N9 3 " "Info: 2: + IC(0.567 ns) + CELL(0.660 ns) = 2.216 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 3; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { EN TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 74.41 % ) " "Info: Total cell delay = 1.649 ns ( 74.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.567 ns ( 25.59 % ) " "Info: Total interconnect delay = 0.567 ns ( 25.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { EN TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.216 ns" { EN {} EN~combout {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.000ns 0.567ns } { 0.000ns 0.989ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.333 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\] 3 REG LCFF_X2_Y6_N9 3 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 3; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { EN TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.216 ns" { EN {} EN~combout {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.000ns 0.567ns } { 0.000ns 0.989ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK A5 TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] 6.645 ns register " "Info: tco from clock \"CLK\" to destination pin \"A5\" through register \"TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]\" is 6.645 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.333 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] 3 REG LCFF_X2_Y6_N11 4 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.062 ns + Longest register pin " "Info: + Longest register to pin delay is 4.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] 1 REG LCFF_X2_Y6_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(2.808 ns) 4.062 ns A5 2 PIN PIN_47 0 " "Info: 2: + IC(1.254 ns) + CELL(2.808 ns) = 4.062 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'A5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] A5 } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 232 664 840 248 "A5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 69.13 % ) " "Info: Total cell delay = 2.808 ns ( 69.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.254 ns ( 30.87 % ) " "Info: Total interconnect delay = 1.254 ns ( 30.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] A5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.062 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} A5 {} } { 0.000ns 1.254ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] A5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.062 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} A5 {} } { 0.000ns 1.254ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL SELECTn 4.948 ns Longest " "Info: Longest tpd from source pin \"SEL\" to destination pin \"SELECTn\" is 4.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SEL 1 PIN PIN_21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 9; PIN Node = 'SEL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 248 192 360 264 "SEL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(2.798 ns) 4.948 ns SELECTn 2 PIN PIN_48 0 " "Info: 2: + IC(1.161 ns) + CELL(2.798 ns) = 4.948 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'SELECTn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.959 ns" { SEL SELECTn } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 264 664 840 280 "SELECTn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.787 ns ( 76.54 % ) " "Info: Total cell delay = 3.787 ns ( 76.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 23.46 % ) " "Info: Total interconnect delay = 1.161 ns ( 23.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { SEL SELECTn } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.948 ns" { SEL {} SEL~combout {} SELECTn {} } { 0.000ns 0.000ns 1.161ns } { 0.000ns 0.989ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] EN CLK 0.520 ns register " "Info: th for register \"TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]\" (data pin = \"EN\", clock pin = \"CLK\") is 0.520 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.333 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 200 192 360 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] 3 REG LCFF_X2_Y6_N11 4 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.079 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns EN 1 PIN PIN_22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; PIN Node = 'EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Desktop/Lab6/Schematic.bdf" { { 264 192 360 280 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.419 ns) 1.995 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]~1 2 COMB LCCOMB_X2_Y6_N10 1 " "Info: 2: + IC(0.587 ns) + CELL(0.419 ns) = 1.995 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 1; COMB Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { EN TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]~1 } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.079 ns TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\] 3 REG LCFF_X2_Y6_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.079 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst\|BCD_Counter:counter1\|TEMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]~1 TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "Lab6.vhd" "" { Text "C:/Users/Tyler/Desktop/Lab6/Lab6.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 71.77 % ) " "Info: Total cell delay = 1.492 ns ( 71.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 28.23 % ) " "Info: Total interconnect delay = 0.587 ns ( 28.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { EN TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]~1 TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { EN {} EN~combout {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]~1 {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.587ns 0.000ns } { 0.000ns 0.989ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { CLK CLK~clkctrl TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { CLK {} CLK~combout {} CLK~clkctrl {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { EN TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]~1 TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { EN {} EN~combout {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]~1 {} TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] {} } { 0.000ns 0.000ns 0.587ns 0.000ns } { 0.000ns 0.989ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 22:20:21 2016 " "Info: Processing ended: Tue Feb 23 22:20:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
