
# SystemVerilog Assertions (SVA) Examples

This repository contains a variety of SystemVerilog assertion examples for learning, testing, and verification purposes.

## Contents

- Immediate Assertions
- Concurrent Assertions
  - Basic signal checks
  - Reset behavior
  - Handshake protocols
  - Burst transfers
  - Arbitration fairness

## How to Use

These examples are ready to simulate with any SystemVerilog-compatible simulator (e.g., Questa, VCS, XSIM). You can run each file individually and observe assertion pass/fail messages in the console.

---

ðŸ›  Contributions and suggestions welcome!
