#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-kdb' '-debug_all' '-debug_acc+pp+fsdb' '+lint=all,noVCDE' '+warn=all' '-j12' '-timescale=1ns/1ps' '+v2k' '-v' './simlib/altera_primitives.v' '-v' './simlib/220model.v' '-v' './simlib/sgate.v' '-v' './simlib/altera_mf.v' '-v' './simlib/cyclonev_atoms.v' '-o' 'simv' 'TB.sv' 'matrix_multiply.sv' 'ramC_fsm.sv' 'accum_8x32.sv' 'MyTop.sv' 'RamController.sv' 'AdderTree.sv' 'ChipInterface.sv' 'SevenSegmentControl.sv' 'romC_128x1.v' 'multiplier_8816.v' 'romB_128x1.v' 'romA_128x128.v'  -static_dbgen_only -daidir=$1 2>&1
