#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x133659480 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 5;
 .timescale 0 0;
P_0x1336b5780 .param/l "COL_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x1336b57c0 .param/l "IMG_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
P_0x1336b5800 .param/l "IMG_BASE_ADDR" 0 2 102, C4<00110000000001000000000000000000>;
P_0x1336b5840 .param/l "IMG_SIZE" 0 2 12, +C4<00000000000000000000000011111111>;
P_0x1336b5880 .param/l "KERNEL_DEPTH" 0 2 14, +C4<00000000000000000000000000100000>;
P_0x1336b58c0 .param/l "KERN_BASE_ADDR" 0 2 103, C4<00110000000000100000000000000000>;
P_0x1336b5900 .param/l "KERN_CNT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x1336b5940 .param/l "KERN_COL_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x1336b5980 .param/l "LOADED_IMG_SIZE" 0 2 13, +C4<00000000000000000000000001010101>;
P_0x1336b59c0 .param/l "NO_OF_INSTS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x1336b5a00 .param/l "REG_BASE_ADDR" 0 2 100, C4<00110000000000000000000000000000>;
P_0x1336b5a40 .param/l "RESULT_DEPTH" 0 2 15, +C4<00000000000000000000000001010101>;
P_0x1336b5a80 .param/l "RES_BASE_ADDR" 0 2 104, C4<00110000000000110000000000000000>;
P_0x1336b5ac0 .param/l "RSLT_ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x1336b5b00 .param/l "VERBOSE" 0 2 105, +C4<00000000000000000000000000000011>;
v0x134909870_0 .var "clk", 0 0;
v0x134909920_0 .var "cols", 7 0;
v0x1349099d0_0 .var "en_max_pool", 0 0;
v0x134909a80_0 .var/i "i", 31 0;
v0x134909b30 .array "image", 85 0, 23 0;
v0x134909c10_0 .var "img_count", 7 0;
v0x134909cc0 .array "img_names", 0 1, 47 0;
v0x134909d60_0 .var/i "iter", 31 0;
v0x134909e10_0 .var "kern_addr_mode", 0 0;
v0x134909f20_0 .var "kern_cols", 2 0;
v0x134909fc0 .array "kernels", 31 0, 23 0;
v0x13490a060_0 .var "kerns", 2 0;
v0x13490a110 .array "loaded_img", 255 0, 7 0;
v0x13490a1b0_0 .var "loaded_img_string", 511 0;
v0x13490a260_0 .var "mask", 2 0;
v0x13490a310_0 .var "reset", 0 0;
v0x13490a3b0 .array "result", 85 0, 19 0;
v0x13490a540_0 .var "result_cols", 7 0;
v0x13490a5d0 .array "result_sim", 85 0, 19 0;
v0x13490a660_0 .var/i "run_count", 31 0;
v0x13490a710_0 .var "shift", 3 0;
v0x13490a7c0_0 .var "stride", 7 0;
v0x13490a870_0 .var "wb_clk_i", 0 0;
v0x13490a900_0 .var "wb_rst_i", 0 0;
v0x13490a990_0 .net "wbs_ack_o", 0 0, L_0x13490b010;  1 drivers
v0x13490aa40_0 .var "wbs_adr_i", 31 0;
v0x13490aad0_0 .var "wbs_cyc_i", 0 0;
v0x13490ab60_0 .var "wbs_dat_i", 31 0;
v0x13490abf0_0 .net "wbs_dat_o", 31 0, v0x134908680_0;  1 drivers
v0x13490ac80_0 .var "wbs_sel_i", 3 0;
v0x13490ad10_0 .var "wbs_stb_i", 0 0;
v0x13490ada0_0 .var "wbs_we_i", 0 0;
E_0x13363b210 .event anyedge, v0x13490a310_0;
E_0x1336245c0 .event anyedge, v0x134909870_0;
S_0x1336595f0 .scope task, "calculate_results" "calculate_results" 2 303, 2 303 0, S_0x133659480;
 .timescale 0 0;
v0x13363c520_0 .var/i "c", 31 0;
v0x1336bab40 .array "conv_result", 85 0, 20 0;
v0x1336babe0_0 .var/i "kc", 31 0;
v0x1336bac80_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336bac80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13363c520_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x1336bab40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336babe0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x1336babe0_0;
    %load/vec4 v0x134909f20_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1336bab40, 4;
    %load/vec4 v0x13490a260_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x1336babe0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x134909b30, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x1336bac80_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x134909e10_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x1336babe0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x134909fc0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x13490a260_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x1336babe0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x134909b30, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x1336bac80_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x134909e10_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x1336babe0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x134909fc0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x13490a260_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x1336babe0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x134909b30, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x1336bac80_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x134909e10_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x1336babe0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x134909fc0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x1336bab40, 4, 0;
    %load/vec4 v0x1336babe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1336babe0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1336bab40, 4;
    %vpi_call 2 325 "$display", "conv_result[%2d] = %10d", S<1,vec4,u32>, S<0,vec4,u21> {2 0 0};
    %load/vec4 v0x13363c520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13363c520_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x1336bac80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1336bac80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x1349099d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336bac80_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13363c520_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13363c520_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1336bab40, 4;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13363c520_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1336bab40, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13363c520_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1336bab40, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13363c520_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1336bab40, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13363c520_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x13490a5d0, 4, 0;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13363c520_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x1336bac80_0;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13363c520_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13490a5d0, 4;
    %vpi_call 2 339 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u20> {2 0 0};
    %load/vec4 v0x13363c520_0;
    %addi 2, 0, 32;
    %store/vec4 v0x13363c520_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x1336bac80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1336bac80_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13363c520_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x13363c520_0;
    %load/vec4 v0x13490a540_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x13363c520_0;
    %load/vec4a v0x1336bab40, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x13363c520_0;
    %store/vec4a v0x13490a5d0, 4, 0;
    %vpi_call 2 346 "$display", "result_sim[%0d] = %0d", v0x13363c520_0, &A<v0x13490a5d0, v0x13363c520_0 > {0 0 0};
    %load/vec4 v0x13363c520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13363c520_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x1336bad30 .scope task, "compare_results" "compare_results" 2 270, 2 270 0, S_0x133659480;
 .timescale 0 0;
v0x1336baf00_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336baf00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x134909a80_0;
    %load/vec4 v0x13490a540_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x13490a3b0, 4;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x13490a5d0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x1336baf00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1336baf00_0, 0, 32;
    %vpi_call 2 279 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x13490a3b0, v0x134909a80_0 >, &A<v0x13490a5d0, v0x134909a80_0 >, v0x134909a80_0, v0x1336baf00_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 283 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x13490a3b0, v0x134909a80_0 >, &A<v0x13490a5d0, v0x134909a80_0 >, v0x134909a80_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x1336baf00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 287 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x1336bafb0 .scope task, "config_hw" "config_hw" 2 420, 2 420 0, S_0x133659480;
 .timescale 0 0;
v0x1336bb190_0 .var "cols_in", 7 0;
v0x1336bb240_0 .var "en_max_pool_in", 0 0;
v0x1336bb2e0_0 .var "inst_no", 7 0;
v0x1336bb3a0_0 .var "kern_addr_mode_in", 0 0;
v0x1336bb440_0 .var "kern_cols_in", 2 0;
v0x1336bb530_0 .var "kerns_in", 2 0;
v0x1336bb5e0_0 .var "mask_in", 2 0;
v0x1336bb690_0 .var "result_cols_in", 7 0;
v0x1336bb740_0 .var "shift_in", 3 0;
v0x1336bb850_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1336bb2e0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x134909230_0, 0, 32;
    %load/vec4 v0x1336bb440_0;
    %pad/u 32;
    %load/vec4 v0x1336bb190_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1336bb530_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1336bb850_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1349092c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x134909070;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1336bb2e0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x134909230_0, 0, 32;
    %load/vec4 v0x1336bb690_0;
    %pad/u 32;
    %load/vec4 v0x1336bb740_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1336bb3a0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1336bb240_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1336bb5e0_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1349092c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x134909070;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1336bb2e0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x134909230_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1349092c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x134909070;
    %join;
    %end;
S_0x1336bb900 .scope task, "config_test" "config_test" 2 173, 2 173 0, S_0x133659480;
 .timescale 0 0;
v0x1336bbac0_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x1336bbac0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x134909f20_0, 0, 3;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x134909920_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x13490a060_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13490a7c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134909e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13490a710_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1349099d0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13490a260_0, 0, 3;
    %load/vec4 v0x1349099d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x13490a540_0, 0, 8;
    %pushi/vec4 3420208, 0, 32; draw_string_vec4
    %pushi/vec4 14649, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134909cc0, 4, 0;
    %pushi/vec4 3291188, 0, 32; draw_string_vec4
    %pushi/vec4 13623, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134909cc0, 4, 0;
    %vpi_call 2 194 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x1336bbac0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x134909f20_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x134909920_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13490a060_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13490a7c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134909e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13490a710_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1349099d0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13490a260_0, 0, 3;
    %load/vec4 v0x1349099d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x13490a540_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x1336bbac0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x134909f20_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x134909920_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13490a060_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13490a7c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134909e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13490a710_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1349099d0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13490a260_0, 0, 3;
    %load/vec4 v0x1349099d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x13490a540_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x1336bbac0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x134909f20_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x134909920_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13490a060_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13490a7c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134909e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13490a710_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1349099d0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13490a260_0, 0, 3;
    %load/vec4 v0x1349099d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x134909920_0;
    %pad/u 32;
    %load/vec4 v0x13490a060_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x13490a540_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 233 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 234 "$display", "kern_cols        = %0d", v0x134909f20_0 {0 0 0};
    %vpi_call 2 235 "$display", "cols             = %0d", v0x134909920_0 {0 0 0};
    %vpi_call 2 236 "$display", "kerns            = %0d", v0x13490a060_0 {0 0 0};
    %vpi_call 2 237 "$display", "stride           = %0d", v0x13490a7c0_0 {0 0 0};
    %vpi_call 2 238 "$display", "kern_addr_mode   = %0d", v0x134909e10_0 {0 0 0};
    %vpi_call 2 239 "$display", "shift            = %0d", v0x13490a710_0 {0 0 0};
    %vpi_call 2 240 "$display", "en_max_pool      = %0d", v0x1349099d0_0 {0 0 0};
    %vpi_call 2 241 "$display", "mask             = %0d", v0x13490a260_0 {0 0 0};
    %vpi_call 2 242 "$display", "result_cols      = %0d", v0x13490a540_0 {0 0 0};
    %vpi_call 2 243 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x1336bbb80 .scope task, "load_data" "load_data" 2 352, 2 352 0, S_0x133659480;
 .timescale 0 0;
v0x1336bbd40_0 .var "img_name", 39 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 774778670, 0, 32; draw_string_vec4
    %pushi/vec4 774843950, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 795700841, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937006434, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768828788, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1918986606, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768843055, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12335, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %load/vec4 v0x1336bbd40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 512;
    %store/vec4 v0x13490a1b0_0, 0, 512;
    %vpi_call 2 360 "$readmemb", v0x13490a1b0_0, v0x13490a110 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x134909a80_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_4.39, 5;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x13490a110, 4;
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13490a110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x134909a80_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13490a110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x134909a80_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x134909b30, 4, 0;
    %load/vec4 v0x134909a80_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %load/vec4 v0x134909a80_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x134909b30, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x134909a80_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x134909b30, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x134909a80_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x134909b30, 4;
    %parti/s 8, 16, 6;
    %vpi_call 2 372 "$display", "image[%2d] = %3d %3d %3d", S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x134909a80_0;
    %addi 3, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x134909a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x134909a80_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x134909a80_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x134909a80_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x134909a80_0;
    %store/vec4a v0x134909fc0, 4, 0;
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %end;
S_0x1336bbe00 .scope task, "poll_done" "poll_done" 2 247, 2 247 0, S_0x133659480;
 .timescale 0 0;
v0x1336bc020_0 .var/i "cnt", 31 0;
v0x1336bc0e0_0 .var "data_", 31 0;
v0x1336bc180_0 .var "inst_no", 7 0;
E_0x1336bbfc0 .event posedge, v0x134909870_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336bc0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336bc020_0, 0, 32;
T_5.42 ;
    %load/vec4 v0x1336bc0e0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1336bc180_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x134908f50_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x134908d60;
    %join;
    %load/vec4 v0x134908fe0_0;
    %store/vec4 v0x1336bc0e0_0, 0, 32;
    %load/vec4 v0x1336bc020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1336bc020_0, 0, 32;
    %load/vec4 v0x1336bc020_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %vpi_call 2 262 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 263 "$finish" {0 0 0};
T_5.44 ;
    %pushi/vec4 10, 0, 32;
T_5.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.47, 5;
    %jmp/1 T_5.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1336bbfc0;
    %jmp T_5.46;
T_5.47 ;
    %pop/vec4 1;
    %jmp T_5.42;
T_5.43 ;
    %end;
S_0x1336bc230 .scope task, "readback_results" "readback_results" 2 291, 2 291 0, S_0x133659480;
 .timescale 0 0;
v0x1336bc3f0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x134909a80_0;
    %load/vec4 v0x13490a540_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.49, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x1336bc3f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x134909a80_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x134908f50_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x134908d60;
    %join;
    %load/vec4 v0x134908fe0_0;
    %pad/u 20;
    %ix/getv/s 4, v0x134909a80_0;
    %store/vec4a v0x13490a3b0, 4, 0;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x1336bc3f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x134909a80_0;
    %muli 4, 0, 32;
    %add;
    %vpi_call 2 297 "$display", "addr = %4h ; result[%2d] --> %10d\012", S<0,vec4,u32>, v0x134909a80_0, &A<v0x13490a3b0, v0x134909a80_0 > {1 0 0};
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x1336bc4b0 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 71, 3 3 0, S_0x133659480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1336bc670 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1336bc6b0 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x1336bc6f0 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x1336bc730 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x1336bc770 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1336bc7b0 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
L_0x13490ae30 .functor OR 1, v0x1336cd8d0_0, v0x1336df4c0_0, C4<0>, C4<0>;
L_0x13490af20 .functor OR 1, L_0x13490ae30, v0x1336f1060_0, C4<0>, C4<0>;
L_0x13490b010 .functor OR 1, L_0x13490af20, v0x134906d60_0, C4<0>, C4<0>;
v0x134907c90_0 .net *"_ivl_0", 0 0, L_0x13490ae30;  1 drivers
v0x134907d30_0 .net *"_ivl_2", 0 0, L_0x13490af20;  1 drivers
v0x134907dd0_0 .var "addr_r", 1 0;
v0x134907e60_0 .net "wb_clk_i", 0 0, v0x13490a870_0;  1 drivers
v0x134907f70_0 .net "wb_rst_i", 0 0, v0x13490a900_0;  1 drivers
v0x134908080_0 .net "wbs_ack_o", 0 0, L_0x13490b010;  alias, 1 drivers
v0x134908110_0 .net "wbs_ack_out_0", 0 0, v0x1336cd8d0_0;  1 drivers
v0x1349081a0_0 .net "wbs_ack_out_1", 0 0, v0x1336df4c0_0;  1 drivers
v0x134908230_0 .net "wbs_ack_out_2", 0 0, v0x1336f1060_0;  1 drivers
v0x134908340_0 .net "wbs_ack_out_3", 0 0, v0x134906d60_0;  1 drivers
v0x1349083d0_0 .net "wbs_adr_i", 31 0, v0x13490aa40_0;  1 drivers
v0x1349084e0_0 .net "wbs_cyc_i", 0 0, v0x13490aad0_0;  1 drivers
v0x1349085f0_0 .net "wbs_dat_i", 31 0, v0x13490ab60_0;  1 drivers
v0x134908680_0 .var "wbs_dat_o", 31 0;
v0x134908710_0 .net "wbs_dat_out_0", 31 0, L_0x13490b730;  1 drivers
v0x1349087a0_0 .net "wbs_dat_out_1", 31 0, L_0x13490f850;  1 drivers
v0x134908830_0 .net "wbs_dat_out_2", 31 0, L_0x134913d20;  1 drivers
v0x1349089c0_0 .net "wbs_dat_out_3", 31 0, L_0x134917c30;  1 drivers
v0x134908a50_0 .net "wbs_sel_i", 3 0, v0x13490ac80_0;  1 drivers
v0x134908ae0_0 .net "wbs_stb_i", 0 0, v0x13490ad10_0;  1 drivers
v0x134908bf0_0 .net "wbs_we_i", 0 0, v0x13490ada0_0;  1 drivers
E_0x1336bcbf0/0 .event anyedge, v0x134907dd0_0, v0x1336ce280_0, v0x1336dfe70_0, v0x1336f1b90_0;
E_0x1336bcbf0/1 .event anyedge, v0x134907710_0;
E_0x1336bcbf0 .event/or E_0x1336bcbf0/0, E_0x1336bcbf0/1;
E_0x1336bcc70 .event posedge, v0x1336cca30_0;
S_0x1336bccc0 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x1336bc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1336bce90 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1336bced0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x1336bcf10 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1336bcf50 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1336bcf90 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x1336bcfd0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1336bd010 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1336bd050 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x1336bd090 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x1336bd0d0 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x13490b140 .functor BUFZ 1, v0x13490a870_0, C4<0>, C4<0>, C4<0>;
L_0x13490b1b0 .functor BUFZ 1, v0x13490a900_0, C4<0>, C4<0>, C4<0>;
L_0x13490b570 .functor AND 1, L_0x13490b450, v0x13490aad0_0, C4<1>, C4<1>;
L_0x13490b640 .functor AND 1, L_0x13490b570, v0x13490ad10_0, C4<1>, C4<1>;
L_0x13490b730 .functor BUFZ 32, v0x1336cd830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13490bbf0 .functor AND 1, L_0x13490bab0, L_0x13490b640, C4<1>, C4<1>;
L_0x13490bd20 .functor AND 1, L_0x13490bbf0, v0x13490ada0_0, C4<1>, C4<1>;
L_0x13490c200 .functor AND 1, L_0x13490c090, L_0x13490b640, C4<1>, C4<1>;
L_0x13490c2c0 .functor AND 1, L_0x13490c200, v0x13490ada0_0, C4<1>, C4<1>;
L_0x13490c670 .functor AND 1, L_0x13490c590, L_0x13490b640, C4<1>, C4<1>;
L_0x13490c800 .functor AND 1, L_0x13490c670, v0x13490ada0_0, C4<1>, C4<1>;
L_0x13490cc70 .functor AND 1, L_0x13490cb90, L_0x13490b640, C4<1>, C4<1>;
L_0x13490cd90 .functor AND 1, L_0x13490cc70, v0x13490ada0_0, C4<1>, C4<1>;
L_0x13490e420 .functor OR 1, L_0x13490b1b0, L_0x13490d140, C4<0>, C4<0>;
L_0x13490ed50 .functor NOT 1, v0x1336c3080_0, C4<0>, C4<0>, C4<0>;
L_0x13490f040 .functor AND 1, v0x1336c5430_0, L_0x13490ed50, C4<1>, C4<1>;
L_0x138088058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x1336cb240_0 .net/2u *"_ivl_10", 32 0, L_0x138088058;  1 drivers
v0x1336cb2e0_0 .net *"_ivl_105", 13 0, L_0x13490ea60;  1 drivers
L_0x138088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336cb380_0 .net *"_ivl_111", 1 0, L_0x138088370;  1 drivers
v0x1336cb410_0 .net *"_ivl_113", 0 0, L_0x13490ed50;  1 drivers
v0x1336cb4c0_0 .net *"_ivl_118", 13 0, L_0x13490f140;  1 drivers
v0x1336cb5b0_0 .net *"_ivl_12", 0 0, L_0x13490b450;  1 drivers
v0x1336cb650_0 .net *"_ivl_14", 0 0, L_0x13490b570;  1 drivers
v0x1336cb700_0 .net *"_ivl_23", 1 0, L_0x13490b880;  1 drivers
v0x1336cb7b0_0 .net *"_ivl_24", 31 0, L_0x13490b920;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336cb8c0_0 .net *"_ivl_27", 29 0, L_0x1380880a0;  1 drivers
L_0x1380880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336cb970_0 .net/2u *"_ivl_28", 31 0, L_0x1380880e8;  1 drivers
v0x1336cba20_0 .net *"_ivl_30", 0 0, L_0x13490bab0;  1 drivers
v0x1336cbac0_0 .net *"_ivl_32", 0 0, L_0x13490bbf0;  1 drivers
v0x1336cbb70_0 .net *"_ivl_37", 2 0, L_0x13490bdd0;  1 drivers
v0x1336cbc20_0 .net *"_ivl_38", 31 0, L_0x13490bfb0;  1 drivers
L_0x138088130 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336cbcd0_0 .net *"_ivl_41", 28 0, L_0x138088130;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1336cbd80_0 .net/2u *"_ivl_42", 31 0, L_0x138088178;  1 drivers
v0x1336cbf10_0 .net *"_ivl_44", 0 0, L_0x13490c090;  1 drivers
v0x1336cbfa0_0 .net *"_ivl_46", 0 0, L_0x13490c200;  1 drivers
v0x1336cc040_0 .net *"_ivl_5", 7 0, L_0x13490b220;  1 drivers
v0x1336cc0f0_0 .net *"_ivl_51", 1 0, L_0x13490c370;  1 drivers
v0x1336cc1a0_0 .net *"_ivl_52", 31 0, L_0x13490c410;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336cc250_0 .net *"_ivl_55", 29 0, L_0x1380881c0;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1336cc300_0 .net/2u *"_ivl_56", 31 0, L_0x138088208;  1 drivers
v0x1336cc3b0_0 .net *"_ivl_58", 0 0, L_0x13490c590;  1 drivers
v0x1336cc450_0 .net *"_ivl_6", 32 0, L_0x13490b2c0;  1 drivers
v0x1336cc500_0 .net *"_ivl_60", 0 0, L_0x13490c670;  1 drivers
v0x1336cc5b0_0 .net *"_ivl_65", 1 0, L_0x13490c970;  1 drivers
v0x1336cc660_0 .net *"_ivl_66", 31 0, L_0x13490ca10;  1 drivers
L_0x138088250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336cc710_0 .net *"_ivl_69", 29 0, L_0x138088250;  1 drivers
L_0x138088298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1336cc7c0_0 .net/2u *"_ivl_70", 31 0, L_0x138088298;  1 drivers
v0x1336cc870_0 .net *"_ivl_72", 0 0, L_0x13490cb90;  1 drivers
v0x1336cc910_0 .net *"_ivl_74", 0 0, L_0x13490cc70;  1 drivers
v0x1336cbe30_0 .net *"_ivl_83", 5 0, L_0x13490e610;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336ccba0_0 .net *"_ivl_87", 1 0, L_0x1380882e0;  1 drivers
L_0x138088010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336ccc30_0 .net *"_ivl_9", 24 0, L_0x138088010;  1 drivers
v0x1336cccd0_0 .net *"_ivl_90", 5 0, L_0x13490e7e0;  1 drivers
L_0x138088328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336ccd80_0 .net *"_ivl_94", 1 0, L_0x138088328;  1 drivers
v0x1336cce30_0 .net *"_ivl_99", 13 0, L_0x13490e880;  1 drivers
v0x1336ccee0_0 .net "accum_ovrflow", 0 0, v0x1336c8210_0;  1 drivers
v0x1336ccf70_0 .net "clk", 0 0, L_0x13490b140;  1 drivers
v0x1336cd000_0 .net "cols", 7 0, L_0x13490d380;  1 drivers
v0x1336cd0a0_0 .net "data_out_regs", 31 0, v0x1336be480_0;  1 drivers
v0x1336cd180_0 .net "data_out_result", 19 0, v0x1336cafa0_0;  1 drivers
v0x1336cd210_0 .net "done", 0 0, v0x1336c3080_0;  1 drivers
v0x1336cd2a0_0 .net "en_max_pool", 0 0, L_0x13490da70;  1 drivers
v0x1336cd3b0_0 .net "img_addr", 7 0, v0x1336c3590_0;  1 drivers
v0x1336cd440_0 .net "img_data", 23 0, v0x1336c02a0_0;  1 drivers
v0x1336cd4d0_0 .net "kern_addr", 5 0, v0x1336c3770_0;  1 drivers
v0x1336cd560_0 .net "kern_addr_mode", 0 0, L_0x13490d8f0;  1 drivers
v0x1336cd5f0_0 .net "kern_cols", 2 0, L_0x13490d260;  1 drivers
v0x1336cd680_0 .net "kern_data", 23 0, v0x1336c0c90_0;  1 drivers
v0x1336cd710_0 .net "kerns", 2 0, L_0x13490d520;  1 drivers
v0x1336cd7a0_0 .net "mask", 2 0, L_0x13490db10;  1 drivers
v0x1336cd830_0 .var "rdata", 31 0;
v0x1336cd8d0_0 .var "ready", 0 0;
v0x1336cd970_0 .net "reset", 0 0, L_0x13490b1b0;  1 drivers
v0x1336cda40_0 .net "result_addr", 7 0, v0x1336c3b30_0;  1 drivers
v0x1336cdad0_0 .net "result_cols", 7 0, L_0x13490d6e0;  1 drivers
v0x1336cdb60_0 .net "result_data", 19 0, v0x1336c4ec0_0;  1 drivers
v0x1336cdc70_0 .net "result_valid", 0 0, v0x1336c5430_0;  1 drivers
v0x1336cdd80_0 .net "shift", 3 0, L_0x13490d7d0;  1 drivers
v0x1336cde90_0 .net "soft_reset", 0 0, L_0x13490d140;  1 drivers
v0x1336cdf20_0 .net "start", 0 0, L_0x13490d0a0;  1 drivers
v0x1336cdfb0_0 .net "stride", 7 0, L_0x13490d640;  1 drivers
v0x1336cc9a0_0 .net "valid", 0 0, L_0x13490b640;  1 drivers
v0x1336cca30_0 .net "wb_clk_i", 0 0, v0x13490a870_0;  alias, 1 drivers
v0x1336ccac0_0 .net "wb_rst_i", 0 0, v0x13490a900_0;  alias, 1 drivers
v0x1336ce040_0 .net "wbs_ack_o", 0 0, v0x1336cd8d0_0;  alias, 1 drivers
v0x1336ce0d0_0 .net "wbs_adr_i", 31 0, v0x13490aa40_0;  alias, 1 drivers
v0x1336ce160_0 .net "wbs_cyc_i", 0 0, v0x13490aad0_0;  alias, 1 drivers
v0x1336ce1f0_0 .net "wbs_dat_i", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336ce280_0 .net "wbs_dat_o", 31 0, L_0x13490b730;  alias, 1 drivers
v0x1336ce320_0 .net "wbs_sel_i", 3 0, v0x13490ac80_0;  alias, 1 drivers
v0x1336ce3d0_0 .net "wbs_stb_i", 0 0, v0x13490ad10_0;  alias, 1 drivers
v0x1336ce470_0 .net "wbs_we_i", 0 0, v0x13490ada0_0;  alias, 1 drivers
v0x1336ce510_0 .net "we_img_ram", 0 0, L_0x13490c2c0;  1 drivers
v0x1336ce5a0_0 .net "we_kern_ram", 0 0, L_0x13490c800;  1 drivers
v0x1336ce650_0 .net "we_regs", 0 0, L_0x13490bd20;  1 drivers
v0x1336ce720_0 .net "we_res_ram", 0 0, L_0x13490cd90;  1 drivers
L_0x13490b220 .part v0x13490aa40_0, 24, 8;
L_0x13490b2c0 .concat [ 8 25 0 0], L_0x13490b220, L_0x138088010;
L_0x13490b450 .cmp/eq 33, L_0x13490b2c0, L_0x138088058;
L_0x13490b880 .part v0x13490aa40_0, 16, 2;
L_0x13490b920 .concat [ 2 30 0 0], L_0x13490b880, L_0x1380880a0;
L_0x13490bab0 .cmp/eq 32, L_0x13490b920, L_0x1380880e8;
L_0x13490bdd0 .part v0x13490aa40_0, 16, 3;
L_0x13490bfb0 .concat [ 3 29 0 0], L_0x13490bdd0, L_0x138088130;
L_0x13490c090 .cmp/eq 32, L_0x13490bfb0, L_0x138088178;
L_0x13490c370 .part v0x13490aa40_0, 16, 2;
L_0x13490c410 .concat [ 2 30 0 0], L_0x13490c370, L_0x1380881c0;
L_0x13490c590 .cmp/eq 32, L_0x13490c410, L_0x138088208;
L_0x13490c970 .part v0x13490aa40_0, 16, 2;
L_0x13490ca10 .concat [ 2 30 0 0], L_0x13490c970, L_0x138088250;
L_0x13490cb90 .cmp/eq 32, L_0x13490ca10, L_0x138088298;
L_0x13490dca0 .part v0x13490aa40_0, 2, 2;
L_0x13490e610 .part L_0x13490d640, 0, 6;
L_0x13490e740 .concat [ 6 2 0 0], L_0x13490e610, L_0x1380882e0;
L_0x13490e7e0 .part L_0x13490d6e0, 0, 6;
L_0x13490e920 .concat [ 6 2 0 0], L_0x13490e7e0, L_0x138088328;
L_0x13490e9c0 .part v0x13490ab60_0, 0, 24;
L_0x13490e880 .part v0x13490aa40_0, 2, 14;
L_0x13490eb10 .part L_0x13490e880, 0, 8;
L_0x13490ecb0 .part v0x13490ab60_0, 0, 24;
L_0x13490ea60 .part v0x13490aa40_0, 2, 14;
L_0x13490ee20 .part L_0x13490ea60, 0, 8;
L_0x13490eec0 .concat [ 6 2 0 0], v0x1336c3770_0, L_0x138088370;
L_0x13490f140 .part v0x13490aa40_0, 2, 14;
L_0x13490f1e0 .part L_0x13490f140, 0, 8;
S_0x1336bd5d0 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x1336bccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1336bd790 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1336beaa0_0 .net *"_ivl_6", 29 0, L_0x13490ce20;  1 drivers
v0x1336beb60_0 .net "accum_ovrflow", 0 0, v0x1336c8210_0;  alias, 1 drivers
v0x1336bec00_0 .net "addr", 1 0, L_0x13490dca0;  1 drivers
v0x1336bec90_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336bed20_0 .net "cols", 7 0, L_0x13490d380;  alias, 1 drivers
v0x1336bedf0_0 .net "data_in", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336bee80_0 .net "data_out", 31 0, v0x1336be480_0;  alias, 1 drivers
v0x1336bef30_0 .net "done", 0 0, v0x1336c3080_0;  alias, 1 drivers
v0x1336befc0_0 .net "en_max_pool", 0 0, L_0x13490da70;  alias, 1 drivers
v0x1336bf0e0_0 .net "kern_addr_mode", 0 0, L_0x13490d8f0;  alias, 1 drivers
v0x1336bf180_0 .net "kern_cols", 2 0, L_0x13490d260;  alias, 1 drivers
v0x1336bf230_0 .net "kerns", 2 0, L_0x13490d520;  alias, 1 drivers
v0x1336bf2e0_0 .net "mask", 2 0, L_0x13490db10;  alias, 1 drivers
v0x1336bf390 .array "regs", 4 0;
v0x1336bf390_0 .net v0x1336bf390 0, 31 0, v0x1336be140_0; 1 drivers
v0x1336bf390_1 .net v0x1336bf390 1, 31 0, v0x1336be1d0_0; 1 drivers
v0x1336bf390_2 .net v0x1336bf390 2, 31 0, v0x1336be260_0; 1 drivers
v0x1336bf390_3 .net v0x1336bf390 3, 31 0, v0x1336be330_0; 1 drivers
o0x138050a30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1336bf390_4 .net v0x1336bf390 4, 31 0, o0x138050a30; 0 drivers
v0x1336bf500_0 .net "reset", 0 0, L_0x13490b1b0;  alias, 1 drivers
v0x1336bf590_0 .net "result_cols", 7 0, L_0x13490d6e0;  alias, 1 drivers
v0x1336bf620_0 .net "shift", 3 0, L_0x13490d7d0;  alias, 1 drivers
v0x1336bf7b0_0 .net "soft_reset", 0 0, L_0x13490d140;  alias, 1 drivers
v0x1336bf840_0 .net "start", 0 0, L_0x13490d0a0;  alias, 1 drivers
v0x1336bf8e0_0 .net "stride", 7 0, L_0x13490d640;  alias, 1 drivers
v0x1336bf990_0 .net "wr_en", 0 0, L_0x13490bd20;  alias, 1 drivers
L_0x13490ce20 .part v0x1336be140_0, 2, 30;
L_0x13490cf00 .concat [ 1 1 30 0], v0x1336c3080_0, v0x1336c8210_0, L_0x13490ce20;
L_0x13490d0a0 .part v0x1336be140_0, 2, 1;
L_0x13490d140 .part v0x1336be140_0, 3, 1;
L_0x13490d260 .part v0x1336be1d0_0, 0, 3;
L_0x13490d380 .part v0x1336be1d0_0, 8, 8;
L_0x13490d520 .part v0x1336be1d0_0, 16, 3;
L_0x13490d640 .part v0x1336be1d0_0, 24, 8;
L_0x13490d6e0 .part v0x1336be260_0, 0, 8;
L_0x13490d7d0 .part v0x1336be260_0, 8, 4;
L_0x13490d8f0 .part v0x1336be260_0, 16, 1;
L_0x13490da70 .part v0x1336be260_0, 17, 1;
L_0x13490db10 .part v0x1336be260_0, 18, 3;
S_0x1336bdb00 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x1336bd5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1336bdcc0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x1336bdfe0_0 .net "addr", 1 0, L_0x13490dca0;  alias, 1 drivers
v0x1336be0a0_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336be140_0 .var "ctrl0", 31 0;
v0x1336be1d0_0 .var "ctrl1", 31 0;
v0x1336be260_0 .var "ctrl2", 31 0;
v0x1336be330_0 .var "ctrl3", 31 0;
v0x1336be3d0_0 .net "data_in", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336be480_0 .var "data_out", 31 0;
v0x1336be530_0 .net "reset", 0 0, L_0x13490b1b0;  alias, 1 drivers
v0x1336be640_0 .net "status0", 31 0, L_0x13490cf00;  1 drivers
v0x1336be6e0_0 .net "status1", 31 0, v0x1336be1d0_0;  alias, 1 drivers
v0x1336be7a0_0 .net "status2", 31 0, v0x1336be260_0;  alias, 1 drivers
v0x1336be830_0 .net "status3", 31 0, v0x1336be330_0;  alias, 1 drivers
v0x1336be8c0_0 .net "wr_en", 0 0, L_0x13490bd20;  alias, 1 drivers
E_0x1336bdf20/0 .event anyedge, v0x1336bdfe0_0, v0x1336be640_0, v0x1336be1d0_0, v0x1336be260_0;
E_0x1336bdf20/1 .event anyedge, v0x1336be330_0;
E_0x1336bdf20 .event/or E_0x1336bdf20/0, E_0x1336bdf20/1;
E_0x1336bdf90 .event posedge, v0x1336be0a0_0;
S_0x1336bfb80 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x1336bccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336bd890 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336bd8d0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1336bff60_0 .net "adr_r", 7 0, v0x1336c3590_0;  alias, 1 drivers
v0x1336c0010_0 .net "adr_w", 7 0, L_0x13490eb10;  1 drivers
v0x1336c00b0_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c0140_0 .net "dat_i", 23 0, L_0x13490e9c0;  1 drivers
v0x1336c01d0_0 .var "dat_o", 23 0;
v0x1336c02a0_0 .var "dat_o2", 23 0;
v0x1336c0350 .array "r", 255 0, 23 0;
v0x1336c03f0_0 .net "we", 0 0, L_0x13490c2c0;  alias, 1 drivers
S_0x1336c0540 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x1336bccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336c0700 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336c0740 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1336c0970_0 .net "adr_r", 7 0, L_0x13490eec0;  1 drivers
v0x1336c0a20_0 .net "adr_w", 7 0, L_0x13490ee20;  1 drivers
v0x1336c0ac0_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c0b50_0 .net "dat_i", 23 0, L_0x13490ecb0;  1 drivers
v0x1336c0be0_0 .var "dat_o", 23 0;
v0x1336c0c90_0 .var "dat_o2", 23 0;
v0x1336c0d40 .array "r", 255 0, 23 0;
v0x1336c0de0_0 .net "we", 0 0, L_0x13490c800;  alias, 1 drivers
S_0x1336c0f30 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x1336bccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1336c10f0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1336c1130 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x1336c1170 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1336c11b0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1336c11f0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1336c1230 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1336c1270 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x1336c12b0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x1336c12f0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1336c9660_0 .net "accum_ovrflow", 0 0, v0x1336c8210_0;  alias, 1 drivers
v0x1336c9740_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c97d0_0 .net "clr_col_cnt", 0 0, v0x1336c2a10_0;  1 drivers
v0x1336c9860_0 .net "clr_k_col_cnt", 0 0, v0x1336c2be0_0;  1 drivers
v0x1336c98f0_0 .net "cols", 7 0, L_0x13490d380;  alias, 1 drivers
v0x1336c99c0_0 .net "done", 0 0, v0x1336c3080_0;  alias, 1 drivers
v0x1336c9a90_0 .net "en_max_pool", 0 0, L_0x13490da70;  alias, 1 drivers
v0x1336c9b20_0 .net "img_addr", 7 0, v0x1336c3590_0;  alias, 1 drivers
v0x1336c9bf0_0 .net "img_data", 23 0, v0x1336c02a0_0;  alias, 1 drivers
v0x1336c9d00_0 .net "kern_addr", 5 0, v0x1336c3770_0;  alias, 1 drivers
v0x1336c9d90_0 .net "kern_addr_mode", 0 0, L_0x13490d8f0;  alias, 1 drivers
v0x1336c9e60_0 .net "kern_cols", 2 0, L_0x13490d260;  alias, 1 drivers
v0x1336c9f30_0 .net "kern_data", 23 0, v0x1336c0c90_0;  alias, 1 drivers
v0x1336ca000_0 .net "kerns", 2 0, L_0x13490d520;  alias, 1 drivers
v0x1336ca0d0_0 .net "mask", 2 0, L_0x13490db10;  alias, 1 drivers
v0x1336ca160_0 .net "reset", 0 0, L_0x13490e420;  1 drivers
v0x1336ca1f0_0 .net "result_addr", 7 0, v0x1336c3b30_0;  alias, 1 drivers
v0x1336ca380_0 .net "result_cols", 7 0, L_0x13490e920;  1 drivers
v0x1336ca410_0 .net "result_data", 19 0, v0x1336c4ec0_0;  alias, 1 drivers
v0x1336ca4a0_0 .net "result_valid", 0 0, v0x1336c5430_0;  alias, 1 drivers
v0x1336ca530_0 .net "shift", 3 0, L_0x13490d7d0;  alias, 1 drivers
v0x1336ca5c0_0 .net "start", 0 0, L_0x13490d0a0;  alias, 1 drivers
v0x1336ca6d0_0 .net "stride", 7 0, L_0x13490e740;  1 drivers
S_0x1336c1960 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x1336c0f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1336c1b30 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x1336c1b70 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x1336c1bb0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1336c1bf0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x1336c1c30 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x1336c2970_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c2a10_0 .var "clr_col_cnt", 0 0;
v0x1336c2ab0_0 .var "clr_img_addr", 0 0;
v0x1336c2b40_0 .var "clr_img_st", 0 0;
v0x1336c2be0_0 .var "clr_k_col_cnt", 0 0;
v0x1336c2cc0_0 .var "clr_kerns_cnt", 0 0;
v0x1336c2d50_0 .net "clr_kerns_cnt_d", 7 0, v0x1336c2750_0;  1 drivers
v0x1336c2e00_0 .var "clr_result_addr", 0 0;
v0x1336c2e90_0 .var "col_cnt", 7 0;
v0x1336c2fc0_0 .net "cols", 7 0, L_0x13490d380;  alias, 1 drivers
v0x1336c3080_0 .var "done", 0 0;
v0x1336c3110_0 .var "en_col_cnt", 0 0;
v0x1336c31a0_0 .var "en_img_addr", 0 0;
v0x1336c3230_0 .var "en_img_st", 0 0;
v0x1336c32c0_0 .var "en_k_col_cnt", 0 0;
v0x1336c3350_0 .var "en_kerns_cnt", 0 0;
v0x1336c33f0_0 .net "en_result_addr", 0 0, v0x1336c5430_0;  alias, 1 drivers
v0x1336c3590_0 .var "img_addr", 7 0;
v0x1336c3650_0 .var "img_st", 7 0;
v0x1336c36e0_0 .var "k_col_cnt", 2 0;
v0x1336c3770_0 .var "kern_addr", 5 0;
v0x1336c3800_0 .net "kern_addr_mode", 0 0, L_0x13490d8f0;  alias, 1 drivers
v0x1336c3890_0 .net "kern_cols", 2 0, L_0x13490d260;  alias, 1 drivers
v0x1336c3940_0 .net "kerns", 2 0, L_0x13490d520;  alias, 1 drivers
v0x1336c39f0_0 .var "kerns_cnt", 2 0;
v0x1336c3a80_0 .net "reset", 0 0, L_0x13490e420;  alias, 1 drivers
v0x1336c3b30_0 .var "result_addr", 7 0;
v0x1336c3bd0_0 .net "result_cols", 7 0, L_0x13490e920;  alias, 1 drivers
v0x1336c3c80_0 .net "start", 0 0, L_0x13490d0a0;  alias, 1 drivers
v0x1336c3d30_0 .var "start_d", 0 0;
v0x1336c3dc0_0 .var "start_pedge", 0 0;
v0x1336c3e60_0 .net "stride", 7 0, L_0x13490e740;  alias, 1 drivers
E_0x1336c1fd0 .event anyedge, v0x1336c3b30_0, v0x1336c3bd0_0, v0x1336c33f0_0;
E_0x1336c2040 .event anyedge, v0x1336bf840_0, v0x1336c3d30_0;
E_0x1336c2090 .event anyedge, v0x1336bf0e0_0, v0x1336c39f0_0, v0x1336c36e0_0;
E_0x1336c2110 .event anyedge, v0x1336bf840_0;
E_0x1336c2150 .event anyedge, v0x1336c2be0_0;
E_0x1336c21d0 .event anyedge, v0x1336c2a10_0;
E_0x1336c2220 .event anyedge, v0x1336c39f0_0, v0x1336bf230_0, v0x1336c3350_0;
E_0x1336c22a0 .event anyedge, v0x1336c2e90_0, v0x1336bed20_0, v0x1336c3110_0;
E_0x1336c2300 .event anyedge, v0x1336c36e0_0, v0x1336bf180_0, v0x1336bf840_0;
S_0x1336c2390 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x1336c1960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1336c2260 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1336c26b0_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c2750_0 .var "par_out", 7 0;
v0x1336c27f0_0 .net "reset", 0 0, L_0x13490e420;  alias, 1 drivers
v0x1336c2880_0 .net "ser_in", 0 0, v0x1336c2cc0_0;  1 drivers
S_0x1336c4090 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1336c0f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1336c4260 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x1336c42a0 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x1336c42e0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1336c4320 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1336c4360 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1336c43a0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x1336c43e0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13490e2a0 .functor OR 1, L_0x13490e420, L_0x13490e200, C4<0>, C4<0>;
L_0x13490e3b0 .functor AND 1, v0x1336c8670_0, L_0x13490e310, C4<1>, C4<1>;
v0x1336c80b0_0 .net *"_ivl_13", 0 0, L_0x13490e200;  1 drivers
v0x1336c8170_0 .net *"_ivl_17", 0 0, L_0x13490e310;  1 drivers
v0x1336c8210_0 .var "accum_ovrflow", 0 0;
v0x1336c82e0_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c8370_0 .net "clr_col_cnt", 0 0, v0x1336c2a10_0;  alias, 1 drivers
v0x1336c8480_0 .net "clr_col_cnt_d", 7 0, v0x1336c6bc0_0;  1 drivers
v0x1336c8510_0 .net "clr_k_col_cnt", 0 0, v0x1336c2be0_0;  alias, 1 drivers
v0x1336c85e0_0 .net "clr_k_col_cnt_d", 2 0, v0x1336c7290_0;  1 drivers
v0x1336c8670_0 .var "clr_mult_accum", 0 0;
v0x1336c8780_0 .net "en_max_pool", 0 0, L_0x13490da70;  alias, 1 drivers
v0x1336c8810_0 .net "img_data", 23 0, v0x1336c02a0_0;  alias, 1 drivers
v0x1336c88a0_0 .net "kern_data", 23 0, v0x1336c0c90_0;  alias, 1 drivers
v0x1336c8930_0 .net "mask", 2 0, L_0x13490db10;  alias, 1 drivers
v0x1336c89e0_0 .var "mult_accum", 19 0;
v0x1336c8a90_0 .var "mult_accum_mux", 20 0;
v0x1336c8b20_0 .var "mult_accum_r", 20 0;
v0x1336c8bd0_0 .net "mult_out0", 15 0, v0x1336c5ab0_0;  1 drivers
v0x1336c8d90_0 .var "mult_out0_r", 15 0;
v0x1336c8e20_0 .net "mult_out1", 15 0, v0x1336c60f0_0;  1 drivers
v0x1336c8eb0_0 .var "mult_out1_r", 15 0;
v0x1336c8f40_0 .net "mult_out2", 15 0, v0x1336c6720_0;  1 drivers
v0x1336c8fd0_0 .var "mult_out2_r", 15 0;
v0x1336c9070_0 .net "reset", 0 0, L_0x13490e420;  alias, 1 drivers
v0x1336c9100_0 .net "result_data", 19 0, v0x1336c4ec0_0;  alias, 1 drivers
v0x1336c91c0_0 .net "result_valid", 0 0, v0x1336c5430_0;  alias, 1 drivers
v0x1336c9290_0 .net "shift", 3 0, L_0x13490d7d0;  alias, 1 drivers
v0x1336c9360_0 .net "shift_out", 19 0, v0x1336c7f70_0;  1 drivers
v0x1336c9430_0 .net "start", 0 0, L_0x13490d0a0;  alias, 1 drivers
v0x1336c94c0_0 .net "start_d", 15 0, v0x1336c77c0_0;  1 drivers
E_0x1336c4870 .event anyedge, v0x1336c7290_0, v0x1336c77c0_0;
E_0x1336c48c0 .event anyedge, v0x1336c8b20_0;
E_0x1336c4910 .event anyedge, v0x1336c8670_0, v0x1336c8b20_0;
L_0x13490dd40 .part v0x1336c02a0_0, 0, 8;
L_0x13490de60 .part v0x1336c0c90_0, 0, 8;
L_0x13490df80 .part v0x1336c02a0_0, 8, 8;
L_0x13490e020 .part v0x1336c0c90_0, 8, 8;
L_0x13490e0c0 .part v0x1336c02a0_0, 16, 8;
L_0x13490e160 .part v0x1336c0c90_0, 16, 8;
L_0x13490e200 .part v0x1336c6bc0_0, 3, 1;
L_0x13490e310 .part v0x1336c77c0_0, 2, 1;
S_0x1336c4970 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x1336c4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1336c4ae0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x1336c4d80_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c4e20_0 .net "data_in", 19 0, v0x1336c7f70_0;  alias, 1 drivers
v0x1336c4ec0_0 .var "data_out", 19 0;
v0x1336c4f50_0 .var "data_r", 19 0;
v0x1336c4fe0_0 .net "en_maxpool", 0 0, L_0x13490da70;  alias, 1 drivers
v0x1336c50b0_0 .var "max_pool_out", 19 0;
v0x1336c5140_0 .var "max_pool_valid", 0 0;
v0x1336c51d0_0 .net "reset", 0 0, L_0x13490e2a0;  1 drivers
v0x1336c5270_0 .var "toggle", 0 0;
v0x1336c5390_0 .net "valid_in", 0 0, L_0x13490e3b0;  1 drivers
v0x1336c5430_0 .var "valid_out", 0 0;
E_0x1336c4cd0 .event anyedge, v0x1336c5270_0, v0x1336c5390_0;
E_0x1336c4d30 .event anyedge, v0x1336c4f50_0, v0x1336c4e20_0;
S_0x1336c5540 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1336c4090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336c5710 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336c5750 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336c5950_0 .net "a", 7 0, L_0x13490dd40;  1 drivers
v0x1336c5a10_0 .net "b", 7 0, L_0x13490de60;  1 drivers
v0x1336c5ab0_0 .var "out", 15 0;
E_0x1336c5900 .event anyedge, v0x1336c5950_0, v0x1336c5a10_0;
S_0x1336c5b50 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1336c4090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336c5d10 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336c5d50 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336c5f90_0 .net "a", 7 0, L_0x13490df80;  1 drivers
v0x1336c6050_0 .net "b", 7 0, L_0x13490e020;  1 drivers
v0x1336c60f0_0 .var "out", 15 0;
E_0x1336c5f40 .event anyedge, v0x1336c5f90_0, v0x1336c6050_0;
S_0x1336c6190 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1336c4090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336c6350 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336c6390 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336c65c0_0 .net "a", 7 0, L_0x13490e0c0;  1 drivers
v0x1336c6680_0 .net "b", 7 0, L_0x13490e160;  1 drivers
v0x1336c6720_0 .var "out", 15 0;
E_0x1336c6560 .event anyedge, v0x1336c65c0_0, v0x1336c6680_0;
S_0x1336c67c0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x1336c4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1336c69c0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1336c6b20_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c6bc0_0 .var "par_out", 7 0;
v0x1336c6c60_0 .net "reset", 0 0, L_0x13490e420;  alias, 1 drivers
v0x1336c6cf0_0 .net "ser_in", 0 0, v0x1336c2a10_0;  alias, 1 drivers
S_0x1336c6db0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x1336c4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1336c6f70 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1336c70f0_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c7290_0 .var "par_out", 2 0;
v0x1336c7320_0 .net "reset", 0 0, L_0x13490e420;  alias, 1 drivers
v0x1336c73b0_0 .net "ser_in", 0 0, v0x1336c2be0_0;  alias, 1 drivers
S_0x1336c7440 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x1336c4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1336c75b0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1336c7730_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336c77c0_0 .var "par_out", 15 0;
v0x1336c7860_0 .net "reset", 0 0, L_0x13490e420;  alias, 1 drivers
v0x1336c7970_0 .net "ser_in", 0 0, L_0x13490d0a0;  alias, 1 drivers
S_0x1336c7a00 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x1336c4090;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x1336c7bc0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1336c7c00 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x1336c7c40 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1336c7eb0_0 .net "in", 19 0, v0x1336c89e0_0;  1 drivers
v0x1336c7f70_0 .var "out", 19 0;
v0x1336c8010_0 .net "shift", 3 0, L_0x13490d7d0;  alias, 1 drivers
E_0x1336c7e50 .event anyedge, v0x1336bf620_0, v0x1336c7eb0_0;
S_0x1336ca890 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x1336bccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336c16b0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336c16f0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x1336cac80_0 .net "adr_r", 7 0, L_0x13490f1e0;  1 drivers
v0x1336cad30_0 .net "adr_w", 7 0, v0x1336c3b30_0;  alias, 1 drivers
v0x1336cadd0_0 .net "clk", 0 0, L_0x13490b140;  alias, 1 drivers
v0x1336cae60_0 .net "dat_i", 19 0, v0x1336c4ec0_0;  alias, 1 drivers
v0x1336caef0_0 .var "dat_o", 19 0;
v0x1336cafa0_0 .var "dat_o2", 19 0;
v0x1336cb050 .array "r", 255 0, 19 0;
v0x1336cb0f0_0 .net "we", 0 0, L_0x13490f040;  1 drivers
S_0x1336ce890 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x1336bc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1336cea00 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1336cea40 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x1336cea80 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1336ceac0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1336ceb00 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x1336ceb40 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1336ceb80 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1336cebc0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x1336cec00 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x1336cec40 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x13490f370 .functor BUFZ 1, v0x13490a870_0, C4<0>, C4<0>, C4<0>;
L_0x13490f3e0 .functor BUFZ 1, v0x13490a900_0, C4<0>, C4<0>, C4<0>;
L_0x13490f690 .functor AND 1, L_0x13490f570, v0x13490aad0_0, C4<1>, C4<1>;
L_0x13490f760 .functor AND 1, L_0x13490f690, v0x13490ad10_0, C4<1>, C4<1>;
L_0x13490f850 .functor BUFZ 32, v0x1336df420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13490fe90 .functor AND 1, L_0x13490fdf0, L_0x13490f760, C4<1>, C4<1>;
L_0x13490ffc0 .functor AND 1, L_0x13490fe90, v0x13490ada0_0, C4<1>, C4<1>;
L_0x1349103e0 .functor AND 1, L_0x134910270, L_0x13490f760, C4<1>, C4<1>;
L_0x1349104a0 .functor AND 1, L_0x1349103e0, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134910870 .functor AND 1, L_0x134910750, L_0x13490f760, C4<1>, C4<1>;
L_0x134910a00 .functor AND 1, L_0x134910870, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134910b10 .functor AND 1, L_0x134910c60, L_0x13490f760, C4<1>, C4<1>;
L_0x134910eb0 .functor AND 1, L_0x134910b10, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134912540 .functor OR 1, L_0x13490f3e0, L_0x134911260, C4<0>, C4<0>;
L_0x134912f80 .functor NOT 1, v0x1336d4c70_0, C4<0>, C4<0>, C4<0>;
L_0x134913270 .functor AND 1, v0x1336d7020_0, L_0x134912f80, C4<1>, C4<1>;
L_0x138088400 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x1336dce30_0 .net/2u *"_ivl_10", 32 0, L_0x138088400;  1 drivers
v0x1336dced0_0 .net *"_ivl_105", 13 0, L_0x1336f1a90;  1 drivers
L_0x138088718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336dcf70_0 .net *"_ivl_111", 1 0, L_0x138088718;  1 drivers
v0x1336dd000_0 .net *"_ivl_113", 0 0, L_0x134912f80;  1 drivers
v0x1336dd0b0_0 .net *"_ivl_118", 13 0, L_0x134913370;  1 drivers
v0x1336dd1a0_0 .net *"_ivl_12", 0 0, L_0x13490f570;  1 drivers
v0x1336dd240_0 .net *"_ivl_14", 0 0, L_0x13490f690;  1 drivers
v0x1336dd2f0_0 .net *"_ivl_23", 1 0, L_0x13490f9a0;  1 drivers
v0x1336dd3a0_0 .net *"_ivl_24", 31 0, L_0x13490be70;  1 drivers
L_0x138088448 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336dd4b0_0 .net *"_ivl_27", 29 0, L_0x138088448;  1 drivers
L_0x138088490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336dd560_0 .net/2u *"_ivl_28", 31 0, L_0x138088490;  1 drivers
v0x1336dd610_0 .net *"_ivl_30", 0 0, L_0x13490fdf0;  1 drivers
v0x1336dd6b0_0 .net *"_ivl_32", 0 0, L_0x13490fe90;  1 drivers
v0x1336dd760_0 .net *"_ivl_37", 2 0, L_0x134910070;  1 drivers
v0x1336dd810_0 .net *"_ivl_38", 31 0, L_0x134910150;  1 drivers
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336dd8c0_0 .net *"_ivl_41", 28 0, L_0x1380884d8;  1 drivers
L_0x138088520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1336dd970_0 .net/2u *"_ivl_42", 31 0, L_0x138088520;  1 drivers
v0x1336ddb00_0 .net *"_ivl_44", 0 0, L_0x134910270;  1 drivers
v0x1336ddb90_0 .net *"_ivl_46", 0 0, L_0x1349103e0;  1 drivers
v0x1336ddc30_0 .net *"_ivl_5", 7 0, L_0x13490f450;  1 drivers
v0x1336ddce0_0 .net *"_ivl_51", 1 0, L_0x134910510;  1 drivers
v0x1336ddd90_0 .net *"_ivl_52", 31 0, L_0x1349105b0;  1 drivers
L_0x138088568 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336dde40_0 .net *"_ivl_55", 29 0, L_0x138088568;  1 drivers
L_0x1380885b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1336ddef0_0 .net/2u *"_ivl_56", 31 0, L_0x1380885b0;  1 drivers
v0x1336ddfa0_0 .net *"_ivl_58", 0 0, L_0x134910750;  1 drivers
v0x1336de040_0 .net *"_ivl_6", 32 0, L_0x13490ef60;  1 drivers
v0x1336de0f0_0 .net *"_ivl_60", 0 0, L_0x134910870;  1 drivers
v0x1336de1a0_0 .net *"_ivl_65", 1 0, L_0x134910a70;  1 drivers
v0x1336de250_0 .net *"_ivl_66", 31 0, L_0x134910b80;  1 drivers
L_0x1380885f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336de300_0 .net *"_ivl_69", 29 0, L_0x1380885f8;  1 drivers
L_0x138088640 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1336de3b0_0 .net/2u *"_ivl_70", 31 0, L_0x138088640;  1 drivers
v0x1336de460_0 .net *"_ivl_72", 0 0, L_0x134910c60;  1 drivers
v0x1336de500_0 .net *"_ivl_74", 0 0, L_0x134910b10;  1 drivers
v0x1336dda20_0 .net *"_ivl_83", 5 0, L_0x134912730;  1 drivers
L_0x138088688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336de790_0 .net *"_ivl_87", 1 0, L_0x138088688;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336de820_0 .net *"_ivl_9", 24 0, L_0x1380883b8;  1 drivers
v0x1336de8c0_0 .net *"_ivl_90", 5 0, L_0x134912900;  1 drivers
L_0x1380886d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336de970_0 .net *"_ivl_94", 1 0, L_0x1380886d0;  1 drivers
v0x1336dea20_0 .net *"_ivl_99", 13 0, L_0x1349129a0;  1 drivers
v0x1336dead0_0 .net "accum_ovrflow", 0 0, v0x1336d9e00_0;  1 drivers
v0x1336deb60_0 .net "clk", 0 0, L_0x13490f370;  1 drivers
v0x1336debf0_0 .net "cols", 7 0, L_0x1349114a0;  1 drivers
v0x1336dec90_0 .net "data_out_regs", 31 0, v0x1336d0040_0;  1 drivers
v0x1336ded70_0 .net "data_out_result", 19 0, v0x1336dcb90_0;  1 drivers
v0x1336dee00_0 .net "done", 0 0, v0x1336d4c70_0;  1 drivers
v0x1336dee90_0 .net "en_max_pool", 0 0, L_0x134911b90;  1 drivers
v0x1336defa0_0 .net "img_addr", 7 0, v0x1336d5180_0;  1 drivers
v0x1336df030_0 .net "img_data", 23 0, v0x1336d1e90_0;  1 drivers
v0x1336df0c0_0 .net "kern_addr", 5 0, v0x1336d5360_0;  1 drivers
v0x1336df150_0 .net "kern_addr_mode", 0 0, L_0x134911a10;  1 drivers
v0x1336df1e0_0 .net "kern_cols", 2 0, L_0x134911380;  1 drivers
v0x1336df270_0 .net "kern_data", 23 0, v0x1336d2880_0;  1 drivers
v0x1336df300_0 .net "kerns", 2 0, L_0x134911640;  1 drivers
v0x1336df390_0 .net "mask", 2 0, L_0x134911c30;  1 drivers
v0x1336df420_0 .var "rdata", 31 0;
v0x1336df4c0_0 .var "ready", 0 0;
v0x1336df560_0 .net "reset", 0 0, L_0x13490f3e0;  1 drivers
v0x1336df630_0 .net "result_addr", 7 0, v0x1336d5720_0;  1 drivers
v0x1336df6c0_0 .net "result_cols", 7 0, L_0x134911800;  1 drivers
v0x1336df750_0 .net "result_data", 19 0, v0x1336d6ab0_0;  1 drivers
v0x1336df860_0 .net "result_valid", 0 0, v0x1336d7020_0;  1 drivers
v0x1336df970_0 .net "shift", 3 0, L_0x1349118f0;  1 drivers
v0x1336dfa80_0 .net "soft_reset", 0 0, L_0x134911260;  1 drivers
v0x1336dfb10_0 .net "start", 0 0, L_0x1349111c0;  1 drivers
v0x1336dfba0_0 .net "stride", 7 0, L_0x134911760;  1 drivers
v0x1336de590_0 .net "valid", 0 0, L_0x13490f760;  1 drivers
v0x1336de620_0 .net "wb_clk_i", 0 0, v0x13490a870_0;  alias, 1 drivers
v0x1336de6b0_0 .net "wb_rst_i", 0 0, v0x13490a900_0;  alias, 1 drivers
v0x1336dfc30_0 .net "wbs_ack_o", 0 0, v0x1336df4c0_0;  alias, 1 drivers
v0x1336dfcc0_0 .net "wbs_adr_i", 31 0, v0x13490aa40_0;  alias, 1 drivers
v0x1336dfd50_0 .net "wbs_cyc_i", 0 0, v0x13490aad0_0;  alias, 1 drivers
v0x1336dfde0_0 .net "wbs_dat_i", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336dfe70_0 .net "wbs_dat_o", 31 0, L_0x13490f850;  alias, 1 drivers
v0x1336dff00_0 .net "wbs_sel_i", 3 0, v0x13490ac80_0;  alias, 1 drivers
v0x1336dff90_0 .net "wbs_stb_i", 0 0, v0x13490ad10_0;  alias, 1 drivers
v0x1336e0040_0 .net "wbs_we_i", 0 0, v0x13490ada0_0;  alias, 1 drivers
v0x1336e00f0_0 .net "we_img_ram", 0 0, L_0x1349104a0;  1 drivers
v0x1336e01a0_0 .net "we_kern_ram", 0 0, L_0x134910a00;  1 drivers
v0x1336e0250_0 .net "we_regs", 0 0, L_0x13490ffc0;  1 drivers
v0x1336e0320_0 .net "we_res_ram", 0 0, L_0x134910eb0;  1 drivers
L_0x13490f450 .part v0x13490aa40_0, 24, 8;
L_0x13490ef60 .concat [ 8 25 0 0], L_0x13490f450, L_0x1380883b8;
L_0x13490f570 .cmp/eq 33, L_0x13490ef60, L_0x138088400;
L_0x13490f9a0 .part v0x13490aa40_0, 16, 2;
L_0x13490be70 .concat [ 2 30 0 0], L_0x13490f9a0, L_0x138088448;
L_0x13490fdf0 .cmp/eq 32, L_0x13490be70, L_0x138088490;
L_0x134910070 .part v0x13490aa40_0, 16, 3;
L_0x134910150 .concat [ 3 29 0 0], L_0x134910070, L_0x1380884d8;
L_0x134910270 .cmp/eq 32, L_0x134910150, L_0x138088520;
L_0x134910510 .part v0x13490aa40_0, 16, 2;
L_0x1349105b0 .concat [ 2 30 0 0], L_0x134910510, L_0x138088568;
L_0x134910750 .cmp/eq 32, L_0x1349105b0, L_0x1380885b0;
L_0x134910a70 .part v0x13490aa40_0, 16, 2;
L_0x134910b80 .concat [ 2 30 0 0], L_0x134910a70, L_0x1380885f8;
L_0x134910c60 .cmp/eq 32, L_0x134910b80, L_0x138088640;
L_0x134911dc0 .part v0x13490aa40_0, 2, 2;
L_0x134912730 .part L_0x134911760, 0, 6;
L_0x134912860 .concat [ 6 2 0 0], L_0x134912730, L_0x138088688;
L_0x134912900 .part L_0x134911800, 0, 6;
L_0x134912a40 .concat [ 6 2 0 0], L_0x134912900, L_0x1380886d0;
L_0x134912ae0 .part v0x13490ab60_0, 0, 24;
L_0x1349129a0 .part v0x13490aa40_0, 2, 14;
L_0x134912d80 .part L_0x1349129a0, 0, 8;
L_0x134912ee0 .part v0x13490ab60_0, 0, 24;
L_0x1336f1a90 .part v0x13490aa40_0, 2, 14;
L_0x134913050 .part L_0x1336f1a90, 0, 8;
L_0x1349130f0 .concat [ 6 2 0 0], v0x1336d5360_0, L_0x138088718;
L_0x134913370 .part v0x13490aa40_0, 2, 14;
L_0x134913410 .part L_0x134913370, 0, 8;
S_0x1336cf1c0 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x1336ce890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1336cefc0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1336d0660_0 .net *"_ivl_6", 29 0, L_0x134910f40;  1 drivers
v0x1336d0720_0 .net "accum_ovrflow", 0 0, v0x1336d9e00_0;  alias, 1 drivers
v0x1336d07c0_0 .net "addr", 1 0, L_0x134911dc0;  1 drivers
v0x1336d0850_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d08e0_0 .net "cols", 7 0, L_0x1349114a0;  alias, 1 drivers
v0x1336d09b0_0 .net "data_in", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336d0ac0_0 .net "data_out", 31 0, v0x1336d0040_0;  alias, 1 drivers
v0x1336d0b70_0 .net "done", 0 0, v0x1336d4c70_0;  alias, 1 drivers
v0x1336d0c00_0 .net "en_max_pool", 0 0, L_0x134911b90;  alias, 1 drivers
v0x1336d0d10_0 .net "kern_addr_mode", 0 0, L_0x134911a10;  alias, 1 drivers
v0x1336d0da0_0 .net "kern_cols", 2 0, L_0x134911380;  alias, 1 drivers
v0x1336d0e30_0 .net "kerns", 2 0, L_0x134911640;  alias, 1 drivers
v0x1336d0ed0_0 .net "mask", 2 0, L_0x134911c30;  alias, 1 drivers
v0x1336d0f80 .array "regs", 4 0;
v0x1336d0f80_0 .net v0x1336d0f80 0, 31 0, v0x1336cfd10_0; 1 drivers
v0x1336d0f80_1 .net v0x1336d0f80 1, 31 0, v0x1336cfda0_0; 1 drivers
v0x1336d0f80_2 .net v0x1336d0f80 2, 31 0, v0x1336cfe30_0; 1 drivers
v0x1336d0f80_3 .net v0x1336d0f80 3, 31 0, v0x1336cff00_0; 1 drivers
o0x138054180 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1336d0f80_4 .net v0x1336d0f80 4, 31 0, o0x138054180; 0 drivers
v0x1336d10f0_0 .net "reset", 0 0, L_0x13490f3e0;  alias, 1 drivers
v0x1336d1180_0 .net "result_cols", 7 0, L_0x134911800;  alias, 1 drivers
v0x1336d1210_0 .net "shift", 3 0, L_0x1349118f0;  alias, 1 drivers
v0x1336d13a0_0 .net "soft_reset", 0 0, L_0x134911260;  alias, 1 drivers
v0x1336d1430_0 .net "start", 0 0, L_0x1349111c0;  alias, 1 drivers
v0x1336d14d0_0 .net "stride", 7 0, L_0x134911760;  alias, 1 drivers
v0x1336d1580_0 .net "wr_en", 0 0, L_0x13490ffc0;  alias, 1 drivers
L_0x134910f40 .part v0x1336cfd10_0, 2, 30;
L_0x134911020 .concat [ 1 1 30 0], v0x1336d4c70_0, v0x1336d9e00_0, L_0x134910f40;
L_0x1349111c0 .part v0x1336cfd10_0, 2, 1;
L_0x134911260 .part v0x1336cfd10_0, 3, 1;
L_0x134911380 .part v0x1336cfda0_0, 0, 3;
L_0x1349114a0 .part v0x1336cfda0_0, 8, 8;
L_0x134911640 .part v0x1336cfda0_0, 16, 3;
L_0x134911760 .part v0x1336cfda0_0, 24, 8;
L_0x134911800 .part v0x1336cfe30_0, 0, 8;
L_0x1349118f0 .part v0x1336cfe30_0, 8, 4;
L_0x134911a10 .part v0x1336cfe30_0, 16, 1;
L_0x134911b90 .part v0x1336cfe30_0, 17, 1;
L_0x134911c30 .part v0x1336cfe30_0, 18, 3;
S_0x1336cf6b0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x1336cf1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1336cf880 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x1336cfbb0_0 .net "addr", 1 0, L_0x134911dc0;  alias, 1 drivers
v0x1336cfc70_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336cfd10_0 .var "ctrl0", 31 0;
v0x1336cfda0_0 .var "ctrl1", 31 0;
v0x1336cfe30_0 .var "ctrl2", 31 0;
v0x1336cff00_0 .var "ctrl3", 31 0;
v0x1336cffa0_0 .net "data_in", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336d0040_0 .var "data_out", 31 0;
v0x1336d00f0_0 .net "reset", 0 0, L_0x13490f3e0;  alias, 1 drivers
v0x1336d0200_0 .net "status0", 31 0, L_0x134911020;  1 drivers
v0x1336d02a0_0 .net "status1", 31 0, v0x1336cfda0_0;  alias, 1 drivers
v0x1336d0360_0 .net "status2", 31 0, v0x1336cfe30_0;  alias, 1 drivers
v0x1336d03f0_0 .net "status3", 31 0, v0x1336cff00_0;  alias, 1 drivers
v0x1336d0480_0 .net "wr_en", 0 0, L_0x13490ffc0;  alias, 1 drivers
E_0x1336cfae0/0 .event anyedge, v0x1336cfbb0_0, v0x1336d0200_0, v0x1336cfda0_0, v0x1336cfe30_0;
E_0x1336cfae0/1 .event anyedge, v0x1336cff00_0;
E_0x1336cfae0 .event/or E_0x1336cfae0/0, E_0x1336cfae0/1;
E_0x1336cfb60 .event posedge, v0x1336cfc70_0;
S_0x1336d1770 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x1336ce890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336cf440 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336cf480 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1336d1b50_0 .net "adr_r", 7 0, v0x1336d5180_0;  alias, 1 drivers
v0x1336d1c00_0 .net "adr_w", 7 0, L_0x134912d80;  1 drivers
v0x1336d1ca0_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d1d30_0 .net "dat_i", 23 0, L_0x134912ae0;  1 drivers
v0x1336d1dc0_0 .var "dat_o", 23 0;
v0x1336d1e90_0 .var "dat_o2", 23 0;
v0x1336d1f40 .array "r", 255 0, 23 0;
v0x1336d1fe0_0 .net "we", 0 0, L_0x1349104a0;  alias, 1 drivers
S_0x1336d2130 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x1336ce890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336d22f0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336d2330 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1336d2560_0 .net "adr_r", 7 0, L_0x1349130f0;  1 drivers
v0x1336d2610_0 .net "adr_w", 7 0, L_0x134913050;  1 drivers
v0x1336d26b0_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d2740_0 .net "dat_i", 23 0, L_0x134912ee0;  1 drivers
v0x1336d27d0_0 .var "dat_o", 23 0;
v0x1336d2880_0 .var "dat_o2", 23 0;
v0x1336d2930 .array "r", 255 0, 23 0;
v0x1336d29d0_0 .net "we", 0 0, L_0x134910a00;  alias, 1 drivers
S_0x1336d2b20 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x1336ce890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1336d2ce0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1336d2d20 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x1336d2d60 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1336d2da0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1336d2de0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1336d2e20 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1336d2e60 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x1336d2ea0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x1336d2ee0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1336db250_0 .net "accum_ovrflow", 0 0, v0x1336d9e00_0;  alias, 1 drivers
v0x1336db330_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336db3c0_0 .net "clr_col_cnt", 0 0, v0x1336d4600_0;  1 drivers
v0x1336db450_0 .net "clr_k_col_cnt", 0 0, v0x1336d47d0_0;  1 drivers
v0x1336db4e0_0 .net "cols", 7 0, L_0x1349114a0;  alias, 1 drivers
v0x1336db5b0_0 .net "done", 0 0, v0x1336d4c70_0;  alias, 1 drivers
v0x1336db680_0 .net "en_max_pool", 0 0, L_0x134911b90;  alias, 1 drivers
v0x1336db710_0 .net "img_addr", 7 0, v0x1336d5180_0;  alias, 1 drivers
v0x1336db7e0_0 .net "img_data", 23 0, v0x1336d1e90_0;  alias, 1 drivers
v0x1336db8f0_0 .net "kern_addr", 5 0, v0x1336d5360_0;  alias, 1 drivers
v0x1336db980_0 .net "kern_addr_mode", 0 0, L_0x134911a10;  alias, 1 drivers
v0x1336dba50_0 .net "kern_cols", 2 0, L_0x134911380;  alias, 1 drivers
v0x1336dbb20_0 .net "kern_data", 23 0, v0x1336d2880_0;  alias, 1 drivers
v0x1336dbbf0_0 .net "kerns", 2 0, L_0x134911640;  alias, 1 drivers
v0x1336dbcc0_0 .net "mask", 2 0, L_0x134911c30;  alias, 1 drivers
v0x1336dbd50_0 .net "reset", 0 0, L_0x134912540;  1 drivers
v0x1336dbde0_0 .net "result_addr", 7 0, v0x1336d5720_0;  alias, 1 drivers
v0x1336dbf70_0 .net "result_cols", 7 0, L_0x134912a40;  1 drivers
v0x1336dc000_0 .net "result_data", 19 0, v0x1336d6ab0_0;  alias, 1 drivers
v0x1336dc090_0 .net "result_valid", 0 0, v0x1336d7020_0;  alias, 1 drivers
v0x1336dc120_0 .net "shift", 3 0, L_0x1349118f0;  alias, 1 drivers
v0x1336dc1b0_0 .net "start", 0 0, L_0x1349111c0;  alias, 1 drivers
v0x1336dc2c0_0 .net "stride", 7 0, L_0x134912860;  1 drivers
S_0x1336d3550 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x1336d2b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1336d3720 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x1336d3760 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x1336d37a0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1336d37e0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x1336d3820 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x1336d4560_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d4600_0 .var "clr_col_cnt", 0 0;
v0x1336d46a0_0 .var "clr_img_addr", 0 0;
v0x1336d4730_0 .var "clr_img_st", 0 0;
v0x1336d47d0_0 .var "clr_k_col_cnt", 0 0;
v0x1336d48b0_0 .var "clr_kerns_cnt", 0 0;
v0x1336d4940_0 .net "clr_kerns_cnt_d", 7 0, v0x1336d4340_0;  1 drivers
v0x1336d49f0_0 .var "clr_result_addr", 0 0;
v0x1336d4a80_0 .var "col_cnt", 7 0;
v0x1336d4bb0_0 .net "cols", 7 0, L_0x1349114a0;  alias, 1 drivers
v0x1336d4c70_0 .var "done", 0 0;
v0x1336d4d00_0 .var "en_col_cnt", 0 0;
v0x1336d4d90_0 .var "en_img_addr", 0 0;
v0x1336d4e20_0 .var "en_img_st", 0 0;
v0x1336d4eb0_0 .var "en_k_col_cnt", 0 0;
v0x1336d4f40_0 .var "en_kerns_cnt", 0 0;
v0x1336d4fe0_0 .net "en_result_addr", 0 0, v0x1336d7020_0;  alias, 1 drivers
v0x1336d5180_0 .var "img_addr", 7 0;
v0x1336d5240_0 .var "img_st", 7 0;
v0x1336d52d0_0 .var "k_col_cnt", 2 0;
v0x1336d5360_0 .var "kern_addr", 5 0;
v0x1336d53f0_0 .net "kern_addr_mode", 0 0, L_0x134911a10;  alias, 1 drivers
v0x1336d5480_0 .net "kern_cols", 2 0, L_0x134911380;  alias, 1 drivers
v0x1336d5530_0 .net "kerns", 2 0, L_0x134911640;  alias, 1 drivers
v0x1336d55e0_0 .var "kerns_cnt", 2 0;
v0x1336d5670_0 .net "reset", 0 0, L_0x134912540;  alias, 1 drivers
v0x1336d5720_0 .var "result_addr", 7 0;
v0x1336d57c0_0 .net "result_cols", 7 0, L_0x134912a40;  alias, 1 drivers
v0x1336d5870_0 .net "start", 0 0, L_0x1349111c0;  alias, 1 drivers
v0x1336d5920_0 .var "start_d", 0 0;
v0x1336d59b0_0 .var "start_pedge", 0 0;
v0x1336d5a50_0 .net "stride", 7 0, L_0x134912860;  alias, 1 drivers
E_0x1336d3bc0 .event anyedge, v0x1336d5720_0, v0x1336d57c0_0, v0x1336d4fe0_0;
E_0x1336d3c30 .event anyedge, v0x1336d1430_0, v0x1336d5920_0;
E_0x1336d3c80 .event anyedge, v0x1336d0d10_0, v0x1336d55e0_0, v0x1336d52d0_0;
E_0x1336d3d00 .event anyedge, v0x1336d1430_0;
E_0x1336d3d40 .event anyedge, v0x1336d47d0_0;
E_0x1336d3dc0 .event anyedge, v0x1336d4600_0;
E_0x1336d3e10 .event anyedge, v0x1336d55e0_0, v0x1336d0e30_0, v0x1336d4f40_0;
E_0x1336d3e90 .event anyedge, v0x1336d4a80_0, v0x1336d08e0_0, v0x1336d4d00_0;
E_0x1336d3ef0 .event anyedge, v0x1336d52d0_0, v0x1336d0da0_0, v0x1336d1430_0;
S_0x1336d3f80 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x1336d3550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1336d3e50 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1336d42a0_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d4340_0 .var "par_out", 7 0;
v0x1336d43e0_0 .net "reset", 0 0, L_0x134912540;  alias, 1 drivers
v0x1336d4470_0 .net "ser_in", 0 0, v0x1336d48b0_0;  1 drivers
S_0x1336d5c80 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1336d2b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1336d5e50 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x1336d5e90 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x1336d5ed0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1336d5f10 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1336d5f50 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1336d5f90 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x1336d5fd0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x1349123c0 .functor OR 1, L_0x134912540, L_0x134912320, C4<0>, C4<0>;
L_0x1349124d0 .functor AND 1, v0x1336da260_0, L_0x134912430, C4<1>, C4<1>;
v0x1336d9ca0_0 .net *"_ivl_13", 0 0, L_0x134912320;  1 drivers
v0x1336d9d60_0 .net *"_ivl_17", 0 0, L_0x134912430;  1 drivers
v0x1336d9e00_0 .var "accum_ovrflow", 0 0;
v0x1336d9ed0_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d9f60_0 .net "clr_col_cnt", 0 0, v0x1336d4600_0;  alias, 1 drivers
v0x1336da070_0 .net "clr_col_cnt_d", 7 0, v0x1336d87b0_0;  1 drivers
v0x1336da100_0 .net "clr_k_col_cnt", 0 0, v0x1336d47d0_0;  alias, 1 drivers
v0x1336da1d0_0 .net "clr_k_col_cnt_d", 2 0, v0x1336d8e80_0;  1 drivers
v0x1336da260_0 .var "clr_mult_accum", 0 0;
v0x1336da370_0 .net "en_max_pool", 0 0, L_0x134911b90;  alias, 1 drivers
v0x1336da400_0 .net "img_data", 23 0, v0x1336d1e90_0;  alias, 1 drivers
v0x1336da490_0 .net "kern_data", 23 0, v0x1336d2880_0;  alias, 1 drivers
v0x1336da520_0 .net "mask", 2 0, L_0x134911c30;  alias, 1 drivers
v0x1336da5d0_0 .var "mult_accum", 19 0;
v0x1336da680_0 .var "mult_accum_mux", 20 0;
v0x1336da710_0 .var "mult_accum_r", 20 0;
v0x1336da7c0_0 .net "mult_out0", 15 0, v0x1336d76a0_0;  1 drivers
v0x1336da980_0 .var "mult_out0_r", 15 0;
v0x1336daa10_0 .net "mult_out1", 15 0, v0x1336d7ce0_0;  1 drivers
v0x1336daaa0_0 .var "mult_out1_r", 15 0;
v0x1336dab30_0 .net "mult_out2", 15 0, v0x1336d8310_0;  1 drivers
v0x1336dabc0_0 .var "mult_out2_r", 15 0;
v0x1336dac60_0 .net "reset", 0 0, L_0x134912540;  alias, 1 drivers
v0x1336dacf0_0 .net "result_data", 19 0, v0x1336d6ab0_0;  alias, 1 drivers
v0x1336dadb0_0 .net "result_valid", 0 0, v0x1336d7020_0;  alias, 1 drivers
v0x1336dae80_0 .net "shift", 3 0, L_0x1349118f0;  alias, 1 drivers
v0x1336daf50_0 .net "shift_out", 19 0, v0x1336d9b60_0;  1 drivers
v0x1336db020_0 .net "start", 0 0, L_0x1349111c0;  alias, 1 drivers
v0x1336db0b0_0 .net "start_d", 15 0, v0x1336d93b0_0;  1 drivers
E_0x1336d6460 .event anyedge, v0x1336d8e80_0, v0x1336d93b0_0;
E_0x1336d64b0 .event anyedge, v0x1336da710_0;
E_0x1336d6500 .event anyedge, v0x1336da260_0, v0x1336da710_0;
L_0x134911e60 .part v0x1336d1e90_0, 0, 8;
L_0x134911f80 .part v0x1336d2880_0, 0, 8;
L_0x1349120a0 .part v0x1336d1e90_0, 8, 8;
L_0x134912140 .part v0x1336d2880_0, 8, 8;
L_0x1349121e0 .part v0x1336d1e90_0, 16, 8;
L_0x134912280 .part v0x1336d2880_0, 16, 8;
L_0x134912320 .part v0x1336d87b0_0, 3, 1;
L_0x134912430 .part v0x1336d93b0_0, 2, 1;
S_0x1336d6560 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x1336d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1336d66d0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x1336d6970_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d6a10_0 .net "data_in", 19 0, v0x1336d9b60_0;  alias, 1 drivers
v0x1336d6ab0_0 .var "data_out", 19 0;
v0x1336d6b40_0 .var "data_r", 19 0;
v0x1336d6bd0_0 .net "en_maxpool", 0 0, L_0x134911b90;  alias, 1 drivers
v0x1336d6ca0_0 .var "max_pool_out", 19 0;
v0x1336d6d30_0 .var "max_pool_valid", 0 0;
v0x1336d6dc0_0 .net "reset", 0 0, L_0x1349123c0;  1 drivers
v0x1336d6e60_0 .var "toggle", 0 0;
v0x1336d6f80_0 .net "valid_in", 0 0, L_0x1349124d0;  1 drivers
v0x1336d7020_0 .var "valid_out", 0 0;
E_0x1336d68c0 .event anyedge, v0x1336d6e60_0, v0x1336d6f80_0;
E_0x1336d6920 .event anyedge, v0x1336d6b40_0, v0x1336d6a10_0;
S_0x1336d7130 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1336d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336d7300 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336d7340 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336d7540_0 .net "a", 7 0, L_0x134911e60;  1 drivers
v0x1336d7600_0 .net "b", 7 0, L_0x134911f80;  1 drivers
v0x1336d76a0_0 .var "out", 15 0;
E_0x1336d74f0 .event anyedge, v0x1336d7540_0, v0x1336d7600_0;
S_0x1336d7740 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1336d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336d7900 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336d7940 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336d7b80_0 .net "a", 7 0, L_0x1349120a0;  1 drivers
v0x1336d7c40_0 .net "b", 7 0, L_0x134912140;  1 drivers
v0x1336d7ce0_0 .var "out", 15 0;
E_0x1336d7b30 .event anyedge, v0x1336d7b80_0, v0x1336d7c40_0;
S_0x1336d7d80 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1336d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336d7f40 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336d7f80 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336d81b0_0 .net "a", 7 0, L_0x1349121e0;  1 drivers
v0x1336d8270_0 .net "b", 7 0, L_0x134912280;  1 drivers
v0x1336d8310_0 .var "out", 15 0;
E_0x1336d8150 .event anyedge, v0x1336d81b0_0, v0x1336d8270_0;
S_0x1336d83b0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x1336d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1336d85b0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1336d8710_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d87b0_0 .var "par_out", 7 0;
v0x1336d8850_0 .net "reset", 0 0, L_0x134912540;  alias, 1 drivers
v0x1336d88e0_0 .net "ser_in", 0 0, v0x1336d4600_0;  alias, 1 drivers
S_0x1336d89a0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x1336d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1336d8b60 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1336d8ce0_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d8e80_0 .var "par_out", 2 0;
v0x1336d8f10_0 .net "reset", 0 0, L_0x134912540;  alias, 1 drivers
v0x1336d8fa0_0 .net "ser_in", 0 0, v0x1336d47d0_0;  alias, 1 drivers
S_0x1336d9030 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x1336d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1336d91a0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1336d9320_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336d93b0_0 .var "par_out", 15 0;
v0x1336d9450_0 .net "reset", 0 0, L_0x134912540;  alias, 1 drivers
v0x1336d9560_0 .net "ser_in", 0 0, L_0x1349111c0;  alias, 1 drivers
S_0x1336d95f0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x1336d5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x1336d97b0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1336d97f0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x1336d9830 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1336d9aa0_0 .net "in", 19 0, v0x1336da5d0_0;  1 drivers
v0x1336d9b60_0 .var "out", 19 0;
v0x1336d9c00_0 .net "shift", 3 0, L_0x1349118f0;  alias, 1 drivers
E_0x1336d9a40 .event anyedge, v0x1336d1210_0, v0x1336d9aa0_0;
S_0x1336dc480 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x1336ce890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336d32a0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336d32e0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x1336dc870_0 .net "adr_r", 7 0, L_0x134913410;  1 drivers
v0x1336dc920_0 .net "adr_w", 7 0, v0x1336d5720_0;  alias, 1 drivers
v0x1336dc9c0_0 .net "clk", 0 0, L_0x13490f370;  alias, 1 drivers
v0x1336dca50_0 .net "dat_i", 19 0, v0x1336d6ab0_0;  alias, 1 drivers
v0x1336dcae0_0 .var "dat_o", 19 0;
v0x1336dcb90_0 .var "dat_o2", 19 0;
v0x1336dcc40 .array "r", 255 0, 19 0;
v0x1336dcce0_0 .net "we", 0 0, L_0x134913270;  1 drivers
S_0x1336e0460 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x1336bc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1336e05d0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1336e0610 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x1336e0650 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1336e0690 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1336e06d0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x1336e0710 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1336e0750 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1336e0790 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x1336e07d0 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x1336e0810 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x1349135a0 .functor BUFZ 1, v0x13490a870_0, C4<0>, C4<0>, C4<0>;
L_0x134913190 .functor BUFZ 1, v0x13490a900_0, C4<0>, C4<0>, C4<0>;
L_0x1349139f0 .functor AND 1, L_0x134913950, v0x13490aad0_0, C4<1>, C4<1>;
L_0x134908570 .functor AND 1, L_0x1349139f0, v0x13490ad10_0, C4<1>, C4<1>;
L_0x134913d20 .functor BUFZ 32, v0x1336f0fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x134914160 .functor AND 1, L_0x134914040, L_0x134908570, C4<1>, C4<1>;
L_0x134914250 .functor AND 1, L_0x134914160, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134914690 .functor AND 1, L_0x134914520, L_0x134908570, C4<1>, C4<1>;
L_0x134914750 .functor AND 1, L_0x134914690, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134914c60 .functor AND 1, L_0x13490fcf0, L_0x134908570, C4<1>, C4<1>;
L_0x134914df0 .functor AND 1, L_0x134914c60, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134915060 .functor AND 1, L_0x134915170, L_0x134908570, C4<1>, C4<1>;
L_0x134915380 .functor AND 1, L_0x134915060, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134916a10 .functor OR 1, L_0x134913190, L_0x134915730, C4<0>, C4<0>;
L_0x134917330 .functor NOT 1, v0x1336e6810_0, C4<0>, C4<0>, C4<0>;
L_0x134917620 .functor AND 1, v0x1336e8bc0_0, L_0x134917330, C4<1>, C4<1>;
L_0x1380887a8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x1336ee9d0_0 .net/2u *"_ivl_10", 32 0, L_0x1380887a8;  1 drivers
v0x1336eea70_0 .net *"_ivl_105", 13 0, L_0x134917040;  1 drivers
L_0x138088ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336eeb10_0 .net *"_ivl_111", 1 0, L_0x138088ac0;  1 drivers
v0x1336eeba0_0 .net *"_ivl_113", 0 0, L_0x134917330;  1 drivers
v0x1336eec50_0 .net *"_ivl_118", 13 0, L_0x134917720;  1 drivers
v0x1336eed40_0 .net *"_ivl_12", 0 0, L_0x134913950;  1 drivers
v0x1336eede0_0 .net *"_ivl_14", 0 0, L_0x1349139f0;  1 drivers
v0x1336eee90_0 .net *"_ivl_23", 1 0, L_0x134913df0;  1 drivers
v0x1336eef40_0 .net *"_ivl_24", 31 0, L_0x134913eb0;  1 drivers
L_0x1380887f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336ef050_0 .net *"_ivl_27", 29 0, L_0x1380887f0;  1 drivers
L_0x138088838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336ef100_0 .net/2u *"_ivl_28", 31 0, L_0x138088838;  1 drivers
v0x1336ef1b0_0 .net *"_ivl_30", 0 0, L_0x134914040;  1 drivers
v0x1336ef250_0 .net *"_ivl_32", 0 0, L_0x134914160;  1 drivers
v0x1336ef300_0 .net *"_ivl_37", 2 0, L_0x134914300;  1 drivers
v0x1336ef3b0_0 .net *"_ivl_38", 31 0, L_0x1349143e0;  1 drivers
L_0x138088880 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336ef460_0 .net *"_ivl_41", 28 0, L_0x138088880;  1 drivers
L_0x1380888c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1336ef510_0 .net/2u *"_ivl_42", 31 0, L_0x1380888c8;  1 drivers
v0x1336ef6a0_0 .net *"_ivl_44", 0 0, L_0x134914520;  1 drivers
v0x1336ef730_0 .net *"_ivl_46", 0 0, L_0x134914690;  1 drivers
v0x1336ef7d0_0 .net *"_ivl_5", 7 0, L_0x134913810;  1 drivers
v0x1336ef880_0 .net *"_ivl_51", 1 0, L_0x134914800;  1 drivers
v0x1336ef930_0 .net *"_ivl_52", 31 0, L_0x1349148a0;  1 drivers
L_0x138088910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336ef9e0_0 .net *"_ivl_55", 29 0, L_0x138088910;  1 drivers
L_0x138088958 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1336efa90_0 .net/2u *"_ivl_56", 31 0, L_0x138088958;  1 drivers
v0x1336efb40_0 .net *"_ivl_58", 0 0, L_0x13490fcf0;  1 drivers
v0x1336efbe0_0 .net *"_ivl_6", 32 0, L_0x1349138b0;  1 drivers
v0x1336efc90_0 .net *"_ivl_60", 0 0, L_0x134914c60;  1 drivers
v0x1336efd40_0 .net *"_ivl_65", 1 0, L_0x13490c870;  1 drivers
v0x1336efdf0_0 .net *"_ivl_66", 31 0, L_0x1349150d0;  1 drivers
L_0x1380889a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336efea0_0 .net *"_ivl_69", 29 0, L_0x1380889a0;  1 drivers
L_0x1380889e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1336eff50_0 .net/2u *"_ivl_70", 31 0, L_0x1380889e8;  1 drivers
v0x1336f0000_0 .net *"_ivl_72", 0 0, L_0x134915170;  1 drivers
v0x1336f00a0_0 .net *"_ivl_74", 0 0, L_0x134915060;  1 drivers
v0x1336ef5c0_0 .net *"_ivl_83", 5 0, L_0x134916c00;  1 drivers
L_0x138088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336f0330_0 .net *"_ivl_87", 1 0, L_0x138088a30;  1 drivers
L_0x138088760 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336f03c0_0 .net *"_ivl_9", 24 0, L_0x138088760;  1 drivers
v0x1336f0460_0 .net *"_ivl_90", 5 0, L_0x134916d80;  1 drivers
L_0x138088a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336f0510_0 .net *"_ivl_94", 1 0, L_0x138088a78;  1 drivers
v0x1336f05c0_0 .net *"_ivl_99", 13 0, L_0x134916e20;  1 drivers
v0x1336f0670_0 .net "accum_ovrflow", 0 0, v0x1336eb9a0_0;  1 drivers
v0x1336f0700_0 .net "clk", 0 0, L_0x1349135a0;  1 drivers
v0x1336f0790_0 .net "cols", 7 0, L_0x134915970;  1 drivers
v0x1336f0830_0 .net "data_out_regs", 31 0, v0x1336e1c20_0;  1 drivers
v0x1336f0910_0 .net "data_out_result", 19 0, v0x1336ee730_0;  1 drivers
v0x1336f09a0_0 .net "done", 0 0, v0x1336e6810_0;  1 drivers
v0x1336f0a30_0 .net "en_max_pool", 0 0, L_0x134916060;  1 drivers
v0x1336f0b40_0 .net "img_addr", 7 0, v0x1336e6d20_0;  1 drivers
v0x1336f0bd0_0 .net "img_data", 23 0, v0x1336e3a30_0;  1 drivers
v0x1336f0c60_0 .net "kern_addr", 5 0, v0x1336e6f00_0;  1 drivers
v0x1336f0cf0_0 .net "kern_addr_mode", 0 0, L_0x134915ee0;  1 drivers
v0x1336f0d80_0 .net "kern_cols", 2 0, L_0x134915850;  1 drivers
v0x1336f0e10_0 .net "kern_data", 23 0, v0x1336e4420_0;  1 drivers
v0x1336f0ea0_0 .net "kerns", 2 0, L_0x134915b10;  1 drivers
v0x1336f0f30_0 .net "mask", 2 0, L_0x134916100;  1 drivers
v0x1336f0fc0_0 .var "rdata", 31 0;
v0x1336f1060_0 .var "ready", 0 0;
v0x1336f1100_0 .net "reset", 0 0, L_0x134913190;  1 drivers
v0x1336f11d0_0 .net "result_addr", 7 0, v0x1336e72c0_0;  1 drivers
v0x1336f1260_0 .net "result_cols", 7 0, L_0x134915cd0;  1 drivers
v0x1336f12f0_0 .net "result_data", 19 0, v0x1336e8650_0;  1 drivers
v0x1336f1400_0 .net "result_valid", 0 0, v0x1336e8bc0_0;  1 drivers
v0x1336f1510_0 .net "shift", 3 0, L_0x134915dc0;  1 drivers
v0x1336f1620_0 .net "soft_reset", 0 0, L_0x134915730;  1 drivers
v0x1336f16b0_0 .net "start", 0 0, L_0x134915690;  1 drivers
v0x1336f1740_0 .net "stride", 7 0, L_0x134915c30;  1 drivers
v0x1336f0130_0 .net "valid", 0 0, L_0x134908570;  1 drivers
v0x1336f01c0_0 .net "wb_clk_i", 0 0, v0x13490a870_0;  alias, 1 drivers
v0x1336f0250_0 .net "wb_rst_i", 0 0, v0x13490a900_0;  alias, 1 drivers
v0x1336f17d0_0 .net "wbs_ack_o", 0 0, v0x1336f1060_0;  alias, 1 drivers
v0x1336f1860_0 .net "wbs_adr_i", 31 0, v0x13490aa40_0;  alias, 1 drivers
v0x1336f1930_0 .net "wbs_cyc_i", 0 0, v0x13490aad0_0;  alias, 1 drivers
v0x1336f1a00_0 .net "wbs_dat_i", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336f1b90_0 .net "wbs_dat_o", 31 0, L_0x134913d20;  alias, 1 drivers
v0x1336f1c20_0 .net "wbs_sel_i", 3 0, v0x13490ac80_0;  alias, 1 drivers
v0x1336f1cb0_0 .net "wbs_stb_i", 0 0, v0x13490ad10_0;  alias, 1 drivers
v0x1336f1d40_0 .net "wbs_we_i", 0 0, v0x13490ada0_0;  alias, 1 drivers
v0x1336f1dd0_0 .net "we_img_ram", 0 0, L_0x134914750;  1 drivers
v0x1336f1e60_0 .net "we_kern_ram", 0 0, L_0x134914df0;  1 drivers
v0x1336f1ef0_0 .net "we_regs", 0 0, L_0x134914250;  1 drivers
v0x1336f1fc0_0 .net "we_res_ram", 0 0, L_0x134915380;  1 drivers
L_0x134913810 .part v0x13490aa40_0, 24, 8;
L_0x1349138b0 .concat [ 8 25 0 0], L_0x134913810, L_0x138088760;
L_0x134913950 .cmp/eq 33, L_0x1349138b0, L_0x1380887a8;
L_0x134913df0 .part v0x13490aa40_0, 16, 2;
L_0x134913eb0 .concat [ 2 30 0 0], L_0x134913df0, L_0x1380887f0;
L_0x134914040 .cmp/eq 32, L_0x134913eb0, L_0x138088838;
L_0x134914300 .part v0x13490aa40_0, 16, 3;
L_0x1349143e0 .concat [ 3 29 0 0], L_0x134914300, L_0x138088880;
L_0x134914520 .cmp/eq 32, L_0x1349143e0, L_0x1380888c8;
L_0x134914800 .part v0x13490aa40_0, 16, 2;
L_0x1349148a0 .concat [ 2 30 0 0], L_0x134914800, L_0x138088910;
L_0x13490fcf0 .cmp/eq 32, L_0x1349148a0, L_0x138088958;
L_0x13490c870 .part v0x13490aa40_0, 16, 2;
L_0x1349150d0 .concat [ 2 30 0 0], L_0x13490c870, L_0x1380889a0;
L_0x134915170 .cmp/eq 32, L_0x1349150d0, L_0x1380889e8;
L_0x134916290 .part v0x13490aa40_0, 2, 2;
L_0x134916c00 .part L_0x134915c30, 0, 6;
L_0x134916ca0 .concat [ 6 2 0 0], L_0x134916c00, L_0x138088a30;
L_0x134916d80 .part L_0x134915cd0, 0, 6;
L_0x134916ec0 .concat [ 6 2 0 0], L_0x134916d80, L_0x138088a78;
L_0x134916fa0 .part v0x13490ab60_0, 0, 24;
L_0x134916e20 .part v0x13490aa40_0, 2, 14;
L_0x1349170f0 .part L_0x134916e20, 0, 8;
L_0x134917290 .part v0x13490ab60_0, 0, 24;
L_0x134917040 .part v0x13490aa40_0, 2, 14;
L_0x134917400 .part L_0x134917040, 0, 8;
L_0x1349174a0 .concat [ 6 2 0 0], v0x1336e6f00_0, L_0x138088ac0;
L_0x134917720 .part v0x13490aa40_0, 2, 14;
L_0x13490fa40 .part L_0x134917720, 0, 8;
S_0x1336e0d90 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x1336e0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1336e0f50 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1336e2240_0 .net *"_ivl_6", 29 0, L_0x134915410;  1 drivers
v0x1336e2300_0 .net "accum_ovrflow", 0 0, v0x1336eb9a0_0;  alias, 1 drivers
v0x1336e23a0_0 .net "addr", 1 0, L_0x134916290;  1 drivers
v0x1336e2430_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336e24c0_0 .net "cols", 7 0, L_0x134915970;  alias, 1 drivers
v0x1336e2590_0 .net "data_in", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336e2620_0 .net "data_out", 31 0, v0x1336e1c20_0;  alias, 1 drivers
v0x1336e26c0_0 .net "done", 0 0, v0x1336e6810_0;  alias, 1 drivers
v0x1336e2750_0 .net "en_max_pool", 0 0, L_0x134916060;  alias, 1 drivers
v0x1336e2870_0 .net "kern_addr_mode", 0 0, L_0x134915ee0;  alias, 1 drivers
v0x1336e2910_0 .net "kern_cols", 2 0, L_0x134915850;  alias, 1 drivers
v0x1336e29c0_0 .net "kerns", 2 0, L_0x134915b10;  alias, 1 drivers
v0x1336e2a70_0 .net "mask", 2 0, L_0x134916100;  alias, 1 drivers
v0x1336e2b20 .array "regs", 4 0;
v0x1336e2b20_0 .net v0x1336e2b20 0, 31 0, v0x1336e18f0_0; 1 drivers
v0x1336e2b20_1 .net v0x1336e2b20 1, 31 0, v0x1336e1980_0; 1 drivers
v0x1336e2b20_2 .net v0x1336e2b20 2, 31 0, v0x1336e1a10_0; 1 drivers
v0x1336e2b20_3 .net v0x1336e2b20 3, 31 0, v0x1336e1ae0_0; 1 drivers
o0x138057780 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1336e2b20_4 .net v0x1336e2b20 4, 31 0, o0x138057780; 0 drivers
v0x1336e2c90_0 .net "reset", 0 0, L_0x134913190;  alias, 1 drivers
v0x1336e2d20_0 .net "result_cols", 7 0, L_0x134915cd0;  alias, 1 drivers
v0x1336e2db0_0 .net "shift", 3 0, L_0x134915dc0;  alias, 1 drivers
v0x1336e2f40_0 .net "soft_reset", 0 0, L_0x134915730;  alias, 1 drivers
v0x1336e2fd0_0 .net "start", 0 0, L_0x134915690;  alias, 1 drivers
v0x1336e3070_0 .net "stride", 7 0, L_0x134915c30;  alias, 1 drivers
v0x1336e3120_0 .net "wr_en", 0 0, L_0x134914250;  alias, 1 drivers
L_0x134915410 .part v0x1336e18f0_0, 2, 30;
L_0x1349154f0 .concat [ 1 1 30 0], v0x1336e6810_0, v0x1336eb9a0_0, L_0x134915410;
L_0x134915690 .part v0x1336e18f0_0, 2, 1;
L_0x134915730 .part v0x1336e18f0_0, 3, 1;
L_0x134915850 .part v0x1336e1980_0, 0, 3;
L_0x134915970 .part v0x1336e1980_0, 8, 8;
L_0x134915b10 .part v0x1336e1980_0, 16, 3;
L_0x134915c30 .part v0x1336e1980_0, 24, 8;
L_0x134915cd0 .part v0x1336e1a10_0, 0, 8;
L_0x134915dc0 .part v0x1336e1a10_0, 8, 4;
L_0x134915ee0 .part v0x1336e1a10_0, 16, 1;
L_0x134916060 .part v0x1336e1a10_0, 17, 1;
L_0x134916100 .part v0x1336e1a10_0, 18, 3;
S_0x1336e12c0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x1336e0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1336e1480 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x1336e1790_0 .net "addr", 1 0, L_0x134916290;  alias, 1 drivers
v0x1336e1850_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336e18f0_0 .var "ctrl0", 31 0;
v0x1336e1980_0 .var "ctrl1", 31 0;
v0x1336e1a10_0 .var "ctrl2", 31 0;
v0x1336e1ae0_0 .var "ctrl3", 31 0;
v0x1336e1b80_0 .net "data_in", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336e1c20_0 .var "data_out", 31 0;
v0x1336e1cd0_0 .net "reset", 0 0, L_0x134913190;  alias, 1 drivers
v0x1336e1de0_0 .net "status0", 31 0, L_0x1349154f0;  1 drivers
v0x1336e1e80_0 .net "status1", 31 0, v0x1336e1980_0;  alias, 1 drivers
v0x1336e1f40_0 .net "status2", 31 0, v0x1336e1a10_0;  alias, 1 drivers
v0x1336e1fd0_0 .net "status3", 31 0, v0x1336e1ae0_0;  alias, 1 drivers
v0x1336e2060_0 .net "wr_en", 0 0, L_0x134914250;  alias, 1 drivers
E_0x1336e16c0/0 .event anyedge, v0x1336e1790_0, v0x1336e1de0_0, v0x1336e1980_0, v0x1336e1a10_0;
E_0x1336e16c0/1 .event anyedge, v0x1336e1ae0_0;
E_0x1336e16c0 .event/or E_0x1336e16c0/0, E_0x1336e16c0/1;
E_0x1336e1740 .event posedge, v0x1336e1850_0;
S_0x1336e3310 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x1336e0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336e1050 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336e1090 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1336e36f0_0 .net "adr_r", 7 0, v0x1336e6d20_0;  alias, 1 drivers
v0x1336e37a0_0 .net "adr_w", 7 0, L_0x1349170f0;  1 drivers
v0x1336e3840_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336e38d0_0 .net "dat_i", 23 0, L_0x134916fa0;  1 drivers
v0x1336e3960_0 .var "dat_o", 23 0;
v0x1336e3a30_0 .var "dat_o2", 23 0;
v0x1336e3ae0 .array "r", 255 0, 23 0;
v0x1336e3b80_0 .net "we", 0 0, L_0x134914750;  alias, 1 drivers
S_0x1336e3cd0 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x1336e0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336e3e90 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336e3ed0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1336e4100_0 .net "adr_r", 7 0, L_0x1349174a0;  1 drivers
v0x1336e41b0_0 .net "adr_w", 7 0, L_0x134917400;  1 drivers
v0x1336e4250_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336e42e0_0 .net "dat_i", 23 0, L_0x134917290;  1 drivers
v0x1336e4370_0 .var "dat_o", 23 0;
v0x1336e4420_0 .var "dat_o2", 23 0;
v0x1336e44d0 .array "r", 255 0, 23 0;
v0x1336e4570_0 .net "we", 0 0, L_0x134914df0;  alias, 1 drivers
S_0x1336e46c0 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x1336e0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1336e4880 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1336e48c0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x1336e4900 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1336e4940 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1336e4980 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1336e49c0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1336e4a00 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x1336e4a40 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x1336e4a80 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1336ecdf0_0 .net "accum_ovrflow", 0 0, v0x1336eb9a0_0;  alias, 1 drivers
v0x1336eced0_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336ecf60_0 .net "clr_col_cnt", 0 0, v0x1336e61a0_0;  1 drivers
v0x1336ecff0_0 .net "clr_k_col_cnt", 0 0, v0x1336e6370_0;  1 drivers
v0x1336ed080_0 .net "cols", 7 0, L_0x134915970;  alias, 1 drivers
v0x1336ed150_0 .net "done", 0 0, v0x1336e6810_0;  alias, 1 drivers
v0x1336ed220_0 .net "en_max_pool", 0 0, L_0x134916060;  alias, 1 drivers
v0x1336ed2b0_0 .net "img_addr", 7 0, v0x1336e6d20_0;  alias, 1 drivers
v0x1336ed380_0 .net "img_data", 23 0, v0x1336e3a30_0;  alias, 1 drivers
v0x1336ed490_0 .net "kern_addr", 5 0, v0x1336e6f00_0;  alias, 1 drivers
v0x1336ed520_0 .net "kern_addr_mode", 0 0, L_0x134915ee0;  alias, 1 drivers
v0x1336ed5f0_0 .net "kern_cols", 2 0, L_0x134915850;  alias, 1 drivers
v0x1336ed6c0_0 .net "kern_data", 23 0, v0x1336e4420_0;  alias, 1 drivers
v0x1336ed790_0 .net "kerns", 2 0, L_0x134915b10;  alias, 1 drivers
v0x1336ed860_0 .net "mask", 2 0, L_0x134916100;  alias, 1 drivers
v0x1336ed8f0_0 .net "reset", 0 0, L_0x134916a10;  1 drivers
v0x1336ed980_0 .net "result_addr", 7 0, v0x1336e72c0_0;  alias, 1 drivers
v0x1336edb10_0 .net "result_cols", 7 0, L_0x134916ec0;  1 drivers
v0x1336edba0_0 .net "result_data", 19 0, v0x1336e8650_0;  alias, 1 drivers
v0x1336edc30_0 .net "result_valid", 0 0, v0x1336e8bc0_0;  alias, 1 drivers
v0x1336edcc0_0 .net "shift", 3 0, L_0x134915dc0;  alias, 1 drivers
v0x1336edd50_0 .net "start", 0 0, L_0x134915690;  alias, 1 drivers
v0x1336ede60_0 .net "stride", 7 0, L_0x134916ca0;  1 drivers
S_0x1336e50f0 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x1336e46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1336e52c0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x1336e5300 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x1336e5340 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1336e5380 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x1336e53c0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x1336e6100_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336e61a0_0 .var "clr_col_cnt", 0 0;
v0x1336e6240_0 .var "clr_img_addr", 0 0;
v0x1336e62d0_0 .var "clr_img_st", 0 0;
v0x1336e6370_0 .var "clr_k_col_cnt", 0 0;
v0x1336e6450_0 .var "clr_kerns_cnt", 0 0;
v0x1336e64e0_0 .net "clr_kerns_cnt_d", 7 0, v0x1336e5ee0_0;  1 drivers
v0x1336e6590_0 .var "clr_result_addr", 0 0;
v0x1336e6620_0 .var "col_cnt", 7 0;
v0x1336e6750_0 .net "cols", 7 0, L_0x134915970;  alias, 1 drivers
v0x1336e6810_0 .var "done", 0 0;
v0x1336e68a0_0 .var "en_col_cnt", 0 0;
v0x1336e6930_0 .var "en_img_addr", 0 0;
v0x1336e69c0_0 .var "en_img_st", 0 0;
v0x1336e6a50_0 .var "en_k_col_cnt", 0 0;
v0x1336e6ae0_0 .var "en_kerns_cnt", 0 0;
v0x1336e6b80_0 .net "en_result_addr", 0 0, v0x1336e8bc0_0;  alias, 1 drivers
v0x1336e6d20_0 .var "img_addr", 7 0;
v0x1336e6de0_0 .var "img_st", 7 0;
v0x1336e6e70_0 .var "k_col_cnt", 2 0;
v0x1336e6f00_0 .var "kern_addr", 5 0;
v0x1336e6f90_0 .net "kern_addr_mode", 0 0, L_0x134915ee0;  alias, 1 drivers
v0x1336e7020_0 .net "kern_cols", 2 0, L_0x134915850;  alias, 1 drivers
v0x1336e70d0_0 .net "kerns", 2 0, L_0x134915b10;  alias, 1 drivers
v0x1336e7180_0 .var "kerns_cnt", 2 0;
v0x1336e7210_0 .net "reset", 0 0, L_0x134916a10;  alias, 1 drivers
v0x1336e72c0_0 .var "result_addr", 7 0;
v0x1336e7360_0 .net "result_cols", 7 0, L_0x134916ec0;  alias, 1 drivers
v0x1336e7410_0 .net "start", 0 0, L_0x134915690;  alias, 1 drivers
v0x1336e74c0_0 .var "start_d", 0 0;
v0x1336e7550_0 .var "start_pedge", 0 0;
v0x1336e75f0_0 .net "stride", 7 0, L_0x134916ca0;  alias, 1 drivers
E_0x1336e5760 .event anyedge, v0x1336e72c0_0, v0x1336e7360_0, v0x1336e6b80_0;
E_0x1336e57d0 .event anyedge, v0x1336e2fd0_0, v0x1336e74c0_0;
E_0x1336e5820 .event anyedge, v0x1336e2870_0, v0x1336e7180_0, v0x1336e6e70_0;
E_0x1336e58a0 .event anyedge, v0x1336e2fd0_0;
E_0x1336e58e0 .event anyedge, v0x1336e6370_0;
E_0x1336e5960 .event anyedge, v0x1336e61a0_0;
E_0x1336e59b0 .event anyedge, v0x1336e7180_0, v0x1336e29c0_0, v0x1336e6ae0_0;
E_0x1336e5a30 .event anyedge, v0x1336e6620_0, v0x1336e24c0_0, v0x1336e68a0_0;
E_0x1336e5a90 .event anyedge, v0x1336e6e70_0, v0x1336e2910_0, v0x1336e2fd0_0;
S_0x1336e5b20 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x1336e50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1336e59f0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1336e5e40_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336e5ee0_0 .var "par_out", 7 0;
v0x1336e5f80_0 .net "reset", 0 0, L_0x134916a10;  alias, 1 drivers
v0x1336e6010_0 .net "ser_in", 0 0, v0x1336e6450_0;  1 drivers
S_0x1336e7820 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1336e46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1336e79f0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x1336e7a30 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x1336e7a70 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1336e7ab0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1336e7af0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1336e7b30 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x1336e7b70 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x134916890 .functor OR 1, L_0x134916a10, L_0x1349167f0, C4<0>, C4<0>;
L_0x1349169a0 .functor AND 1, v0x1336ebe00_0, L_0x134916900, C4<1>, C4<1>;
v0x1336eb840_0 .net *"_ivl_13", 0 0, L_0x1349167f0;  1 drivers
v0x1336eb900_0 .net *"_ivl_17", 0 0, L_0x134916900;  1 drivers
v0x1336eb9a0_0 .var "accum_ovrflow", 0 0;
v0x1336eba70_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336ebb00_0 .net "clr_col_cnt", 0 0, v0x1336e61a0_0;  alias, 1 drivers
v0x1336ebc10_0 .net "clr_col_cnt_d", 7 0, v0x1336ea350_0;  1 drivers
v0x1336ebca0_0 .net "clr_k_col_cnt", 0 0, v0x1336e6370_0;  alias, 1 drivers
v0x1336ebd70_0 .net "clr_k_col_cnt_d", 2 0, v0x1336eaa20_0;  1 drivers
v0x1336ebe00_0 .var "clr_mult_accum", 0 0;
v0x1336ebf10_0 .net "en_max_pool", 0 0, L_0x134916060;  alias, 1 drivers
v0x1336ebfa0_0 .net "img_data", 23 0, v0x1336e3a30_0;  alias, 1 drivers
v0x1336ec030_0 .net "kern_data", 23 0, v0x1336e4420_0;  alias, 1 drivers
v0x1336ec0c0_0 .net "mask", 2 0, L_0x134916100;  alias, 1 drivers
v0x1336ec170_0 .var "mult_accum", 19 0;
v0x1336ec220_0 .var "mult_accum_mux", 20 0;
v0x1336ec2b0_0 .var "mult_accum_r", 20 0;
v0x1336ec360_0 .net "mult_out0", 15 0, v0x1336e9240_0;  1 drivers
v0x1336ec520_0 .var "mult_out0_r", 15 0;
v0x1336ec5b0_0 .net "mult_out1", 15 0, v0x1336e9880_0;  1 drivers
v0x1336ec640_0 .var "mult_out1_r", 15 0;
v0x1336ec6d0_0 .net "mult_out2", 15 0, v0x1336e9eb0_0;  1 drivers
v0x1336ec760_0 .var "mult_out2_r", 15 0;
v0x1336ec800_0 .net "reset", 0 0, L_0x134916a10;  alias, 1 drivers
v0x1336ec890_0 .net "result_data", 19 0, v0x1336e8650_0;  alias, 1 drivers
v0x1336ec950_0 .net "result_valid", 0 0, v0x1336e8bc0_0;  alias, 1 drivers
v0x1336eca20_0 .net "shift", 3 0, L_0x134915dc0;  alias, 1 drivers
v0x1336ecaf0_0 .net "shift_out", 19 0, v0x1336eb700_0;  1 drivers
v0x1336ecbc0_0 .net "start", 0 0, L_0x134915690;  alias, 1 drivers
v0x1336ecc50_0 .net "start_d", 15 0, v0x1336eaf50_0;  1 drivers
E_0x1336e8000 .event anyedge, v0x1336eaa20_0, v0x1336eaf50_0;
E_0x1336e8050 .event anyedge, v0x1336ec2b0_0;
E_0x1336e80a0 .event anyedge, v0x1336ebe00_0, v0x1336ec2b0_0;
L_0x134916330 .part v0x1336e3a30_0, 0, 8;
L_0x134916450 .part v0x1336e4420_0, 0, 8;
L_0x134916570 .part v0x1336e3a30_0, 8, 8;
L_0x134916610 .part v0x1336e4420_0, 8, 8;
L_0x1349166b0 .part v0x1336e3a30_0, 16, 8;
L_0x134916750 .part v0x1336e4420_0, 16, 8;
L_0x1349167f0 .part v0x1336ea350_0, 3, 1;
L_0x134916900 .part v0x1336eaf50_0, 2, 1;
S_0x1336e8100 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x1336e7820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1336e8270 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x1336e8510_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336e85b0_0 .net "data_in", 19 0, v0x1336eb700_0;  alias, 1 drivers
v0x1336e8650_0 .var "data_out", 19 0;
v0x1336e86e0_0 .var "data_r", 19 0;
v0x1336e8770_0 .net "en_maxpool", 0 0, L_0x134916060;  alias, 1 drivers
v0x1336e8840_0 .var "max_pool_out", 19 0;
v0x1336e88d0_0 .var "max_pool_valid", 0 0;
v0x1336e8960_0 .net "reset", 0 0, L_0x134916890;  1 drivers
v0x1336e8a00_0 .var "toggle", 0 0;
v0x1336e8b20_0 .net "valid_in", 0 0, L_0x1349169a0;  1 drivers
v0x1336e8bc0_0 .var "valid_out", 0 0;
E_0x1336e8460 .event anyedge, v0x1336e8a00_0, v0x1336e8b20_0;
E_0x1336e84c0 .event anyedge, v0x1336e86e0_0, v0x1336e85b0_0;
S_0x1336e8cd0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1336e7820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336e8ea0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336e8ee0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336e90e0_0 .net "a", 7 0, L_0x134916330;  1 drivers
v0x1336e91a0_0 .net "b", 7 0, L_0x134916450;  1 drivers
v0x1336e9240_0 .var "out", 15 0;
E_0x1336e9090 .event anyedge, v0x1336e90e0_0, v0x1336e91a0_0;
S_0x1336e92e0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1336e7820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336e94a0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336e94e0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336e9720_0 .net "a", 7 0, L_0x134916570;  1 drivers
v0x1336e97e0_0 .net "b", 7 0, L_0x134916610;  1 drivers
v0x1336e9880_0 .var "out", 15 0;
E_0x1336e96d0 .event anyedge, v0x1336e9720_0, v0x1336e97e0_0;
S_0x1336e9920 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1336e7820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336e9ae0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336e9b20 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336e9d50_0 .net "a", 7 0, L_0x1349166b0;  1 drivers
v0x1336e9e10_0 .net "b", 7 0, L_0x134916750;  1 drivers
v0x1336e9eb0_0 .var "out", 15 0;
E_0x1336e9cf0 .event anyedge, v0x1336e9d50_0, v0x1336e9e10_0;
S_0x1336e9f50 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x1336e7820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1336ea150 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1336ea2b0_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336ea350_0 .var "par_out", 7 0;
v0x1336ea3f0_0 .net "reset", 0 0, L_0x134916a10;  alias, 1 drivers
v0x1336ea480_0 .net "ser_in", 0 0, v0x1336e61a0_0;  alias, 1 drivers
S_0x1336ea540 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x1336e7820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1336ea700 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1336ea880_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336eaa20_0 .var "par_out", 2 0;
v0x1336eaab0_0 .net "reset", 0 0, L_0x134916a10;  alias, 1 drivers
v0x1336eab40_0 .net "ser_in", 0 0, v0x1336e6370_0;  alias, 1 drivers
S_0x1336eabd0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x1336e7820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1336ead40 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1336eaec0_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336eaf50_0 .var "par_out", 15 0;
v0x1336eaff0_0 .net "reset", 0 0, L_0x134916a10;  alias, 1 drivers
v0x1336eb100_0 .net "ser_in", 0 0, L_0x134915690;  alias, 1 drivers
S_0x1336eb190 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x1336e7820;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x1336eb350 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1336eb390 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x1336eb3d0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1336eb640_0 .net "in", 19 0, v0x1336ec170_0;  1 drivers
v0x1336eb700_0 .var "out", 19 0;
v0x1336eb7a0_0 .net "shift", 3 0, L_0x134915dc0;  alias, 1 drivers
E_0x1336eb5e0 .event anyedge, v0x1336e2db0_0, v0x1336eb640_0;
S_0x1336ee020 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x1336e0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336e4e40 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336e4e80 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x1336ee410_0 .net "adr_r", 7 0, L_0x13490fa40;  1 drivers
v0x1336ee4c0_0 .net "adr_w", 7 0, v0x1336e72c0_0;  alias, 1 drivers
v0x1336ee560_0 .net "clk", 0 0, L_0x1349135a0;  alias, 1 drivers
v0x1336ee5f0_0 .net "dat_i", 19 0, v0x1336e8650_0;  alias, 1 drivers
v0x1336ee680_0 .var "dat_o", 19 0;
v0x1336ee730_0 .var "dat_o2", 19 0;
v0x1336ee7e0 .array "r", 255 0, 19 0;
v0x1336ee880_0 .net "we", 0 0, L_0x134917620;  1 drivers
S_0x1336f20f0 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x1336bc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1336f2260 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1336f22a0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x1336f22e0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1336f2320 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1336f2360 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x1336f23a0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1336f23e0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1336f2420 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x1336f2460 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x1336f24a0 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x13490fbd0 .functor BUFZ 1, v0x13490a870_0, C4<0>, C4<0>, C4<0>;
L_0x1349177c0 .functor BUFZ 1, v0x13490a900_0, C4<0>, C4<0>, C4<0>;
L_0x134917a70 .functor AND 1, L_0x134917950, v0x13490aad0_0, C4<1>, C4<1>;
L_0x134917b40 .functor AND 1, L_0x134917a70, v0x13490ad10_0, C4<1>, C4<1>;
L_0x134917c30 .functor BUFZ 32, v0x134906cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1349180d0 .functor AND 1, L_0x134917fb0, L_0x134917b40, C4<1>, C4<1>;
L_0x134918200 .functor AND 1, L_0x1349180d0, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134918620 .functor AND 1, L_0x1349184b0, L_0x134917b40, C4<1>, C4<1>;
L_0x1349186e0 .functor AND 1, L_0x134918620, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134918ad0 .functor AND 1, L_0x1349189b0, L_0x134917b40, C4<1>, C4<1>;
L_0x134918c60 .functor AND 1, L_0x134918ad0, v0x13490ada0_0, C4<1>, C4<1>;
L_0x134918d70 .functor AND 1, L_0x134918ec0, L_0x134917b40, C4<1>, C4<1>;
L_0x134919110 .functor AND 1, L_0x134918d70, v0x13490ada0_0, C4<1>, C4<1>;
L_0x13491a7a0 .functor OR 1, L_0x1349177c0, L_0x1349194c0, C4<0>, C4<0>;
L_0x13491b0d0 .functor NOT 1, v0x1336f8490_0, C4<0>, C4<0>, C4<0>;
L_0x13491b3c0 .functor AND 1, v0x1336fa840_0, L_0x13491b0d0, C4<1>, C4<1>;
L_0x138088b50 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x1349046d0_0 .net/2u *"_ivl_10", 32 0, L_0x138088b50;  1 drivers
v0x134904770_0 .net *"_ivl_105", 13 0, L_0x13491ade0;  1 drivers
L_0x138088e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134904810_0 .net *"_ivl_111", 1 0, L_0x138088e68;  1 drivers
v0x1349048a0_0 .net *"_ivl_113", 0 0, L_0x13491b0d0;  1 drivers
v0x134904950_0 .net *"_ivl_118", 13 0, L_0x13491b4c0;  1 drivers
v0x134904a40_0 .net *"_ivl_12", 0 0, L_0x134917950;  1 drivers
v0x134904ae0_0 .net *"_ivl_14", 0 0, L_0x134917a70;  1 drivers
v0x134904b90_0 .net *"_ivl_23", 1 0, L_0x134917d80;  1 drivers
v0x134904c40_0 .net *"_ivl_24", 31 0, L_0x134917e20;  1 drivers
L_0x138088b98 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134904d50_0 .net *"_ivl_27", 29 0, L_0x138088b98;  1 drivers
L_0x138088be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134904e00_0 .net/2u *"_ivl_28", 31 0, L_0x138088be0;  1 drivers
v0x134904eb0_0 .net *"_ivl_30", 0 0, L_0x134917fb0;  1 drivers
v0x134904f50_0 .net *"_ivl_32", 0 0, L_0x1349180d0;  1 drivers
v0x134905000_0 .net *"_ivl_37", 2 0, L_0x1349182b0;  1 drivers
v0x1349050b0_0 .net *"_ivl_38", 31 0, L_0x134918390;  1 drivers
L_0x138088c28 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134905160_0 .net *"_ivl_41", 28 0, L_0x138088c28;  1 drivers
L_0x138088c70 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x134905210_0 .net/2u *"_ivl_42", 31 0, L_0x138088c70;  1 drivers
v0x1349053a0_0 .net *"_ivl_44", 0 0, L_0x1349184b0;  1 drivers
v0x134905430_0 .net *"_ivl_46", 0 0, L_0x134918620;  1 drivers
v0x1349054d0_0 .net *"_ivl_5", 7 0, L_0x134917830;  1 drivers
v0x134905580_0 .net *"_ivl_51", 1 0, L_0x134918790;  1 drivers
v0x134905630_0 .net *"_ivl_52", 31 0, L_0x134918830;  1 drivers
L_0x138088cb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1349056e0_0 .net *"_ivl_55", 29 0, L_0x138088cb8;  1 drivers
L_0x138088d00 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x134905790_0 .net/2u *"_ivl_56", 31 0, L_0x138088d00;  1 drivers
v0x134905840_0 .net *"_ivl_58", 0 0, L_0x1349189b0;  1 drivers
v0x1349058e0_0 .net *"_ivl_6", 32 0, L_0x134917540;  1 drivers
v0x134905990_0 .net *"_ivl_60", 0 0, L_0x134918ad0;  1 drivers
v0x134905a40_0 .net *"_ivl_65", 1 0, L_0x134918cd0;  1 drivers
v0x134905af0_0 .net *"_ivl_66", 31 0, L_0x134918de0;  1 drivers
L_0x138088d48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134905ba0_0 .net *"_ivl_69", 29 0, L_0x138088d48;  1 drivers
L_0x138088d90 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x134905c50_0 .net/2u *"_ivl_70", 31 0, L_0x138088d90;  1 drivers
v0x134905d00_0 .net *"_ivl_72", 0 0, L_0x134918ec0;  1 drivers
v0x134905da0_0 .net *"_ivl_74", 0 0, L_0x134918d70;  1 drivers
v0x1349052c0_0 .net *"_ivl_83", 5 0, L_0x13491a990;  1 drivers
L_0x138088dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134906030_0 .net *"_ivl_87", 1 0, L_0x138088dd8;  1 drivers
L_0x138088b08 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1349060c0_0 .net *"_ivl_9", 24 0, L_0x138088b08;  1 drivers
v0x134906160_0 .net *"_ivl_90", 5 0, L_0x13491ab60;  1 drivers
L_0x138088e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134906210_0 .net *"_ivl_94", 1 0, L_0x138088e20;  1 drivers
v0x1349062c0_0 .net *"_ivl_99", 13 0, L_0x13491ac00;  1 drivers
v0x134906370_0 .net "accum_ovrflow", 0 0, v0x1336fd620_0;  1 drivers
v0x134906400_0 .net "clk", 0 0, L_0x13490fbd0;  1 drivers
v0x134906490_0 .net "cols", 7 0, L_0x134919700;  1 drivers
v0x134906530_0 .net "data_out_regs", 31 0, v0x1336f38a0_0;  1 drivers
v0x134906610_0 .net "data_out_result", 19 0, v0x134904430_0;  1 drivers
v0x1349066a0_0 .net "done", 0 0, v0x1336f8490_0;  1 drivers
v0x134906730_0 .net "en_max_pool", 0 0, L_0x134919df0;  1 drivers
v0x134906840_0 .net "img_addr", 7 0, v0x1336f89a0_0;  1 drivers
v0x1349068d0_0 .net "img_data", 23 0, v0x1336f56b0_0;  1 drivers
v0x134906960_0 .net "kern_addr", 5 0, v0x1336f8b80_0;  1 drivers
v0x1349069f0_0 .net "kern_addr_mode", 0 0, L_0x134919c70;  1 drivers
v0x134906a80_0 .net "kern_cols", 2 0, L_0x1349195e0;  1 drivers
v0x134906b10_0 .net "kern_data", 23 0, v0x1336f60a0_0;  1 drivers
v0x134906ba0_0 .net "kerns", 2 0, L_0x1349198a0;  1 drivers
v0x134906c30_0 .net "mask", 2 0, L_0x134919e90;  1 drivers
v0x134906cc0_0 .var "rdata", 31 0;
v0x134906d60_0 .var "ready", 0 0;
v0x134906e00_0 .net "reset", 0 0, L_0x1349177c0;  1 drivers
v0x134906ed0_0 .net "result_addr", 7 0, v0x1336f8f40_0;  1 drivers
v0x134906f60_0 .net "result_cols", 7 0, L_0x134919a60;  1 drivers
v0x134906ff0_0 .net "result_data", 19 0, v0x1336fa2d0_0;  1 drivers
v0x134907100_0 .net "result_valid", 0 0, v0x1336fa840_0;  1 drivers
v0x134907210_0 .net "shift", 3 0, L_0x134919b50;  1 drivers
v0x134907320_0 .net "soft_reset", 0 0, L_0x1349194c0;  1 drivers
v0x1349073b0_0 .net "start", 0 0, L_0x134919420;  1 drivers
v0x134907440_0 .net "stride", 7 0, L_0x1349199c0;  1 drivers
v0x134905e30_0 .net "valid", 0 0, L_0x134917b40;  1 drivers
v0x134905ec0_0 .net "wb_clk_i", 0 0, v0x13490a870_0;  alias, 1 drivers
v0x134905f50_0 .net "wb_rst_i", 0 0, v0x13490a900_0;  alias, 1 drivers
v0x1349074d0_0 .net "wbs_ack_o", 0 0, v0x134906d60_0;  alias, 1 drivers
v0x134907560_0 .net "wbs_adr_i", 31 0, v0x13490aa40_0;  alias, 1 drivers
v0x1349075f0_0 .net "wbs_cyc_i", 0 0, v0x13490aad0_0;  alias, 1 drivers
v0x134907680_0 .net "wbs_dat_i", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x134907710_0 .net "wbs_dat_o", 31 0, L_0x134917c30;  alias, 1 drivers
v0x1349077a0_0 .net "wbs_sel_i", 3 0, v0x13490ac80_0;  alias, 1 drivers
v0x134907830_0 .net "wbs_stb_i", 0 0, v0x13490ad10_0;  alias, 1 drivers
v0x1349078c0_0 .net "wbs_we_i", 0 0, v0x13490ada0_0;  alias, 1 drivers
v0x134907950_0 .net "we_img_ram", 0 0, L_0x1349186e0;  1 drivers
v0x1349079e0_0 .net "we_kern_ram", 0 0, L_0x134918c60;  1 drivers
v0x134907a70_0 .net "we_regs", 0 0, L_0x134918200;  1 drivers
v0x134907b40_0 .net "we_res_ram", 0 0, L_0x134919110;  1 drivers
L_0x134917830 .part v0x13490aa40_0, 24, 8;
L_0x134917540 .concat [ 8 25 0 0], L_0x134917830, L_0x138088b08;
L_0x134917950 .cmp/eq 33, L_0x134917540, L_0x138088b50;
L_0x134917d80 .part v0x13490aa40_0, 16, 2;
L_0x134917e20 .concat [ 2 30 0 0], L_0x134917d80, L_0x138088b98;
L_0x134917fb0 .cmp/eq 32, L_0x134917e20, L_0x138088be0;
L_0x1349182b0 .part v0x13490aa40_0, 16, 3;
L_0x134918390 .concat [ 3 29 0 0], L_0x1349182b0, L_0x138088c28;
L_0x1349184b0 .cmp/eq 32, L_0x134918390, L_0x138088c70;
L_0x134918790 .part v0x13490aa40_0, 16, 2;
L_0x134918830 .concat [ 2 30 0 0], L_0x134918790, L_0x138088cb8;
L_0x1349189b0 .cmp/eq 32, L_0x134918830, L_0x138088d00;
L_0x134918cd0 .part v0x13490aa40_0, 16, 2;
L_0x134918de0 .concat [ 2 30 0 0], L_0x134918cd0, L_0x138088d48;
L_0x134918ec0 .cmp/eq 32, L_0x134918de0, L_0x138088d90;
L_0x13491a020 .part v0x13490aa40_0, 2, 2;
L_0x13491a990 .part L_0x1349199c0, 0, 6;
L_0x13491aac0 .concat [ 6 2 0 0], L_0x13491a990, L_0x138088dd8;
L_0x13491ab60 .part L_0x134919a60, 0, 6;
L_0x13491aca0 .concat [ 6 2 0 0], L_0x13491ab60, L_0x138088e20;
L_0x13491ad40 .part v0x13490ab60_0, 0, 24;
L_0x13491ac00 .part v0x13490aa40_0, 2, 14;
L_0x13491ae90 .part L_0x13491ac00, 0, 8;
L_0x13491b030 .part v0x13490ab60_0, 0, 24;
L_0x13491ade0 .part v0x13490aa40_0, 2, 14;
L_0x13491b1a0 .part L_0x13491ade0, 0, 8;
L_0x13491b240 .concat [ 6 2 0 0], v0x1336f8b80_0, L_0x138088e68;
L_0x13491b4c0 .part v0x13490aa40_0, 2, 14;
L_0x13491b560 .part L_0x13491b4c0, 0, 8;
S_0x1336f2a00 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x1336f20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1336f2bc0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1336f3ec0_0 .net *"_ivl_6", 29 0, L_0x1349191a0;  1 drivers
v0x1336f3f80_0 .net "accum_ovrflow", 0 0, v0x1336fd620_0;  alias, 1 drivers
v0x1336f4020_0 .net "addr", 1 0, L_0x13491a020;  1 drivers
v0x1336f40b0_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336f4140_0 .net "cols", 7 0, L_0x134919700;  alias, 1 drivers
v0x1336f4210_0 .net "data_in", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336f42a0_0 .net "data_out", 31 0, v0x1336f38a0_0;  alias, 1 drivers
v0x1336f4340_0 .net "done", 0 0, v0x1336f8490_0;  alias, 1 drivers
v0x1336f43d0_0 .net "en_max_pool", 0 0, L_0x134919df0;  alias, 1 drivers
v0x1336f44f0_0 .net "kern_addr_mode", 0 0, L_0x134919c70;  alias, 1 drivers
v0x1336f4590_0 .net "kern_cols", 2 0, L_0x1349195e0;  alias, 1 drivers
v0x1336f4640_0 .net "kerns", 2 0, L_0x1349198a0;  alias, 1 drivers
v0x1336f46f0_0 .net "mask", 2 0, L_0x134919e90;  alias, 1 drivers
v0x1336f47a0 .array "regs", 4 0;
v0x1336f47a0_0 .net v0x1336f47a0 0, 31 0, v0x1336f3570_0; 1 drivers
v0x1336f47a0_1 .net v0x1336f47a0 1, 31 0, v0x1336f3600_0; 1 drivers
v0x1336f47a0_2 .net v0x1336f47a0 2, 31 0, v0x1336f3690_0; 1 drivers
v0x1336f47a0_3 .net v0x1336f47a0 3, 31 0, v0x1336f3760_0; 1 drivers
o0x13805ad80 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1336f47a0_4 .net v0x1336f47a0 4, 31 0, o0x13805ad80; 0 drivers
v0x1336f4910_0 .net "reset", 0 0, L_0x1349177c0;  alias, 1 drivers
v0x1336f49a0_0 .net "result_cols", 7 0, L_0x134919a60;  alias, 1 drivers
v0x1336f4a30_0 .net "shift", 3 0, L_0x134919b50;  alias, 1 drivers
v0x1336f4bc0_0 .net "soft_reset", 0 0, L_0x1349194c0;  alias, 1 drivers
v0x1336f4c50_0 .net "start", 0 0, L_0x134919420;  alias, 1 drivers
v0x1336f4cf0_0 .net "stride", 7 0, L_0x1349199c0;  alias, 1 drivers
v0x1336f4da0_0 .net "wr_en", 0 0, L_0x134918200;  alias, 1 drivers
L_0x1349191a0 .part v0x1336f3570_0, 2, 30;
L_0x134919280 .concat [ 1 1 30 0], v0x1336f8490_0, v0x1336fd620_0, L_0x1349191a0;
L_0x134919420 .part v0x1336f3570_0, 2, 1;
L_0x1349194c0 .part v0x1336f3570_0, 3, 1;
L_0x1349195e0 .part v0x1336f3600_0, 0, 3;
L_0x134919700 .part v0x1336f3600_0, 8, 8;
L_0x1349198a0 .part v0x1336f3600_0, 16, 3;
L_0x1349199c0 .part v0x1336f3600_0, 24, 8;
L_0x134919a60 .part v0x1336f3690_0, 0, 8;
L_0x134919b50 .part v0x1336f3690_0, 8, 4;
L_0x134919c70 .part v0x1336f3690_0, 16, 1;
L_0x134919df0 .part v0x1336f3690_0, 17, 1;
L_0x134919e90 .part v0x1336f3690_0, 18, 3;
S_0x1336f2f30 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x1336f2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1336f30f0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x1336f3410_0 .net "addr", 1 0, L_0x13491a020;  alias, 1 drivers
v0x1336f34d0_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336f3570_0 .var "ctrl0", 31 0;
v0x1336f3600_0 .var "ctrl1", 31 0;
v0x1336f3690_0 .var "ctrl2", 31 0;
v0x1336f3760_0 .var "ctrl3", 31 0;
v0x1336f3800_0 .net "data_in", 31 0, v0x13490ab60_0;  alias, 1 drivers
v0x1336f38a0_0 .var "data_out", 31 0;
v0x1336f3950_0 .net "reset", 0 0, L_0x1349177c0;  alias, 1 drivers
v0x1336f3a60_0 .net "status0", 31 0, L_0x134919280;  1 drivers
v0x1336f3b00_0 .net "status1", 31 0, v0x1336f3600_0;  alias, 1 drivers
v0x1336f3bc0_0 .net "status2", 31 0, v0x1336f3690_0;  alias, 1 drivers
v0x1336f3c50_0 .net "status3", 31 0, v0x1336f3760_0;  alias, 1 drivers
v0x1336f3ce0_0 .net "wr_en", 0 0, L_0x134918200;  alias, 1 drivers
E_0x1336f3350/0 .event anyedge, v0x1336f3410_0, v0x1336f3a60_0, v0x1336f3600_0, v0x1336f3690_0;
E_0x1336f3350/1 .event anyedge, v0x1336f3760_0;
E_0x1336f3350 .event/or E_0x1336f3350/0, E_0x1336f3350/1;
E_0x1336f33c0 .event posedge, v0x1336f34d0_0;
S_0x1336f4f90 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x1336f20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336f2cc0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336f2d00 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1336f5370_0 .net "adr_r", 7 0, v0x1336f89a0_0;  alias, 1 drivers
v0x1336f5420_0 .net "adr_w", 7 0, L_0x13491ae90;  1 drivers
v0x1336f54c0_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336f5550_0 .net "dat_i", 23 0, L_0x13491ad40;  1 drivers
v0x1336f55e0_0 .var "dat_o", 23 0;
v0x1336f56b0_0 .var "dat_o2", 23 0;
v0x1336f5760 .array "r", 255 0, 23 0;
v0x1336f5800_0 .net "we", 0 0, L_0x1349186e0;  alias, 1 drivers
S_0x1336f5950 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x1336f20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336f5b10 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336f5b50 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1336f5d80_0 .net "adr_r", 7 0, L_0x13491b240;  1 drivers
v0x1336f5e30_0 .net "adr_w", 7 0, L_0x13491b1a0;  1 drivers
v0x1336f5ed0_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336f5f60_0 .net "dat_i", 23 0, L_0x13491b030;  1 drivers
v0x1336f5ff0_0 .var "dat_o", 23 0;
v0x1336f60a0_0 .var "dat_o2", 23 0;
v0x1336f6150 .array "r", 255 0, 23 0;
v0x1336f61f0_0 .net "we", 0 0, L_0x134918c60;  alias, 1 drivers
S_0x1336f6340 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x1336f20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1336f6500 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1336f6540 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x1336f6580 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1336f65c0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1336f6600 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1336f6640 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1336f6680 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x1336f66c0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x1336f6700 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1336fea70_0 .net "accum_ovrflow", 0 0, v0x1336fd620_0;  alias, 1 drivers
v0x1336feb50_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336febe0_0 .net "clr_col_cnt", 0 0, v0x1336f7e20_0;  1 drivers
v0x1336fec70_0 .net "clr_k_col_cnt", 0 0, v0x1336f7ff0_0;  1 drivers
v0x1336fed00_0 .net "cols", 7 0, L_0x134919700;  alias, 1 drivers
v0x1336fedd0_0 .net "done", 0 0, v0x1336f8490_0;  alias, 1 drivers
v0x1336feea0_0 .net "en_max_pool", 0 0, L_0x134919df0;  alias, 1 drivers
v0x1336fef30_0 .net "img_addr", 7 0, v0x1336f89a0_0;  alias, 1 drivers
v0x1336ff000_0 .net "img_data", 23 0, v0x1336f56b0_0;  alias, 1 drivers
v0x1336ff110_0 .net "kern_addr", 5 0, v0x1336f8b80_0;  alias, 1 drivers
v0x1336ff1a0_0 .net "kern_addr_mode", 0 0, L_0x134919c70;  alias, 1 drivers
v0x1336ff270_0 .net "kern_cols", 2 0, L_0x1349195e0;  alias, 1 drivers
v0x1336ff340_0 .net "kern_data", 23 0, v0x1336f60a0_0;  alias, 1 drivers
v0x1336ff410_0 .net "kerns", 2 0, L_0x1349198a0;  alias, 1 drivers
v0x1336ff4e0_0 .net "mask", 2 0, L_0x134919e90;  alias, 1 drivers
v0x1336ff570_0 .net "reset", 0 0, L_0x13491a7a0;  1 drivers
v0x1336ff600_0 .net "result_addr", 7 0, v0x1336f8f40_0;  alias, 1 drivers
v0x1336ff790_0 .net "result_cols", 7 0, L_0x13491aca0;  1 drivers
v0x1336ff820_0 .net "result_data", 19 0, v0x1336fa2d0_0;  alias, 1 drivers
v0x1336ff8b0_0 .net "result_valid", 0 0, v0x1336fa840_0;  alias, 1 drivers
v0x1336ff940_0 .net "shift", 3 0, L_0x134919b50;  alias, 1 drivers
v0x1336ff9d0_0 .net "start", 0 0, L_0x134919420;  alias, 1 drivers
v0x1336ffae0_0 .net "stride", 7 0, L_0x13491aac0;  1 drivers
S_0x1336f6d70 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x1336f6340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1336f6f40 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x1336f6f80 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x1336f6fc0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1336f7000 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x1336f7040 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x1336f7d80_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336f7e20_0 .var "clr_col_cnt", 0 0;
v0x1336f7ec0_0 .var "clr_img_addr", 0 0;
v0x1336f7f50_0 .var "clr_img_st", 0 0;
v0x1336f7ff0_0 .var "clr_k_col_cnt", 0 0;
v0x1336f80d0_0 .var "clr_kerns_cnt", 0 0;
v0x1336f8160_0 .net "clr_kerns_cnt_d", 7 0, v0x1336f7b60_0;  1 drivers
v0x1336f8210_0 .var "clr_result_addr", 0 0;
v0x1336f82a0_0 .var "col_cnt", 7 0;
v0x1336f83d0_0 .net "cols", 7 0, L_0x134919700;  alias, 1 drivers
v0x1336f8490_0 .var "done", 0 0;
v0x1336f8520_0 .var "en_col_cnt", 0 0;
v0x1336f85b0_0 .var "en_img_addr", 0 0;
v0x1336f8640_0 .var "en_img_st", 0 0;
v0x1336f86d0_0 .var "en_k_col_cnt", 0 0;
v0x1336f8760_0 .var "en_kerns_cnt", 0 0;
v0x1336f8800_0 .net "en_result_addr", 0 0, v0x1336fa840_0;  alias, 1 drivers
v0x1336f89a0_0 .var "img_addr", 7 0;
v0x1336f8a60_0 .var "img_st", 7 0;
v0x1336f8af0_0 .var "k_col_cnt", 2 0;
v0x1336f8b80_0 .var "kern_addr", 5 0;
v0x1336f8c10_0 .net "kern_addr_mode", 0 0, L_0x134919c70;  alias, 1 drivers
v0x1336f8ca0_0 .net "kern_cols", 2 0, L_0x1349195e0;  alias, 1 drivers
v0x1336f8d50_0 .net "kerns", 2 0, L_0x1349198a0;  alias, 1 drivers
v0x1336f8e00_0 .var "kerns_cnt", 2 0;
v0x1336f8e90_0 .net "reset", 0 0, L_0x13491a7a0;  alias, 1 drivers
v0x1336f8f40_0 .var "result_addr", 7 0;
v0x1336f8fe0_0 .net "result_cols", 7 0, L_0x13491aca0;  alias, 1 drivers
v0x1336f9090_0 .net "start", 0 0, L_0x134919420;  alias, 1 drivers
v0x1336f9140_0 .var "start_d", 0 0;
v0x1336f91d0_0 .var "start_pedge", 0 0;
v0x1336f9270_0 .net "stride", 7 0, L_0x13491aac0;  alias, 1 drivers
E_0x1336f73e0 .event anyedge, v0x1336f8f40_0, v0x1336f8fe0_0, v0x1336f8800_0;
E_0x1336f7450 .event anyedge, v0x1336f4c50_0, v0x1336f9140_0;
E_0x1336f74a0 .event anyedge, v0x1336f44f0_0, v0x1336f8e00_0, v0x1336f8af0_0;
E_0x1336f7520 .event anyedge, v0x1336f4c50_0;
E_0x1336f7560 .event anyedge, v0x1336f7ff0_0;
E_0x1336f75e0 .event anyedge, v0x1336f7e20_0;
E_0x1336f7630 .event anyedge, v0x1336f8e00_0, v0x1336f4640_0, v0x1336f8760_0;
E_0x1336f76b0 .event anyedge, v0x1336f82a0_0, v0x1336f4140_0, v0x1336f8520_0;
E_0x1336f7710 .event anyedge, v0x1336f8af0_0, v0x1336f4590_0, v0x1336f4c50_0;
S_0x1336f77a0 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x1336f6d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1336f7670 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1336f7ac0_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336f7b60_0 .var "par_out", 7 0;
v0x1336f7c00_0 .net "reset", 0 0, L_0x13491a7a0;  alias, 1 drivers
v0x1336f7c90_0 .net "ser_in", 0 0, v0x1336f80d0_0;  1 drivers
S_0x1336f94a0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1336f6340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1336f9670 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x1336f96b0 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x1336f96f0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1336f9730 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1336f9770 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1336f97b0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x1336f97f0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13491a620 .functor OR 1, L_0x13491a7a0, L_0x13491a580, C4<0>, C4<0>;
L_0x13491a730 .functor AND 1, v0x1336fda80_0, L_0x13491a690, C4<1>, C4<1>;
v0x1336fd4c0_0 .net *"_ivl_13", 0 0, L_0x13491a580;  1 drivers
v0x1336fd580_0 .net *"_ivl_17", 0 0, L_0x13491a690;  1 drivers
v0x1336fd620_0 .var "accum_ovrflow", 0 0;
v0x1336fd6f0_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336fd780_0 .net "clr_col_cnt", 0 0, v0x1336f7e20_0;  alias, 1 drivers
v0x1336fd890_0 .net "clr_col_cnt_d", 7 0, v0x1336fbfd0_0;  1 drivers
v0x1336fd920_0 .net "clr_k_col_cnt", 0 0, v0x1336f7ff0_0;  alias, 1 drivers
v0x1336fd9f0_0 .net "clr_k_col_cnt_d", 2 0, v0x1336fc6a0_0;  1 drivers
v0x1336fda80_0 .var "clr_mult_accum", 0 0;
v0x1336fdb90_0 .net "en_max_pool", 0 0, L_0x134919df0;  alias, 1 drivers
v0x1336fdc20_0 .net "img_data", 23 0, v0x1336f56b0_0;  alias, 1 drivers
v0x1336fdcb0_0 .net "kern_data", 23 0, v0x1336f60a0_0;  alias, 1 drivers
v0x1336fdd40_0 .net "mask", 2 0, L_0x134919e90;  alias, 1 drivers
v0x1336fddf0_0 .var "mult_accum", 19 0;
v0x1336fdea0_0 .var "mult_accum_mux", 20 0;
v0x1336fdf30_0 .var "mult_accum_r", 20 0;
v0x1336fdfe0_0 .net "mult_out0", 15 0, v0x1336faec0_0;  1 drivers
v0x1336fe1a0_0 .var "mult_out0_r", 15 0;
v0x1336fe230_0 .net "mult_out1", 15 0, v0x1336fb500_0;  1 drivers
v0x1336fe2c0_0 .var "mult_out1_r", 15 0;
v0x1336fe350_0 .net "mult_out2", 15 0, v0x1336fbb30_0;  1 drivers
v0x1336fe3e0_0 .var "mult_out2_r", 15 0;
v0x1336fe480_0 .net "reset", 0 0, L_0x13491a7a0;  alias, 1 drivers
v0x1336fe510_0 .net "result_data", 19 0, v0x1336fa2d0_0;  alias, 1 drivers
v0x1336fe5d0_0 .net "result_valid", 0 0, v0x1336fa840_0;  alias, 1 drivers
v0x1336fe6a0_0 .net "shift", 3 0, L_0x134919b50;  alias, 1 drivers
v0x1336fe770_0 .net "shift_out", 19 0, v0x1336fd380_0;  1 drivers
v0x1336fe840_0 .net "start", 0 0, L_0x134919420;  alias, 1 drivers
v0x1336fe8d0_0 .net "start_d", 15 0, v0x1336fcbd0_0;  1 drivers
E_0x1336f9c80 .event anyedge, v0x1336fc6a0_0, v0x1336fcbd0_0;
E_0x1336f9cd0 .event anyedge, v0x1336fdf30_0;
E_0x1336f9d20 .event anyedge, v0x1336fda80_0, v0x1336fdf30_0;
L_0x13491a0c0 .part v0x1336f56b0_0, 0, 8;
L_0x13491a1e0 .part v0x1336f60a0_0, 0, 8;
L_0x13491a300 .part v0x1336f56b0_0, 8, 8;
L_0x13491a3a0 .part v0x1336f60a0_0, 8, 8;
L_0x13491a440 .part v0x1336f56b0_0, 16, 8;
L_0x13491a4e0 .part v0x1336f60a0_0, 16, 8;
L_0x13491a580 .part v0x1336fbfd0_0, 3, 1;
L_0x13491a690 .part v0x1336fcbd0_0, 2, 1;
S_0x1336f9d80 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x1336f94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1336f9ef0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x1336fa190_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336fa230_0 .net "data_in", 19 0, v0x1336fd380_0;  alias, 1 drivers
v0x1336fa2d0_0 .var "data_out", 19 0;
v0x1336fa360_0 .var "data_r", 19 0;
v0x1336fa3f0_0 .net "en_maxpool", 0 0, L_0x134919df0;  alias, 1 drivers
v0x1336fa4c0_0 .var "max_pool_out", 19 0;
v0x1336fa550_0 .var "max_pool_valid", 0 0;
v0x1336fa5e0_0 .net "reset", 0 0, L_0x13491a620;  1 drivers
v0x1336fa680_0 .var "toggle", 0 0;
v0x1336fa7a0_0 .net "valid_in", 0 0, L_0x13491a730;  1 drivers
v0x1336fa840_0 .var "valid_out", 0 0;
E_0x1336fa0e0 .event anyedge, v0x1336fa680_0, v0x1336fa7a0_0;
E_0x1336fa140 .event anyedge, v0x1336fa360_0, v0x1336fa230_0;
S_0x1336fa950 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1336f94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336fab20 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336fab60 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336fad60_0 .net "a", 7 0, L_0x13491a0c0;  1 drivers
v0x1336fae20_0 .net "b", 7 0, L_0x13491a1e0;  1 drivers
v0x1336faec0_0 .var "out", 15 0;
E_0x1336fad10 .event anyedge, v0x1336fad60_0, v0x1336fae20_0;
S_0x1336faf60 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1336f94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336fb120 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336fb160 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336fb3a0_0 .net "a", 7 0, L_0x13491a300;  1 drivers
v0x1336fb460_0 .net "b", 7 0, L_0x13491a3a0;  1 drivers
v0x1336fb500_0 .var "out", 15 0;
E_0x1336fb350 .event anyedge, v0x1336fb3a0_0, v0x1336fb460_0;
S_0x1336fb5a0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1336f94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1336fb760 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1336fb7a0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1336fb9d0_0 .net "a", 7 0, L_0x13491a440;  1 drivers
v0x1336fba90_0 .net "b", 7 0, L_0x13491a4e0;  1 drivers
v0x1336fbb30_0 .var "out", 15 0;
E_0x1336fb970 .event anyedge, v0x1336fb9d0_0, v0x1336fba90_0;
S_0x1336fbbd0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x1336f94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1336fbdd0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1336fbf30_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336fbfd0_0 .var "par_out", 7 0;
v0x1336fc070_0 .net "reset", 0 0, L_0x13491a7a0;  alias, 1 drivers
v0x1336fc100_0 .net "ser_in", 0 0, v0x1336f7e20_0;  alias, 1 drivers
S_0x1336fc1c0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x1336f94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1336fc380 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1336fc500_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336fc6a0_0 .var "par_out", 2 0;
v0x1336fc730_0 .net "reset", 0 0, L_0x13491a7a0;  alias, 1 drivers
v0x1336fc7c0_0 .net "ser_in", 0 0, v0x1336f7ff0_0;  alias, 1 drivers
S_0x1336fc850 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x1336f94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1336fc9c0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1336fcb40_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1336fcbd0_0 .var "par_out", 15 0;
v0x1336fcc70_0 .net "reset", 0 0, L_0x13491a7a0;  alias, 1 drivers
v0x1336fcd80_0 .net "ser_in", 0 0, L_0x134919420;  alias, 1 drivers
S_0x1336fce10 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x1336f94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x1336fcfd0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1336fd010 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x1336fd050 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1336fd2c0_0 .net "in", 19 0, v0x1336fddf0_0;  1 drivers
v0x1336fd380_0 .var "out", 19 0;
v0x1336fd420_0 .net "shift", 3 0, L_0x134919b50;  alias, 1 drivers
E_0x1336fd260 .event anyedge, v0x1336f4a30_0, v0x1336fd2c0_0;
S_0x1336ffca0 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x1336f20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1336f6ac0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1336f6b00 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x134904130_0 .net "adr_r", 7 0, L_0x13491b560;  1 drivers
v0x1349041c0_0 .net "adr_w", 7 0, v0x1336f8f40_0;  alias, 1 drivers
v0x134904260_0 .net "clk", 0 0, L_0x13490fbd0;  alias, 1 drivers
v0x1349042f0_0 .net "dat_i", 19 0, v0x1336fa2d0_0;  alias, 1 drivers
v0x134904380_0 .var "dat_o", 19 0;
v0x134904430_0 .var "dat_o2", 19 0;
v0x1349044e0 .array "r", 255 0, 19 0;
v0x134904580_0 .net "we", 0 0, L_0x13491b3c0;  1 drivers
S_0x134908d60 .scope task, "wb_read" "wb_read" 2 489, 2 489 0, S_0x133659480;
 .timescale 0 0;
v0x134908f50_0 .var "addr", 31 0;
v0x134908fe0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x1336bbfc0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13490ad10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13490aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490ada0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13490ac80_0, 0, 4;
    %load/vec4 v0x134908f50_0;
    %store/vec4 v0x13490aa40_0, 0, 32;
    %wait E_0x1336bbfc0;
T_7.50 ;
    %load/vec4 v0x13490a990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.51, 8;
    %wait E_0x1336bbfc0;
    %jmp T_7.50;
T_7.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13490ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490aad0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13490ada0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13490ac80_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13490aa40_0, 0, 32;
    %load/vec4 v0x13490abf0_0;
    %store/vec4 v0x134908fe0_0, 0, 32;
    %end;
S_0x134909070 .scope task, "wb_write" "wb_write" 2 462, 2 462 0, S_0x133659480;
 .timescale 0 0;
v0x134909230_0 .var "addr", 31 0;
v0x1349092c0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x1336bbfc0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13490ad10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13490aad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13490ada0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13490ac80_0, 0, 4;
    %load/vec4 v0x1349092c0_0;
    %store/vec4 v0x13490ab60_0, 0, 32;
    %load/vec4 v0x134909230_0;
    %store/vec4 v0x13490aa40_0, 0, 32;
    %wait E_0x1336bbfc0;
T_8.52 ;
    %load/vec4 v0x13490a990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.53, 8;
    %wait E_0x1336bbfc0;
    %jmp T_8.52;
T_8.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13490ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490aad0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13490ada0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13490ac80_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13490ab60_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13490aa40_0, 0, 32;
    %end;
S_0x134909370 .scope task, "write_image" "write_image" 2 390, 2 390 0, S_0x133659480;
 .timescale 0 0;
v0x134909530_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x134909a80_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.55, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x134909530_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x134909a80_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x134909230_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x134909b30, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1349092c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x134909070;
    %join;
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %vpi_call 2 398 "$display", "IMAGE DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x134909a80_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.57, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x134909530_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x134909a80_0;
    %muli 4, 0, 32;
    %add;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x1336c0350, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x1336c0350, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x1336c0350, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 401 "$display", "addr = %4h ; imgdff[%2d] =  %10d %10d %10d", S<3,vec4,u32>, v0x134909a80_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %end;
S_0x1349095f0 .scope task, "write_kernel" "write_kernel" 2 406, 2 406 0, S_0x133659480;
 .timescale 0 0;
v0x1349097b0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_10.58 ;
    %load/vec4 v0x134909a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x1349097b0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x134909a80_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x134909230_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x134909fc0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1349092c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x134909070;
    %join;
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %vpi_call 2 412 "$display", "KERNEL DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_10.60 ;
    %load/vec4 v0x134909a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.61, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x1349097b0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x134909a80_0;
    %muli 4, 0, 32;
    %add;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x1336c0d40, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x1336c0d40, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x134909a80_0;
    %load/vec4a v0x1336c0d40, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 415 "$display", "addr = %4h ; kerndff[%2d] =  %10d %10d %10d", S<3,vec4,u32>, v0x134909a80_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_10.60;
T_10.61 ;
    %end;
    .scope S_0x1336bdb00;
T_11 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336be530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336be140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336be1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336be260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336be330_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1336be8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1336bdfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x1336be3d0_0;
    %assign/vec4 v0x1336be140_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x1336be3d0_0;
    %assign/vec4 v0x1336be1d0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x1336be3d0_0;
    %assign/vec4 v0x1336be260_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x1336be3d0_0;
    %assign/vec4 v0x1336be330_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1336bdb00;
T_12 ;
    %wait E_0x1336bdf20;
    %load/vec4 v0x1336bdfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x1336be640_0;
    %store/vec4 v0x1336be480_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x1336be6e0_0;
    %store/vec4 v0x1336be480_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x1336be7a0_0;
    %store/vec4 v0x1336be480_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x1336be830_0;
    %store/vec4 v0x1336be480_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1336c2390;
T_13 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336c2750_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1336c2750_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1336c2880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336c2750_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1336c1960;
T_14 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c3a80_0;
    %load/vec4 v0x1336c2be0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336c36e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1336c32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1336c36e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1336c36e0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1336c1960;
T_15 ;
    %wait E_0x1336c2300;
    %load/vec4 v0x1336c36e0_0;
    %load/vec4 v0x1336c3890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336c3c80_0;
    %and;
    %store/vec4 v0x1336c2be0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1336c1960;
T_16 ;
    %wait E_0x1336c2110;
    %load/vec4 v0x1336c3c80_0;
    %store/vec4 v0x1336c32c0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1336c1960;
T_17 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c3a80_0;
    %load/vec4 v0x1336c2a10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336c2e90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1336c3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1336c2e90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336c2e90_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1336c1960;
T_18 ;
    %wait E_0x1336c22a0;
    %load/vec4 v0x1336c2e90_0;
    %load/vec4 v0x1336c2fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336c3110_0;
    %and;
    %store/vec4 v0x1336c2a10_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1336c1960;
T_19 ;
    %wait E_0x1336c2150;
    %load/vec4 v0x1336c2be0_0;
    %store/vec4 v0x1336c3110_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1336c1960;
T_20 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c3a80_0;
    %load/vec4 v0x1336c2cc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336c39f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1336c3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1336c39f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1336c39f0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1336c1960;
T_21 ;
    %wait E_0x1336c2220;
    %load/vec4 v0x1336c39f0_0;
    %load/vec4 v0x1336c3940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336c3350_0;
    %and;
    %store/vec4 v0x1336c2cc0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1336c1960;
T_22 ;
    %wait E_0x1336c21d0;
    %load/vec4 v0x1336c2a10_0;
    %store/vec4 v0x1336c3350_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1336c1960;
T_23 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c3a80_0;
    %load/vec4 v0x1336c2b40_0;
    %or;
    %load/vec4 v0x1336c3dc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1336c3e60_0;
    %assign/vec4 v0x1336c3650_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1336c3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1336c3650_0;
    %load/vec4 v0x1336c3e60_0;
    %add;
    %assign/vec4 v0x1336c3650_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1336c1960;
T_24 ;
    %wait E_0x1336c21d0;
    %load/vec4 v0x1336c2a10_0;
    %store/vec4 v0x1336c2b40_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1336c1960;
T_25 ;
    %wait E_0x1336c2150;
    %load/vec4 v0x1336c2be0_0;
    %store/vec4 v0x1336c3230_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1336c1960;
T_26 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c3a80_0;
    %load/vec4 v0x1336c2b40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336c3590_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1336c2ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x1336c3650_0;
    %assign/vec4 v0x1336c3590_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1336c31a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x1336c3590_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336c3590_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1336c1960;
T_27 ;
    %wait E_0x1336c2150;
    %load/vec4 v0x1336c2be0_0;
    %store/vec4 v0x1336c2ab0_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1336c1960;
T_28 ;
    %wait E_0x1336c2110;
    %load/vec4 v0x1336c3c80_0;
    %store/vec4 v0x1336c31a0_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1336c1960;
T_29 ;
    %wait E_0x1336c2090;
    %load/vec4 v0x1336c3800_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x1336c39f0_0;
    %load/vec4 v0x1336c36e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1336c39f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1336c36e0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x1336c3770_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1336c1960;
T_30 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336c3d30_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1336c3c80_0;
    %assign/vec4 v0x1336c3d30_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1336c1960;
T_31 ;
    %wait E_0x1336c2040;
    %load/vec4 v0x1336c3c80_0;
    %load/vec4 v0x1336c3d30_0;
    %inv;
    %and;
    %store/vec4 v0x1336c3dc0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1336c1960;
T_32 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c3a80_0;
    %load/vec4 v0x1336c2e00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336c3b30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1336c33f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1336c3b30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336c3b30_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1336c1960;
T_33 ;
    %wait E_0x1336c1fd0;
    %load/vec4 v0x1336c3b30_0;
    %load/vec4 v0x1336c3bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336c33f0_0;
    %and;
    %store/vec4 v0x1336c2e00_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1336c1960;
T_34 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336c3080_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1336c2d50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336c3080_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1336c5540;
T_35 ;
    %wait E_0x1336c5900;
    %load/vec4 v0x1336c5950_0;
    %pad/u 16;
    %load/vec4 v0x1336c5a10_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336c5ab0_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1336c5b50;
T_36 ;
    %wait E_0x1336c5f40;
    %load/vec4 v0x1336c5f90_0;
    %pad/u 16;
    %load/vec4 v0x1336c6050_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336c60f0_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1336c6190;
T_37 ;
    %wait E_0x1336c6560;
    %load/vec4 v0x1336c65c0_0;
    %pad/u 16;
    %load/vec4 v0x1336c6680_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336c6720_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1336c7a00;
T_38 ;
    %wait E_0x1336c7e50;
    %load/vec4 v0x1336c8010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x1336c7eb0_0;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x1336c7eb0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x1336c7f70_0, 0, 20;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1336c4970;
T_39 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1336c4f50_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1336c5390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1336c4e20_0;
    %assign/vec4 v0x1336c4f50_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1336c4970;
T_40 ;
    %wait E_0x1336c4d30;
    %load/vec4 v0x1336c4e20_0;
    %load/vec4 v0x1336c4f50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x1336c4f50_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x1336c4e20_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x1336c50b0_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1336c4970;
T_41 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c51d0_0;
    %load/vec4 v0x1336c4fe0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336c5270_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1336c5390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x1336c5270_0;
    %inv;
    %assign/vec4 v0x1336c5270_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1336c4970;
T_42 ;
    %wait E_0x1336c4cd0;
    %load/vec4 v0x1336c5270_0;
    %load/vec4 v0x1336c5390_0;
    %and;
    %assign/vec4 v0x1336c5140_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1336c4970;
T_43 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1336c4ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336c5430_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1336c4fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x1336c50b0_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x1336c4e20_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x1336c4ec0_0, 0;
    %load/vec4 v0x1336c4fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x1336c5140_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x1336c5390_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x1336c5430_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1336c7440;
T_44 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c7860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336c77c0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1336c77c0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1336c7970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336c77c0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1336c6db0;
T_45 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336c7290_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1336c7290_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1336c73b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336c7290_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1336c67c0;
T_46 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c6c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336c6bc0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1336c6bc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1336c6cf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336c6bc0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1336c4090;
T_47 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336c8d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336c8eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336c8fd0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1336c8930_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1336c8bd0_0;
    %and;
    %assign/vec4 v0x1336c8d90_0, 0;
    %load/vec4 v0x1336c8930_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1336c8e20_0;
    %and;
    %assign/vec4 v0x1336c8eb0_0, 0;
    %load/vec4 v0x1336c8930_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1336c8f40_0;
    %and;
    %assign/vec4 v0x1336c8fd0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1336c4090;
T_48 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1336c8b20_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1336c8a90_0;
    %load/vec4 v0x1336c8d90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336c8d90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1336c8eb0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336c8eb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1336c8fd0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336c8fd0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1336c8b20_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1336c4090;
T_49 ;
    %wait E_0x1336c4910;
    %load/vec4 v0x1336c8670_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x1336c8b20_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x1336c8a90_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1336c4090;
T_50 ;
    %wait E_0x1336c48c0;
    %load/vec4 v0x1336c8b20_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1336c89e0_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1336c4090;
T_51 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336c8210_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1336c8b20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1336c8b20_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1336c94c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336c8210_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1336c4090;
T_52 ;
    %wait E_0x1336c4870;
    %load/vec4 v0x1336c85e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1336c94c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1336c8670_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1336bfb80;
T_53 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1336c0140_0;
    %load/vec4 v0x1336c0010_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336c0350, 0, 4;
T_53.0 ;
    %load/vec4 v0x1336c0010_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336c0350, 4;
    %assign/vec4 v0x1336c01d0_0, 0;
    %load/vec4 v0x1336bff60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336c0350, 4;
    %assign/vec4 v0x1336c02a0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1336c0540;
T_54 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336c0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1336c0b50_0;
    %load/vec4 v0x1336c0a20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336c0d40, 0, 4;
T_54.0 ;
    %load/vec4 v0x1336c0a20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336c0d40, 4;
    %assign/vec4 v0x1336c0be0_0, 0;
    %load/vec4 v0x1336c0970_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336c0d40, 4;
    %assign/vec4 v0x1336c0c90_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1336ca890;
T_55 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336cb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1336cae60_0;
    %load/vec4 v0x1336cad30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336cb050, 0, 4;
T_55.0 ;
    %load/vec4 v0x1336cad30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336cb050, 4;
    %assign/vec4 v0x1336caef0_0, 0;
    %load/vec4 v0x1336cac80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336cb050, 4;
    %assign/vec4 v0x1336cafa0_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1336bccc0;
T_56 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336cd970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336cd830_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1336ce0d0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x1336cd0a0_0;
    %assign/vec4 v0x1336cd830_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x1336ce0d0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x1336cd180_0;
    %pad/u 32;
    %assign/vec4 v0x1336cd830_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1336bccc0;
T_57 ;
    %wait E_0x1336bdf90;
    %load/vec4 v0x1336cd970_0;
    %load/vec4 v0x1336cd8d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336cd8d0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x1336cc9a0_0;
    %load/vec4 v0x1336cd8d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336cd8d0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1336cf6b0;
T_58 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d00f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336cfd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336cfda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336cfe30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336cff00_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x1336d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x1336cfbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x1336cffa0_0;
    %assign/vec4 v0x1336cfd10_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x1336cffa0_0;
    %assign/vec4 v0x1336cfda0_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x1336cffa0_0;
    %assign/vec4 v0x1336cfe30_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x1336cffa0_0;
    %assign/vec4 v0x1336cff00_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1336cf6b0;
T_59 ;
    %wait E_0x1336cfae0;
    %load/vec4 v0x1336cfbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x1336d0200_0;
    %store/vec4 v0x1336d0040_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x1336d02a0_0;
    %store/vec4 v0x1336d0040_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x1336d0360_0;
    %store/vec4 v0x1336d0040_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x1336d03f0_0;
    %store/vec4 v0x1336d0040_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1336d3f80;
T_60 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336d4340_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x1336d4340_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1336d4470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336d4340_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x1336d3550;
T_61 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d5670_0;
    %load/vec4 v0x1336d47d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336d52d0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x1336d4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x1336d52d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1336d52d0_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x1336d3550;
T_62 ;
    %wait E_0x1336d3ef0;
    %load/vec4 v0x1336d52d0_0;
    %load/vec4 v0x1336d5480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336d5870_0;
    %and;
    %store/vec4 v0x1336d47d0_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1336d3550;
T_63 ;
    %wait E_0x1336d3d00;
    %load/vec4 v0x1336d5870_0;
    %store/vec4 v0x1336d4eb0_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1336d3550;
T_64 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d5670_0;
    %load/vec4 v0x1336d4600_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336d4a80_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x1336d4d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x1336d4a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336d4a80_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1336d3550;
T_65 ;
    %wait E_0x1336d3e90;
    %load/vec4 v0x1336d4a80_0;
    %load/vec4 v0x1336d4bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336d4d00_0;
    %and;
    %store/vec4 v0x1336d4600_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1336d3550;
T_66 ;
    %wait E_0x1336d3d40;
    %load/vec4 v0x1336d47d0_0;
    %store/vec4 v0x1336d4d00_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1336d3550;
T_67 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d5670_0;
    %load/vec4 v0x1336d48b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336d55e0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x1336d4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x1336d55e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1336d55e0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x1336d3550;
T_68 ;
    %wait E_0x1336d3e10;
    %load/vec4 v0x1336d55e0_0;
    %load/vec4 v0x1336d5530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336d4f40_0;
    %and;
    %store/vec4 v0x1336d48b0_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x1336d3550;
T_69 ;
    %wait E_0x1336d3dc0;
    %load/vec4 v0x1336d4600_0;
    %store/vec4 v0x1336d4f40_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x1336d3550;
T_70 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d5670_0;
    %load/vec4 v0x1336d4730_0;
    %or;
    %load/vec4 v0x1336d59b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x1336d5a50_0;
    %assign/vec4 v0x1336d5240_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x1336d4e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x1336d5240_0;
    %load/vec4 v0x1336d5a50_0;
    %add;
    %assign/vec4 v0x1336d5240_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x1336d3550;
T_71 ;
    %wait E_0x1336d3dc0;
    %load/vec4 v0x1336d4600_0;
    %store/vec4 v0x1336d4730_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x1336d3550;
T_72 ;
    %wait E_0x1336d3d40;
    %load/vec4 v0x1336d47d0_0;
    %store/vec4 v0x1336d4e20_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x1336d3550;
T_73 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d5670_0;
    %load/vec4 v0x1336d4730_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336d5180_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x1336d46a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x1336d5240_0;
    %assign/vec4 v0x1336d5180_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x1336d4d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x1336d5180_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336d5180_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x1336d3550;
T_74 ;
    %wait E_0x1336d3d40;
    %load/vec4 v0x1336d47d0_0;
    %store/vec4 v0x1336d46a0_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x1336d3550;
T_75 ;
    %wait E_0x1336d3d00;
    %load/vec4 v0x1336d5870_0;
    %store/vec4 v0x1336d4d90_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1336d3550;
T_76 ;
    %wait E_0x1336d3c80;
    %load/vec4 v0x1336d53f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x1336d55e0_0;
    %load/vec4 v0x1336d52d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1336d55e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1336d52d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x1336d5360_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x1336d3550;
T_77 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d5670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336d5920_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x1336d5870_0;
    %assign/vec4 v0x1336d5920_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1336d3550;
T_78 ;
    %wait E_0x1336d3c30;
    %load/vec4 v0x1336d5870_0;
    %load/vec4 v0x1336d5920_0;
    %inv;
    %and;
    %store/vec4 v0x1336d59b0_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x1336d3550;
T_79 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d5670_0;
    %load/vec4 v0x1336d49f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336d5720_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x1336d4fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x1336d5720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336d5720_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1336d3550;
T_80 ;
    %wait E_0x1336d3bc0;
    %load/vec4 v0x1336d5720_0;
    %load/vec4 v0x1336d57c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336d4fe0_0;
    %and;
    %store/vec4 v0x1336d49f0_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x1336d3550;
T_81 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d5670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336d4c70_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x1336d4940_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336d4c70_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1336d7130;
T_82 ;
    %wait E_0x1336d74f0;
    %load/vec4 v0x1336d7540_0;
    %pad/u 16;
    %load/vec4 v0x1336d7600_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336d76a0_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x1336d7740;
T_83 ;
    %wait E_0x1336d7b30;
    %load/vec4 v0x1336d7b80_0;
    %pad/u 16;
    %load/vec4 v0x1336d7c40_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336d7ce0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x1336d7d80;
T_84 ;
    %wait E_0x1336d8150;
    %load/vec4 v0x1336d81b0_0;
    %pad/u 16;
    %load/vec4 v0x1336d8270_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336d8310_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x1336d95f0;
T_85 ;
    %wait E_0x1336d9a40;
    %load/vec4 v0x1336d9c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x1336d9aa0_0;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x1336d9aa0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x1336d9b60_0, 0, 20;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x1336d6560;
T_86 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d6dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1336d6b40_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x1336d6f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x1336d6a10_0;
    %assign/vec4 v0x1336d6b40_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x1336d6560;
T_87 ;
    %wait E_0x1336d6920;
    %load/vec4 v0x1336d6a10_0;
    %load/vec4 v0x1336d6b40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x1336d6b40_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x1336d6a10_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x1336d6ca0_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x1336d6560;
T_88 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d6dc0_0;
    %load/vec4 v0x1336d6bd0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336d6e60_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x1336d6f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x1336d6e60_0;
    %inv;
    %assign/vec4 v0x1336d6e60_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x1336d6560;
T_89 ;
    %wait E_0x1336d68c0;
    %load/vec4 v0x1336d6e60_0;
    %load/vec4 v0x1336d6f80_0;
    %and;
    %assign/vec4 v0x1336d6d30_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x1336d6560;
T_90 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d6dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1336d6ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336d7020_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x1336d6bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x1336d6ca0_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x1336d6a10_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x1336d6ab0_0, 0;
    %load/vec4 v0x1336d6bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x1336d6d30_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x1336d6f80_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x1336d7020_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x1336d9030;
T_91 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d9450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336d93b0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x1336d93b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1336d9560_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336d93b0_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x1336d89a0;
T_92 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d8f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336d8e80_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x1336d8e80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1336d8fa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336d8e80_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x1336d83b0;
T_93 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336d87b0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x1336d87b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1336d88e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336d87b0_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x1336d5c80;
T_94 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336dac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336da980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336daaa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336dabc0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x1336da520_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1336da7c0_0;
    %and;
    %assign/vec4 v0x1336da980_0, 0;
    %load/vec4 v0x1336da520_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1336daa10_0;
    %and;
    %assign/vec4 v0x1336daaa0_0, 0;
    %load/vec4 v0x1336da520_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1336dab30_0;
    %and;
    %assign/vec4 v0x1336dabc0_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x1336d5c80;
T_95 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336dac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1336da710_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x1336da680_0;
    %load/vec4 v0x1336da980_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336da980_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1336daaa0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336daaa0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1336dabc0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336dabc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1336da710_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x1336d5c80;
T_96 ;
    %wait E_0x1336d6500;
    %load/vec4 v0x1336da260_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x1336da710_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x1336da680_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x1336d5c80;
T_97 ;
    %wait E_0x1336d64b0;
    %load/vec4 v0x1336da710_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1336da5d0_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x1336d5c80;
T_98 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336dac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336d9e00_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x1336da710_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1336da710_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1336db0b0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336d9e00_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x1336d5c80;
T_99 ;
    %wait E_0x1336d6460;
    %load/vec4 v0x1336da1d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1336db0b0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1336da260_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x1336d1770;
T_100 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x1336d1d30_0;
    %load/vec4 v0x1336d1c00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336d1f40, 0, 4;
T_100.0 ;
    %load/vec4 v0x1336d1c00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336d1f40, 4;
    %assign/vec4 v0x1336d1dc0_0, 0;
    %load/vec4 v0x1336d1b50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336d1f40, 4;
    %assign/vec4 v0x1336d1e90_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x1336d2130;
T_101 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336d29d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x1336d2740_0;
    %load/vec4 v0x1336d2610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336d2930, 0, 4;
T_101.0 ;
    %load/vec4 v0x1336d2610_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336d2930, 4;
    %assign/vec4 v0x1336d27d0_0, 0;
    %load/vec4 v0x1336d2560_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336d2930, 4;
    %assign/vec4 v0x1336d2880_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x1336dc480;
T_102 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336dcce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x1336dca50_0;
    %load/vec4 v0x1336dc920_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336dcc40, 0, 4;
T_102.0 ;
    %load/vec4 v0x1336dc920_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336dcc40, 4;
    %assign/vec4 v0x1336dcae0_0, 0;
    %load/vec4 v0x1336dc870_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336dcc40, 4;
    %assign/vec4 v0x1336dcb90_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x1336ce890;
T_103 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336df560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336df420_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x1336dfcc0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x1336dec90_0;
    %assign/vec4 v0x1336df420_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x1336dfcc0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x1336ded70_0;
    %pad/u 32;
    %assign/vec4 v0x1336df420_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x1336ce890;
T_104 ;
    %wait E_0x1336cfb60;
    %load/vec4 v0x1336df560_0;
    %load/vec4 v0x1336df4c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336df4c0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x1336de590_0;
    %load/vec4 v0x1336df4c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336df4c0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x1336e12c0;
T_105 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e1cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336e18f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336e1980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336e1a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336e1ae0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x1336e2060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x1336e1790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x1336e1b80_0;
    %assign/vec4 v0x1336e18f0_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x1336e1b80_0;
    %assign/vec4 v0x1336e1980_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x1336e1b80_0;
    %assign/vec4 v0x1336e1a10_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x1336e1b80_0;
    %assign/vec4 v0x1336e1ae0_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x1336e12c0;
T_106 ;
    %wait E_0x1336e16c0;
    %load/vec4 v0x1336e1790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x1336e1de0_0;
    %store/vec4 v0x1336e1c20_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x1336e1e80_0;
    %store/vec4 v0x1336e1c20_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x1336e1f40_0;
    %store/vec4 v0x1336e1c20_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x1336e1fd0_0;
    %store/vec4 v0x1336e1c20_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x1336e5b20;
T_107 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336e5ee0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x1336e5ee0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1336e6010_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336e5ee0_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x1336e50f0;
T_108 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e7210_0;
    %load/vec4 v0x1336e6370_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336e6e70_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x1336e6a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x1336e6e70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1336e6e70_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x1336e50f0;
T_109 ;
    %wait E_0x1336e5a90;
    %load/vec4 v0x1336e6e70_0;
    %load/vec4 v0x1336e7020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336e7410_0;
    %and;
    %store/vec4 v0x1336e6370_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x1336e50f0;
T_110 ;
    %wait E_0x1336e58a0;
    %load/vec4 v0x1336e7410_0;
    %store/vec4 v0x1336e6a50_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x1336e50f0;
T_111 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e7210_0;
    %load/vec4 v0x1336e61a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336e6620_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x1336e68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x1336e6620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336e6620_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x1336e50f0;
T_112 ;
    %wait E_0x1336e5a30;
    %load/vec4 v0x1336e6620_0;
    %load/vec4 v0x1336e6750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336e68a0_0;
    %and;
    %store/vec4 v0x1336e61a0_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x1336e50f0;
T_113 ;
    %wait E_0x1336e58e0;
    %load/vec4 v0x1336e6370_0;
    %store/vec4 v0x1336e68a0_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x1336e50f0;
T_114 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e7210_0;
    %load/vec4 v0x1336e6450_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336e7180_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x1336e6ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x1336e7180_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1336e7180_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x1336e50f0;
T_115 ;
    %wait E_0x1336e59b0;
    %load/vec4 v0x1336e7180_0;
    %load/vec4 v0x1336e70d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336e6ae0_0;
    %and;
    %store/vec4 v0x1336e6450_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x1336e50f0;
T_116 ;
    %wait E_0x1336e5960;
    %load/vec4 v0x1336e61a0_0;
    %store/vec4 v0x1336e6ae0_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x1336e50f0;
T_117 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e7210_0;
    %load/vec4 v0x1336e62d0_0;
    %or;
    %load/vec4 v0x1336e7550_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x1336e75f0_0;
    %assign/vec4 v0x1336e6de0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x1336e69c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x1336e6de0_0;
    %load/vec4 v0x1336e75f0_0;
    %add;
    %assign/vec4 v0x1336e6de0_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x1336e50f0;
T_118 ;
    %wait E_0x1336e5960;
    %load/vec4 v0x1336e61a0_0;
    %store/vec4 v0x1336e62d0_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x1336e50f0;
T_119 ;
    %wait E_0x1336e58e0;
    %load/vec4 v0x1336e6370_0;
    %store/vec4 v0x1336e69c0_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x1336e50f0;
T_120 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e7210_0;
    %load/vec4 v0x1336e62d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336e6d20_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x1336e6240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x1336e6de0_0;
    %assign/vec4 v0x1336e6d20_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x1336e6930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x1336e6d20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336e6d20_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x1336e50f0;
T_121 ;
    %wait E_0x1336e58e0;
    %load/vec4 v0x1336e6370_0;
    %store/vec4 v0x1336e6240_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x1336e50f0;
T_122 ;
    %wait E_0x1336e58a0;
    %load/vec4 v0x1336e7410_0;
    %store/vec4 v0x1336e6930_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x1336e50f0;
T_123 ;
    %wait E_0x1336e5820;
    %load/vec4 v0x1336e6f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x1336e7180_0;
    %load/vec4 v0x1336e6e70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1336e7180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1336e6e70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x1336e6f00_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x1336e50f0;
T_124 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336e74c0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x1336e7410_0;
    %assign/vec4 v0x1336e74c0_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x1336e50f0;
T_125 ;
    %wait E_0x1336e57d0;
    %load/vec4 v0x1336e7410_0;
    %load/vec4 v0x1336e74c0_0;
    %inv;
    %and;
    %store/vec4 v0x1336e7550_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x1336e50f0;
T_126 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e7210_0;
    %load/vec4 v0x1336e6590_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336e72c0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x1336e6b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x1336e72c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336e72c0_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x1336e50f0;
T_127 ;
    %wait E_0x1336e5760;
    %load/vec4 v0x1336e72c0_0;
    %load/vec4 v0x1336e7360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336e6b80_0;
    %and;
    %store/vec4 v0x1336e6590_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x1336e50f0;
T_128 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336e6810_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x1336e64e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336e6810_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x1336e8cd0;
T_129 ;
    %wait E_0x1336e9090;
    %load/vec4 v0x1336e90e0_0;
    %pad/u 16;
    %load/vec4 v0x1336e91a0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336e9240_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x1336e92e0;
T_130 ;
    %wait E_0x1336e96d0;
    %load/vec4 v0x1336e9720_0;
    %pad/u 16;
    %load/vec4 v0x1336e97e0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336e9880_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x1336e9920;
T_131 ;
    %wait E_0x1336e9cf0;
    %load/vec4 v0x1336e9d50_0;
    %pad/u 16;
    %load/vec4 v0x1336e9e10_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336e9eb0_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x1336eb190;
T_132 ;
    %wait E_0x1336eb5e0;
    %load/vec4 v0x1336eb7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x1336eb640_0;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x1336eb640_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x1336eb700_0, 0, 20;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x1336e8100;
T_133 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e8960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1336e86e0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x1336e8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x1336e85b0_0;
    %assign/vec4 v0x1336e86e0_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x1336e8100;
T_134 ;
    %wait E_0x1336e84c0;
    %load/vec4 v0x1336e85b0_0;
    %load/vec4 v0x1336e86e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x1336e86e0_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x1336e85b0_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x1336e8840_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x1336e8100;
T_135 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e8960_0;
    %load/vec4 v0x1336e8770_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336e8a00_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x1336e8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x1336e8a00_0;
    %inv;
    %assign/vec4 v0x1336e8a00_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x1336e8100;
T_136 ;
    %wait E_0x1336e8460;
    %load/vec4 v0x1336e8a00_0;
    %load/vec4 v0x1336e8b20_0;
    %and;
    %assign/vec4 v0x1336e88d0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x1336e8100;
T_137 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e8960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1336e8650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336e8bc0_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x1336e8770_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x1336e8840_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x1336e85b0_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x1336e8650_0, 0;
    %load/vec4 v0x1336e8770_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x1336e88d0_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x1336e8b20_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x1336e8bc0_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x1336eabd0;
T_138 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336eaff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336eaf50_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x1336eaf50_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1336eb100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336eaf50_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x1336ea540;
T_139 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336eaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336eaa20_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x1336eaa20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1336eab40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336eaa20_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x1336e9f50;
T_140 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336ea3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336ea350_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x1336ea350_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1336ea480_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336ea350_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x1336e7820;
T_141 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336ec800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336ec520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336ec640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336ec760_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x1336ec0c0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1336ec360_0;
    %and;
    %assign/vec4 v0x1336ec520_0, 0;
    %load/vec4 v0x1336ec0c0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1336ec5b0_0;
    %and;
    %assign/vec4 v0x1336ec640_0, 0;
    %load/vec4 v0x1336ec0c0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1336ec6d0_0;
    %and;
    %assign/vec4 v0x1336ec760_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x1336e7820;
T_142 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336ec800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1336ec2b0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x1336ec220_0;
    %load/vec4 v0x1336ec520_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336ec520_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1336ec640_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336ec640_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1336ec760_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336ec760_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1336ec2b0_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x1336e7820;
T_143 ;
    %wait E_0x1336e80a0;
    %load/vec4 v0x1336ebe00_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x1336ec2b0_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x1336ec220_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x1336e7820;
T_144 ;
    %wait E_0x1336e8050;
    %load/vec4 v0x1336ec2b0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1336ec170_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x1336e7820;
T_145 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336ec800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336eb9a0_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x1336ec2b0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1336ec2b0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1336ecc50_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336eb9a0_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x1336e7820;
T_146 ;
    %wait E_0x1336e8000;
    %load/vec4 v0x1336ebd70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1336ecc50_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1336ebe00_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x1336e3310;
T_147 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e3b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x1336e38d0_0;
    %load/vec4 v0x1336e37a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336e3ae0, 0, 4;
T_147.0 ;
    %load/vec4 v0x1336e37a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336e3ae0, 4;
    %assign/vec4 v0x1336e3960_0, 0;
    %load/vec4 v0x1336e36f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336e3ae0, 4;
    %assign/vec4 v0x1336e3a30_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x1336e3cd0;
T_148 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336e4570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x1336e42e0_0;
    %load/vec4 v0x1336e41b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336e44d0, 0, 4;
T_148.0 ;
    %load/vec4 v0x1336e41b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336e44d0, 4;
    %assign/vec4 v0x1336e4370_0, 0;
    %load/vec4 v0x1336e4100_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336e44d0, 4;
    %assign/vec4 v0x1336e4420_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x1336ee020;
T_149 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336ee880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x1336ee5f0_0;
    %load/vec4 v0x1336ee4c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336ee7e0, 0, 4;
T_149.0 ;
    %load/vec4 v0x1336ee4c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336ee7e0, 4;
    %assign/vec4 v0x1336ee680_0, 0;
    %load/vec4 v0x1336ee410_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336ee7e0, 4;
    %assign/vec4 v0x1336ee730_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x1336e0460;
T_150 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336f1100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336f0fc0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x1336f1860_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x1336f0830_0;
    %assign/vec4 v0x1336f0fc0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x1336f1860_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x1336f0910_0;
    %pad/u 32;
    %assign/vec4 v0x1336f0fc0_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x1336e0460;
T_151 ;
    %wait E_0x1336e1740;
    %load/vec4 v0x1336f1100_0;
    %load/vec4 v0x1336f1060_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336f1060_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x1336f0130_0;
    %load/vec4 v0x1336f1060_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336f1060_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x1336f2f30;
T_152 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f3950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336f3570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336f3600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336f3690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1336f3760_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x1336f3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x1336f3410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x1336f3800_0;
    %assign/vec4 v0x1336f3570_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x1336f3800_0;
    %assign/vec4 v0x1336f3600_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x1336f3800_0;
    %assign/vec4 v0x1336f3690_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x1336f3800_0;
    %assign/vec4 v0x1336f3760_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x1336f2f30;
T_153 ;
    %wait E_0x1336f3350;
    %load/vec4 v0x1336f3410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x1336f3a60_0;
    %store/vec4 v0x1336f38a0_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x1336f3b00_0;
    %store/vec4 v0x1336f38a0_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x1336f3bc0_0;
    %store/vec4 v0x1336f38a0_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x1336f3c50_0;
    %store/vec4 v0x1336f38a0_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x1336f77a0;
T_154 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336f7b60_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x1336f7b60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1336f7c90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336f7b60_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x1336f6d70;
T_155 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f8e90_0;
    %load/vec4 v0x1336f7ff0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336f8af0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x1336f86d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x1336f8af0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1336f8af0_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x1336f6d70;
T_156 ;
    %wait E_0x1336f7710;
    %load/vec4 v0x1336f8af0_0;
    %load/vec4 v0x1336f8ca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336f9090_0;
    %and;
    %store/vec4 v0x1336f7ff0_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x1336f6d70;
T_157 ;
    %wait E_0x1336f7520;
    %load/vec4 v0x1336f9090_0;
    %store/vec4 v0x1336f86d0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x1336f6d70;
T_158 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f8e90_0;
    %load/vec4 v0x1336f7e20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336f82a0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x1336f8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x1336f82a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336f82a0_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x1336f6d70;
T_159 ;
    %wait E_0x1336f76b0;
    %load/vec4 v0x1336f82a0_0;
    %load/vec4 v0x1336f83d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336f8520_0;
    %and;
    %store/vec4 v0x1336f7e20_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x1336f6d70;
T_160 ;
    %wait E_0x1336f7560;
    %load/vec4 v0x1336f7ff0_0;
    %store/vec4 v0x1336f8520_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x1336f6d70;
T_161 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f8e90_0;
    %load/vec4 v0x1336f80d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336f8e00_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x1336f8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x1336f8e00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1336f8e00_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x1336f6d70;
T_162 ;
    %wait E_0x1336f7630;
    %load/vec4 v0x1336f8e00_0;
    %load/vec4 v0x1336f8d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336f8760_0;
    %and;
    %store/vec4 v0x1336f80d0_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x1336f6d70;
T_163 ;
    %wait E_0x1336f75e0;
    %load/vec4 v0x1336f7e20_0;
    %store/vec4 v0x1336f8760_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x1336f6d70;
T_164 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f8e90_0;
    %load/vec4 v0x1336f7f50_0;
    %or;
    %load/vec4 v0x1336f91d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x1336f9270_0;
    %assign/vec4 v0x1336f8a60_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x1336f8640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x1336f8a60_0;
    %load/vec4 v0x1336f9270_0;
    %add;
    %assign/vec4 v0x1336f8a60_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x1336f6d70;
T_165 ;
    %wait E_0x1336f75e0;
    %load/vec4 v0x1336f7e20_0;
    %store/vec4 v0x1336f7f50_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x1336f6d70;
T_166 ;
    %wait E_0x1336f7560;
    %load/vec4 v0x1336f7ff0_0;
    %store/vec4 v0x1336f8640_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x1336f6d70;
T_167 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f8e90_0;
    %load/vec4 v0x1336f7f50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336f89a0_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x1336f7ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x1336f8a60_0;
    %assign/vec4 v0x1336f89a0_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x1336f85b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x1336f89a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336f89a0_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x1336f6d70;
T_168 ;
    %wait E_0x1336f7560;
    %load/vec4 v0x1336f7ff0_0;
    %store/vec4 v0x1336f7ec0_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x1336f6d70;
T_169 ;
    %wait E_0x1336f7520;
    %load/vec4 v0x1336f9090_0;
    %store/vec4 v0x1336f85b0_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x1336f6d70;
T_170 ;
    %wait E_0x1336f74a0;
    %load/vec4 v0x1336f8c10_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x1336f8e00_0;
    %load/vec4 v0x1336f8af0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1336f8e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1336f8af0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x1336f8b80_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x1336f6d70;
T_171 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f8e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336f9140_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x1336f9090_0;
    %assign/vec4 v0x1336f9140_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x1336f6d70;
T_172 ;
    %wait E_0x1336f7450;
    %load/vec4 v0x1336f9090_0;
    %load/vec4 v0x1336f9140_0;
    %inv;
    %and;
    %store/vec4 v0x1336f91d0_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x1336f6d70;
T_173 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f8e90_0;
    %load/vec4 v0x1336f8210_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336f8f40_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x1336f8800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x1336f8f40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1336f8f40_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x1336f6d70;
T_174 ;
    %wait E_0x1336f73e0;
    %load/vec4 v0x1336f8f40_0;
    %load/vec4 v0x1336f8fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1336f8800_0;
    %and;
    %store/vec4 v0x1336f8210_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x1336f6d70;
T_175 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f8e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336f8490_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x1336f8160_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336f8490_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x1336fa950;
T_176 ;
    %wait E_0x1336fad10;
    %load/vec4 v0x1336fad60_0;
    %pad/u 16;
    %load/vec4 v0x1336fae20_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336faec0_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x1336faf60;
T_177 ;
    %wait E_0x1336fb350;
    %load/vec4 v0x1336fb3a0_0;
    %pad/u 16;
    %load/vec4 v0x1336fb460_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336fb500_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x1336fb5a0;
T_178 ;
    %wait E_0x1336fb970;
    %load/vec4 v0x1336fb9d0_0;
    %pad/u 16;
    %load/vec4 v0x1336fba90_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1336fbb30_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x1336fce10;
T_179 ;
    %wait E_0x1336fd260;
    %load/vec4 v0x1336fd420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x1336fd2c0_0;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x1336fd380_0, 0, 20;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x1336f9d80;
T_180 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fa5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1336fa360_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x1336fa7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x1336fa230_0;
    %assign/vec4 v0x1336fa360_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x1336f9d80;
T_181 ;
    %wait E_0x1336fa140;
    %load/vec4 v0x1336fa230_0;
    %load/vec4 v0x1336fa360_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x1336fa360_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x1336fa230_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x1336fa4c0_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x1336f9d80;
T_182 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fa5e0_0;
    %load/vec4 v0x1336fa3f0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336fa680_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x1336fa7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x1336fa680_0;
    %inv;
    %assign/vec4 v0x1336fa680_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x1336f9d80;
T_183 ;
    %wait E_0x1336fa0e0;
    %load/vec4 v0x1336fa680_0;
    %load/vec4 v0x1336fa7a0_0;
    %and;
    %assign/vec4 v0x1336fa550_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x1336f9d80;
T_184 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fa5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1336fa2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336fa840_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x1336fa3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x1336fa4c0_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x1336fa230_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x1336fa2d0_0, 0;
    %load/vec4 v0x1336fa3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x1336fa550_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x1336fa7a0_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x1336fa840_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x1336fc850;
T_185 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fcc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336fcbd0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x1336fcbd0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1336fcd80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336fcbd0_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x1336fc1c0;
T_186 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fc730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1336fc6a0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x1336fc6a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1336fc7c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336fc6a0_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x1336fbbd0;
T_187 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fc070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1336fbfd0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x1336fbfd0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1336fc100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1336fbfd0_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x1336f94a0;
T_188 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fe480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336fe1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336fe2c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1336fe3e0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x1336fdd40_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1336fdfe0_0;
    %and;
    %assign/vec4 v0x1336fe1a0_0, 0;
    %load/vec4 v0x1336fdd40_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1336fe230_0;
    %and;
    %assign/vec4 v0x1336fe2c0_0, 0;
    %load/vec4 v0x1336fdd40_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1336fe350_0;
    %and;
    %assign/vec4 v0x1336fe3e0_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x1336f94a0;
T_189 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fe480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1336fdf30_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x1336fdea0_0;
    %load/vec4 v0x1336fe1a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336fe1a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1336fe2c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336fe2c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1336fe3e0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1336fe3e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1336fdf30_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x1336f94a0;
T_190 ;
    %wait E_0x1336f9d20;
    %load/vec4 v0x1336fda80_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x1336fdf30_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x1336fdea0_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x1336f94a0;
T_191 ;
    %wait E_0x1336f9cd0;
    %load/vec4 v0x1336fdf30_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1336fddf0_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x1336f94a0;
T_192 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336fe480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1336fd620_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x1336fdf30_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1336fdf30_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1336fe8d0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1336fd620_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x1336f94a0;
T_193 ;
    %wait E_0x1336f9c80;
    %load/vec4 v0x1336fd9f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1336fe8d0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1336fda80_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x1336f4f90;
T_194 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f5800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x1336f5550_0;
    %load/vec4 v0x1336f5420_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336f5760, 0, 4;
T_194.0 ;
    %load/vec4 v0x1336f5420_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336f5760, 4;
    %assign/vec4 v0x1336f55e0_0, 0;
    %load/vec4 v0x1336f5370_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336f5760, 4;
    %assign/vec4 v0x1336f56b0_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x1336f5950;
T_195 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x1336f61f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x1336f5f60_0;
    %load/vec4 v0x1336f5e30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336f6150, 0, 4;
T_195.0 ;
    %load/vec4 v0x1336f5e30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336f6150, 4;
    %assign/vec4 v0x1336f5ff0_0, 0;
    %load/vec4 v0x1336f5d80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1336f6150, 4;
    %assign/vec4 v0x1336f60a0_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x1336ffca0;
T_196 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x134904580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x1349042f0_0;
    %load/vec4 v0x1349041c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1349044e0, 0, 4;
T_196.0 ;
    %load/vec4 v0x1349041c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1349044e0, 4;
    %assign/vec4 v0x134904380_0, 0;
    %load/vec4 v0x134904130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1349044e0, 4;
    %assign/vec4 v0x134904430_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x1336f20f0;
T_197 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x134906e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x134906cc0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x134907560_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x134906530_0;
    %assign/vec4 v0x134906cc0_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x134907560_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x134906610_0;
    %pad/u 32;
    %assign/vec4 v0x134906cc0_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x1336f20f0;
T_198 ;
    %wait E_0x1336f33c0;
    %load/vec4 v0x134906e00_0;
    %load/vec4 v0x134906d60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134906d60_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x134905e30_0;
    %load/vec4 v0x134906d60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x134906d60_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x1336bc4b0;
T_199 ;
    %wait E_0x1336bcc70;
    %load/vec4 v0x1349083d0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x134907dd0_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x1336bc4b0;
T_200 ;
    %wait E_0x1336bcbf0;
    %load/vec4 v0x134907dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x134908710_0;
    %store/vec4 v0x134908680_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x1349087a0_0;
    %store/vec4 v0x134908680_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x134908830_0;
    %store/vec4 v0x134908680_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x1349089c0_0;
    %store/vec4 v0x134908680_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x133659480;
T_201 ;
    %wait E_0x1336245c0;
    %load/vec4 v0x134909870_0;
    %store/vec4 v0x13490a870_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x133659480;
T_202 ;
    %wait E_0x13363b210;
    %load/vec4 v0x13490a310_0;
    %store/vec4 v0x13490a900_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x133659480;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134909870_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x134909870_0;
    %inv;
    %store/vec4 v0x134909870_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x133659480;
T_204 ;
    %vpi_call 2 111 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133659480 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490a870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490ada0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13490ac80_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13490ab60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13490aa40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490a310_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1336bbfc0;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13490a310_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1336bbfc0;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13490a310_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1336bbfc0;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336bbac0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x1336bb900;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x13490a660_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x134909c10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909d60_0, 0, 32;
    %load/vec4 v0x13490a660_0;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %ix/getv 4, v0x134909c10_0;
    %load/vec4a v0x134909cc0, 4;
    %pad/u 40;
    %store/vec4 v0x1336bbd40_0, 0, 40;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x1336bbb80;
    %join;
    %load/vec4 v0x134909c10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x134909c10_0, 0, 8;
    %load/vec4 v0x134909d60_0;
    %pad/s 8;
    %store/vec4 v0x134909530_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x134909370;
    %join;
    %load/vec4 v0x134909d60_0;
    %pad/s 8;
    %store/vec4 v0x1349097b0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x1349095f0;
    %join;
    %vpi_call 2 145 "$display", "-------- iteration %0d ----------", v0x134909d60_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x1336595f0;
    %join;
    %load/vec4 v0x134909d60_0;
    %pad/s 8;
    %store/vec4 v0x1336bb2e0_0, 0, 8;
    %load/vec4 v0x134909f20_0;
    %subi 1, 0, 3;
    %store/vec4 v0x1336bb440_0, 0, 3;
    %load/vec4 v0x134909920_0;
    %subi 1, 0, 8;
    %store/vec4 v0x1336bb190_0, 0, 8;
    %load/vec4 v0x13490a060_0;
    %subi 1, 0, 3;
    %store/vec4 v0x1336bb530_0, 0, 3;
    %load/vec4 v0x13490a7c0_0;
    %store/vec4 v0x1336bb850_0, 0, 8;
    %load/vec4 v0x134909e10_0;
    %store/vec4 v0x1336bb3a0_0, 0, 1;
    %load/vec4 v0x13490a540_0;
    %subi 1, 0, 8;
    %store/vec4 v0x1336bb690_0, 0, 8;
    %load/vec4 v0x13490a710_0;
    %store/vec4 v0x1336bb740_0, 0, 4;
    %load/vec4 v0x1349099d0_0;
    %store/vec4 v0x1336bb240_0, 0, 1;
    %load/vec4 v0x13490a260_0;
    %store/vec4 v0x1336bb5e0_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x1336bafb0;
    %join;
    %load/vec4 v0x134909d60_0;
    %pad/s 8;
    %store/vec4 v0x1336bc180_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x1336bbe00;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1336bbfc0;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %load/vec4 v0x134909d60_0;
    %pad/s 8;
    %store/vec4 v0x1336bc3f0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x1336bc230;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.11, 5;
    %jmp/1 T_204.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1336bbfc0;
    %jmp T_204.10;
T_204.11 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x1336bad30;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x134909d60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x134909230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1349092c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x134909070;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x134909d60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x134909230_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x1349092c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x134909070;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
T_204.12 ;
    %load/vec4 v0x134909a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.13, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x134909a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13490a5d0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x134909a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13490a3b0, 0, 4;
    %load/vec4 v0x134909a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134909a80_0, 0, 32;
    %jmp T_204.12;
T_204.13 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x134909d60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x134909230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1349092c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x134909070;
    %join;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %vpi_call 2 168 "$display", "------------------------STATUS: Simulation complete-------------------------" {0 0 0};
    %vpi_call 2 170 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper_unified.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
