[kernel] Parsing /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] User Error: Prover 'cvc4' not found in why3.conf
[wp] 8 goals scheduled
[wp] [Timeout] typed_svcomp_17_loop_invariant_i_13_established (Qed 4ms) (Alt-Ergo)
[wp] [Timeout] typed_svcomp_17_assert (Qed 15ms) (Alt-Ergo)
[wp] [Timeout] typed_svcomp_17_loop_invariant_i_13_preserved (Qed 13ms) (Alt-Ergo)
[wp] [Timeout] typed_svcomp_17_loop_invariant_i_12_established (Qed 3ms) (Alt-Ergo)
[wp] [Timeout] typed_svcomp_17_loop_invariant_i_12_preserved (Qed 14ms) (Alt-Ergo)
[wp] Proved goals:    4 / 9
  Unreachable:     1
  Qed:             3 (3ms-6ms-15ms)
  Timeout:         5
------------------------------------------------------------
  Function svcomp_17
------------------------------------------------------------

Goal Preservation of Invariant 'i_12' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c, line 15):
Assume {
  Type: is_sint32(i) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(j_1) /\
      is_sint32(j_2) /\ is_sint32(k) /\ is_sint32(k_1) /\ is_sint32(l) /\
      is_sint32(m) /\ is_sint32(n) /\ is_sint32(1 + i).
  (* Pre-condition *)
  Have: ((-2147483647) <= n) /\ (n <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= m) /\ (m <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= l) /\ (l <= 2147483646).
  (* Then *)
  Have: (3 * n) <= (l + m).
  (* Invariant 'i_12' *)
  Have: 0 <= n.
  (* Invariant 'i_13' *)
  Have: (j_2 <= 0) /\ (k_1 <= j_2) /\ (0 <= k_1).
  (* Invariant 'i_12' *)
  Have: (0 <= i_1) /\ (i_1 <= n).
  (* Invariant 'i_13' *)
  Have: (k <= j_1) /\ (0 <= k) /\ (j_1 <= (3 * i_1)).
  (* Then *)
  Have: i_1 < n.
  (* Else *)
  Have: (3 * i) <= j.
}
Prove: (i < n) /\ ((-1) <= i).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:14ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:14ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_12' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c, line 15):
Assume {
  Type: is_sint32(l) /\ is_sint32(m) /\ is_sint32(n).
  (* Pre-condition *)
  Have: ((-2147483647) <= n) /\ (n <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= m) /\ (m <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= l) /\ (l <= 2147483646).
  (* Then *)
  Have: (3 * n) <= (l + m).
}
Prove: 0 <= n.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:3ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:3ms) (10s)

------------------------------------------------------------

Goal Preservation of Invariant 'i_13' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c, line 17):
Let x = 3 * i.
Assume {
  Type: is_sint32(i) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(j_1) /\
      is_sint32(j_2) /\ is_sint32(k) /\ is_sint32(k_1) /\ is_sint32(k_2) /\
      is_sint32(l) /\ is_sint32(m) /\ is_sint32(n) /\ is_sint32(1 + i).
  (* Pre-condition *)
  Have: ((-2147483647) <= n) /\ (n <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= m) /\ (m <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= l) /\ (l <= 2147483646).
  (* Then *)
  Have: (3 * n) <= (l + m).
  (* Invariant 'i_12' *)
  Have: 0 <= n.
  (* Invariant 'i_13' *)
  Have: (j_2 <= 0) /\ (k_2 <= j_2) /\ (0 <= k_2).
  (* Invariant 'i_12' *)
  Have: (0 <= i_1) /\ (i_1 <= n).
  (* Invariant 'i_13' *)
  Have: (k_1 <= j_1) /\ (0 <= k_1) /\ (j_1 <= (3 * i_1)).
  (* Then *)
  Have: i_1 < n.
  (* Else *)
  Have: x <= j.
  (* Invariant 'i_12' *)
  Have: (i < n) /\ ((-1) <= i).
}
Prove: (k <= j) /\ (0 <= k) /\ (j <= (3 + x)).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:13ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:13ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_13' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c, line 17):
Assume {
  Type: is_sint32(j) /\ is_sint32(k) /\ is_sint32(l) /\ is_sint32(m) /\
      is_sint32(n).
  (* Pre-condition *)
  Have: ((-2147483647) <= n) /\ (n <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= m) /\ (m <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= l) /\ (l <= 2147483646).
  (* Then *)
  Have: (3 * n) <= (l + m).
  (* Invariant 'i_12' *)
  Have: 0 <= n.
}
Prove: (j <= 0) /\ (k <= j) /\ (0 <= k).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:4ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:4ms) (10s)

------------------------------------------------------------

Goal Assertion (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c, line 35):
Assume {
  Type: is_sint32(i) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(j_1) /\
      is_sint32(j_2) /\ is_sint32(k) /\ is_sint32(k_1) /\ is_sint32(k_2) /\
      is_sint32(l) /\ is_sint32(m) /\ is_sint32(n).
  (* Pre-condition *)
  Have: ((-2147483647) <= n) /\ (n <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= m) /\ (m <= 2147483646).
  (* Pre-condition *)
  Have: ((-2147483647) <= l) /\ (l <= 2147483646).
  (* Then *)
  Have: (3 * n) <= (l + m).
  (* Invariant 'i_12' *)
  Have: 0 <= n.
  (* Invariant 'i_13' *)
  Have: (j_2 <= 0) /\ (k_2 <= j_2) /\ (0 <= k_2).
  (* Invariant 'i_12' *)
  Have: (0 <= i_1) /\ (i_1 <= n).
  (* Invariant 'i_13' *)
  Have: (k_1 <= j_1) /\ (0 <= k_1) /\ (j_1 <= (3 * i_1)).
  (* Then *)
  Have: i_1 < n.
  (* Then *)
  Have: j < (3 * i).
  (* Then *)
  Have: k < j.
}
Prove: k <= (i + (2 * n)).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:15ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:15ms) (10s)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c, line 20):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c, line 26):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c, line 32):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------
[wp:pedantic-assigns] /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_17.c/svcomp_17_verified_4.c:8: Warning: 
  No 'assigns' specification for function 'svcomp_17'.
  Callers assumptions might be imprecise.
[wp] Deferred error message was emitted during execution:
  Prover 'cvc4' not found in why3.conf
[kernel] Plug-in wp aborted: invalid user input.
