{"vcs1":{"timestamp_begin":1768865005.858877598, "rt":1.13, "ut":0.93, "st":0.22}}
{"vcselab":{"timestamp_begin":1768865007.086445990, "rt":0.36, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1768865007.501051624, "rt":0.18, "ut":0.13, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768865005.460273202}
{"VCS_COMP_START_TIME": 1768865005.460273202}
{"VCS_COMP_END_TIME": 1768865007.839858576}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb +lint=PCWM -LDFLAGS -Wl,--no-as-needed +incdir+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB -f /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_row_hit_sched_cas_cnt.f"}
{"vcs1": {"peak_mem": 453196}}
{"vcselab": {"peak_mem": 167052}}
