#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul  2 15:17:05 2025
# Process ID: 14256
# Current directory: C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/uint32_to_float_synth_1
# Command line: vivado.exe -log uint32_to_float.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uint32_to_float.tcl
# Log file: C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/uint32_to_float_synth_1/uint32_to_float.vds
# Journal file: C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.runs/uint32_to_float_synth_1\vivado.jou
#-----------------------------------------------------------
source uint32_to_float.tcl -notrace
