INFO:sim:172 - Generating IP...
Resolving generics for 'mbram_model'...
Applying external generics to 'mbram_model'...
Delivering associated files for 'mbram_model'...
Delivering EJava files for 'mbram_model'...
Generating implementation netlist for 'mbram_model'...
INFO:sim - Pre-processing HDL files for 'mbram_model'...
Running synthesis for 'mbram_model'
Running ngcbuild...
Writing VHO instantiation template for 'mbram_model'...
Writing VHDL behavioral simulation model for 'mbram_model'...
WARNING:sim - Overwriting existing file F:/OUSL/2023/Processor Design/LAB
   1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model/doc/blk_mem_gen_v7_
   3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory F:/OUSL/2023/Processor Design/LAB
1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'mbram_model'...
Generating metadata file...
Generating ISE project file for 'mbram_model'...
Generating ISE project...
XCO file found: mbram_model.xco
XMDF file found: mbram_model_xmdf.tcl
Adding F:/OUSL/2023/Processor Design/LAB
1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model.asy -view all
-origin_type imported
Adding F:/OUSL/2023/Processor Design/LAB
1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model.ngc -view all
-origin_type created
Checking file "F:/OUSL/2023/Processor Design/LAB
1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model.ngc" for project
device match ...
File "F:/OUSL/2023/Processor Design/LAB
1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model.ngc" device
information matches project device.
Adding F:/OUSL/2023/Processor Design/LAB
1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model.sym -view all
-origin_type imported
Adding F:/OUSL/2023/Processor Design/LAB
1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "F:/OUSL/2023/Processor Design/LAB
   1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding F:/OUSL/2023/Processor Design/LAB
1_New/ALM_Design_416115457/ipcore_dir/tmp/_cg/mbram_model.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mbram_model"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mbram_model'.
