

================================================================
== Vitis HLS Report for 'inner_layer_1'
================================================================
* Date:           Tue Nov 26 16:00:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |      964|  16777924|  9.640 us|  0.168 sec|  964|  16777924|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_132  |inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP  |      130|      130|   1.300 us|  1.300 us|  130|     130|       no|
        |grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_138            |inner_layer_1_Pipeline_WEIGHTS_LOOP_1            |        2|   262142|  20.000 ns|  2.621 ms|    2|  262142|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        +------------------+---------+----------+-------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles)  |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |    max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +------------------+---------+----------+-------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_1  |      832|  16777792|  13 ~ 262153|          -|          -|    64|        no|
        +------------------+---------+----------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 14 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln82 = store i8 128, i8 %neuron_index" [src/RNI.cpp:82]   --->   Operation 15 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.body" [src/RNI.cpp:82]   --->   Operation 16 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%neuron_index_4 = load i8 %neuron_index"   --->   Operation 17 'load' 'neuron_index_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln82 = icmp_eq  i8 %neuron_index_4, i8 192" [src/RNI.cpp:82]   --->   Operation 18 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.body.split_ifconv, void %for.inc.i.preheader" [src/RNI.cpp:82]   --->   Operation 19 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i8 %neuron_index_4" [src/RNI.cpp:82]   --->   Operation 20 'zext' 'zext_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln82" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 21 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 22 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 23 'call' 'call_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 24 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 25 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (5.58ns)   --->   "%mul_ln171 = mul i33 %sext_ln171, i33 59296" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 26 'mul' 'mul_ln171' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%leaked_membrane = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %mul_ln171, i32 16, i32 31" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 28 'partselect' 'leaked_membrane' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 31" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 29 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 15" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 30 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 31 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%BIASES_addr = getelementptr i8 %BIASES, i64 0, i64 %zext_ln82" [src/RNI.cpp:85]   --->   Operation 32 'getelementptr' 'BIASES_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (3.25ns)   --->   "%BIASES_load = load i8 %BIASES_addr" [src/RNI.cpp:85]   --->   Operation 33 'load' 'BIASES_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 243> <ROM>

State 5 <SV = 4> <Delay = 5.81>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i1 %tmp_27" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 34 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (2.07ns)   --->   "%leaked_membrane_7 = add i16 %zext_ln171, i16 %leaked_membrane" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 35 'add' 'leaked_membrane_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %leaked_membrane_7, i32 15" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 36 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_4)   --->   "%xor_ln171 = xor i1 %tmp_28, i1 1" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 37 'xor' 'xor_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_4)   --->   "%and_ln171 = and i1 %tmp_26, i1 %xor_ln171" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 38 'and' 'and_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_8)   --->   "%xor_ln171_16 = xor i1 %tmp_26, i1 1" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 39 'xor' 'xor_ln171_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln171_8 = or i1 %tmp_28, i1 %xor_ln171_16" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 40 'or' 'or_ln171_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_18)   --->   "%xor_ln171_17 = xor i1 %tmp_29, i1 %or_ln171_8" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 41 'xor' 'xor_ln171_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_19)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 42 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_19)   --->   "%xor_ln171_19 = xor i1 %tmp_30, i1 1" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 43 'xor' 'xor_ln171_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_19)   --->   "%or_ln171_10 = or i1 %or_ln171_8, i1 %xor_ln171_19" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 44 'or' 'or_ln171_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_19)   --->   "%and_ln171_16 = and i1 %tmp_29, i1 %or_ln171_10" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 45 'and' 'and_ln171_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_4)   --->   "%and_ln171_17 = and i1 %and_ln171, i1 %tmp_29" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 46 'and' 'and_ln171_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_18)   --->   "%xor_ln171_14 = xor i1 %xor_ln171_17, i1 1" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 47 'xor' 'xor_ln171_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_18)   --->   "%or_ln171 = or i1 %tmp_28, i1 %xor_ln171_14" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 48 'or' 'or_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_18)   --->   "%xor_ln171_15 = xor i1 %tmp, i1 1" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 49 'xor' 'xor_ln171_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln171_18 = and i1 %or_ln171, i1 %xor_ln171_15" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 50 'and' 'and_ln171_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln171_19 = and i1 %tmp_28, i1 %and_ln171_16" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 51 'and' 'and_ln171_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_4)   --->   "%or_ln171_9 = or i1 %and_ln171_17, i1 %and_ln171_19" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 52 'or' 'or_ln171_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_4)   --->   "%xor_ln171_18 = xor i1 %or_ln171_9, i1 1" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 53 'xor' 'xor_ln171_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_4)   --->   "%and_ln171_20 = and i1 %tmp, i1 %xor_ln171_18" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 54 'and' 'and_ln171_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node leaked_membrane_8)   --->   "%select_ln171 = select i1 %and_ln171_18, i16 32767, i16 32768" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 55 'select' 'select_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln171_4 = or i1 %and_ln171_18, i1 %and_ln171_20" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 56 'or' 'or_ln171_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.80ns) (out node of the LUT)   --->   "%leaked_membrane_8 = select i1 %or_ln171_4, i16 %select_ln171, i16 %leaked_membrane_7" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 57 'select' 'leaked_membrane_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%BIASES_load = load i8 %BIASES_addr" [src/RNI.cpp:85]   --->   Operation 58 'load' 'BIASES_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 243> <ROM>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/RNI.cpp:82]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/RNI.cpp:82]   --->   Operation 60 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i16 %leaked_membrane_8" [src/RNI.cpp:85]   --->   Operation 61 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i8 %BIASES_load" [src/RNI.cpp:85]   --->   Operation 62 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln85_2 = sext i8 %BIASES_load" [src/RNI.cpp:85]   --->   Operation 63 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.07ns)   --->   "%add_ln85 = add i17 %sext_ln85, i17 %sext_ln85_1" [src/RNI.cpp:85]   --->   Operation 64 'add' 'add_ln85' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln85, i32 16" [src/RNI.cpp:85]   --->   Operation 65 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.07ns)   --->   "%add_ln85_1 = add i16 %leaked_membrane_8, i16 %sext_ln85_2" [src/RNI.cpp:85]   --->   Operation 66 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:85]   --->   Operation 67 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln85_1, i32 15" [src/RNI.cpp:85]   --->   Operation 68 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%xor_ln85 = xor i1 %tmp_31, i1 1" [src/RNI.cpp:85]   --->   Operation 69 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln85 = and i1 %tmp_32, i1 %xor_ln85" [src/RNI.cpp:85]   --->   Operation 70 'and' 'and_ln85' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln85_1)   --->   "%xor_ln85_1 = xor i1 %tmp_32, i1 1" [src/RNI.cpp:85]   --->   Operation 71 'xor' 'xor_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln85_1 = and i1 %tmp_31, i1 %xor_ln85_1" [src/RNI.cpp:85]   --->   Operation 72 'and' 'and_ln85_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.97ns)   --->   "%xor_ln85_2 = xor i1 %tmp_31, i1 %tmp_32" [src/RNI.cpp:85]   --->   Operation 73 'xor' 'xor_ln85_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %xor_ln85_2, void %WEIGHTS_LOOP_1, void %if.end.i.i.i246" [src/RNI.cpp:85]   --->   Operation 74 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %and_ln85, void %if.else.i.i.i258, void %if.then2.i.i.i257" [src/RNI.cpp:85]   --->   Operation 75 'br' 'br_ln85' <Predicate = (xor_ln85_2)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %and_ln85_1, void %if.end15.i.i.i265, void %if.then9.i.i.i264" [src/RNI.cpp:85]   --->   Operation 76 'br' 'br_ln85' <Predicate = (xor_ln85_2 & !and_ln85)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 32768, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:85]   --->   Operation 77 'store' 'store_ln85' <Predicate = (xor_ln85_2 & !and_ln85 & and_ln85_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln85 = br void %if.end15.i.i.i265" [src/RNI.cpp:85]   --->   Operation 78 'br' 'br_ln85' <Predicate = (xor_ln85_2 & !and_ln85 & and_ln85_1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln85 = br void %WEIGHTS_LOOP_1" [src/RNI.cpp:85]   --->   Operation 79 'br' 'br_ln85' <Predicate = (xor_ln85_2 & !and_ln85)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 32767, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:85]   --->   Operation 80 'store' 'store_ln85' <Predicate = (xor_ln85_2 & and_ln85)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln85 = br void %WEIGHTS_LOOP_1" [src/RNI.cpp:85]   --->   Operation 81 'br' 'br_ln85' <Predicate = (xor_ln85_2 & and_ln85)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln82" [src/RNI.cpp:87]   --->   Operation 82 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:87]   --->   Operation 83 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_7 : Operation 84 [1/1] (1.91ns)   --->   "%add_i_i156 = add i8 %neuron_index_4, i8 1"   --->   Operation 84 'add' 'add_i_i156' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%conv_i133 = zext i8 %add_i_i156"   --->   Operation 85 'zext' 'conv_i133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_4 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i133"   --->   Operation 86 'getelementptr' 'WEIGHTS_INDEX_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_4"   --->   Operation 87 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>

State 8 <SV = 7> <Delay = 4.84>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:87]   --->   Operation 88 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_8 : Operation 89 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_4"   --->   Operation 89 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i14 %weight_index" [src/RNI.cpp:87]   --->   Operation 90 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (1.58ns)   --->   "%call_ln87 = call void @inner_layer_1_Pipeline_WEIGHTS_LOOP_1, i14 %weight_index, i8 %neuron_index_4, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln87, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:87]   --->   Operation 91 'call' 'call_ln87' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln87 = call void @inner_layer_1_Pipeline_WEIGHTS_LOOP_1, i14 %weight_index, i8 %neuron_index_4, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln87, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:87]   --->   Operation 92 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 93 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_4 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:178->src/RNI.cpp:96]   --->   Operation 93 'load' 'NEURONS_MEMBRANE_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 11 <SV = 10> <Delay = 5.33>
ST_11 : Operation 94 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_4 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:178->src/RNI.cpp:96]   --->   Operation 94 'load' 'NEURONS_MEMBRANE_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_11 : Operation 95 [1/1] (2.07ns)   --->   "%icmp_ln178 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_4, i16 126" [src/RNI.cpp:178->src/RNI.cpp:96]   --->   Operation 95 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:178->src/RNI.cpp:96]   --->   Operation 96 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln82" [src/RNI.cpp:180->src/RNI.cpp:96]   --->   Operation 97 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln180 = store i1 1, i8 %NEURONS_STATE_addr" [src/RNI.cpp:180->src/RNI.cpp:96]   --->   Operation 98 'store' 'store_ln180' <Predicate = (icmp_ln178)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_12 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln181 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:181->src/RNI.cpp:96]   --->   Operation 99 'store' 'store_ln181' <Predicate = (icmp_ln178)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln182 = br void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit" [src/RNI.cpp:182->src/RNI.cpp:96]   --->   Operation 100 'br' 'br_ln182' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln82 = store i8 %add_i_i156, i8 %neuron_index" [src/RNI.cpp:82]   --->   Operation 101 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.body" [src/RNI.cpp:82]   --->   Operation 102 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln0 = call void @inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [src/RNI.cpp:99]   --->   Operation 104 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ BIASES]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_index            (alloca           ) [ 01111111111110]
store_ln82              (store            ) [ 00000000000000]
br_ln82                 (br               ) [ 00000000000000]
neuron_index_4          (load             ) [ 00011111110000]
icmp_ln82               (icmp             ) [ 00111111111110]
br_ln82                 (br               ) [ 00000000000000]
zext_ln82               (zext             ) [ 00011111111110]
NEURONS_MEMBRANE_addr   (getelementptr    ) [ 00011111111110]
NEURONS_MEMBRANE_load   (load             ) [ 00001000000000]
sext_ln171              (sext             ) [ 00000000000000]
mul_ln171               (mul              ) [ 00000100000000]
tmp                     (bitselect        ) [ 00000100000000]
leaked_membrane         (partselect       ) [ 00000100000000]
tmp_26                  (bitselect        ) [ 00000100000000]
tmp_27                  (bitselect        ) [ 00000100000000]
tmp_29                  (bitselect        ) [ 00000100000000]
BIASES_addr             (getelementptr    ) [ 00000100000000]
zext_ln171              (zext             ) [ 00000000000000]
leaked_membrane_7       (add              ) [ 00000000000000]
tmp_28                  (bitselect        ) [ 00000000000000]
xor_ln171               (xor              ) [ 00000000000000]
and_ln171               (and              ) [ 00000000000000]
xor_ln171_16            (xor              ) [ 00000000000000]
or_ln171_8              (or               ) [ 00000000000000]
xor_ln171_17            (xor              ) [ 00000000000000]
tmp_30                  (bitselect        ) [ 00000000000000]
xor_ln171_19            (xor              ) [ 00000000000000]
or_ln171_10             (or               ) [ 00000000000000]
and_ln171_16            (and              ) [ 00000000000000]
and_ln171_17            (and              ) [ 00000000000000]
xor_ln171_14            (xor              ) [ 00000000000000]
or_ln171                (or               ) [ 00000000000000]
xor_ln171_15            (xor              ) [ 00000000000000]
and_ln171_18            (and              ) [ 00000000000000]
and_ln171_19            (and              ) [ 00000000000000]
or_ln171_9              (or               ) [ 00000000000000]
xor_ln171_18            (xor              ) [ 00000000000000]
and_ln171_20            (and              ) [ 00000000000000]
select_ln171            (select           ) [ 00000000000000]
or_ln171_4              (or               ) [ 00000000000000]
leaked_membrane_8       (select           ) [ 00000010000000]
BIASES_load             (load             ) [ 00000010000000]
speclooptripcount_ln82  (speclooptripcount) [ 00000000000000]
specloopname_ln82       (specloopname     ) [ 00000000000000]
sext_ln85               (sext             ) [ 00000000000000]
sext_ln85_1             (sext             ) [ 00000000000000]
sext_ln85_2             (sext             ) [ 00000000000000]
add_ln85                (add              ) [ 00000000000000]
tmp_31                  (bitselect        ) [ 00000000000000]
add_ln85_1              (add              ) [ 00000000000000]
store_ln85              (store            ) [ 00000000000000]
tmp_32                  (bitselect        ) [ 00000000000000]
xor_ln85                (xor              ) [ 00000000000000]
and_ln85                (and              ) [ 00111111111110]
xor_ln85_1              (xor              ) [ 00000000000000]
and_ln85_1              (and              ) [ 00000001000000]
xor_ln85_2              (xor              ) [ 00111111111110]
br_ln85                 (br               ) [ 00000000000000]
br_ln85                 (br               ) [ 00000000000000]
br_ln85                 (br               ) [ 00000000000000]
store_ln85              (store            ) [ 00000000000000]
br_ln85                 (br               ) [ 00000000000000]
br_ln85                 (br               ) [ 00000000000000]
store_ln85              (store            ) [ 00000000000000]
br_ln85                 (br               ) [ 00000000000000]
WEIGHTS_INDEX_addr      (getelementptr    ) [ 00000000100000]
add_i_i156              (add              ) [ 00000000111110]
conv_i133               (zext             ) [ 00000000000000]
WEIGHTS_INDEX_addr_4    (getelementptr    ) [ 00000000100000]
weight_index            (load             ) [ 00000000010000]
WEIGHTS_INDEX_load      (load             ) [ 00000000010000]
trunc_ln87              (trunc            ) [ 00000000010000]
call_ln87               (call             ) [ 00000000000000]
NEURONS_MEMBRANE_load_4 (load             ) [ 00000000000000]
icmp_ln178              (icmp             ) [ 00000000000010]
br_ln178                (br               ) [ 00000000000000]
NEURONS_STATE_addr      (getelementptr    ) [ 00000000000000]
store_ln180             (store            ) [ 00000000000000]
store_ln181             (store            ) [ 00000000000000]
br_ln182                (br               ) [ 00000000000000]
store_ln82              (store            ) [ 00000000000000]
br_ln82                 (br               ) [ 00000000000000]
call_ln0                (call             ) [ 00000000000000]
ret_ln99                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="BIASES">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIASES"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="WEIGHTS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer_1_Pipeline_WEIGHTS_LOOP_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="neuron_index_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_index/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/2 store_ln85/6 store_ln85/7 store_ln85/7 NEURONS_MEMBRANE_load_4/10 store_ln181/12 "/>
</bind>
</comp>

<comp id="77" class="1004" name="BIASES_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="2"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIASES_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BIASES_load/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="5"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="14" slack="0"/>
<pin id="107" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index/7 WEIGHTS_INDEX_load/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="WEIGHTS_INDEX_addr_4_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_4/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="NEURONS_STATE_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="10"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln180_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/12 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="14" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="3" bw="14" slack="0"/>
<pin id="143" dir="0" index="4" bw="8" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="0" index="6" bw="16" slack="0"/>
<pin id="146" dir="0" index="7" bw="8" slack="0"/>
<pin id="147" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln82_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="neuron_index_4_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_index_4/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln82_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln82_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln171_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mul_ln171_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="17" slack="0"/>
<pin id="179" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln171/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="33" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="leaked_membrane_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="33" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="6" slack="0"/>
<pin id="195" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="leaked_membrane/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_26_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="33" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_27_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="33" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_29_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="33" slack="0"/>
<pin id="219" dir="0" index="2" bw="7" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln171_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="leaked_membrane_7_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="1"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="leaked_membrane_7/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_28_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln171_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln171_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln171_16_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_16/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="or_ln171_8_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_8/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="xor_ln171_17_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_17/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_30_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="33" slack="1"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln171_19_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_19/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="or_ln171_10_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_10/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln171_16_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_16/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="and_ln171_17_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="1"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_17/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xor_ln171_14_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_14/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln171_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln171_15_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_15/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="and_ln171_18_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_18/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln171_19_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_19/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln171_9_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_9/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="xor_ln171_18_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_18/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="and_ln171_20_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_20/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln171_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="0" index="2" bw="16" slack="0"/>
<pin id="346" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln171/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln171_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_4/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="leaked_membrane_8_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="0" index="2" bw="16" slack="0"/>
<pin id="360" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leaked_membrane_8/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln85_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln85_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_1/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln85_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_2/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln85_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_31_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="17" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln85_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_32_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln85_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln85_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln85_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85_1/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="and_ln85_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_1/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="xor_ln85_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85_2/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_i_i156_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i156/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="conv_i133_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i133/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln87_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="14" slack="0"/>
<pin id="443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln178_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln82_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="5"/>
<pin id="454" dir="0" index="1" bw="8" slack="11"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/12 "/>
</bind>
</comp>

<comp id="456" class="1005" name="neuron_index_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="neuron_index "/>
</bind>
</comp>

<comp id="469" class="1005" name="zext_ln82_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="2"/>
<pin id="471" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln82 "/>
</bind>
</comp>

<comp id="476" class="1005" name="NEURONS_MEMBRANE_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="NEURONS_MEMBRANE_load_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="486" class="1005" name="mul_ln171_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="33" slack="1"/>
<pin id="488" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln171 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="497" class="1005" name="leaked_membrane_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="leaked_membrane "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_26_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_27_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_29_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="520" class="1005" name="BIASES_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="BIASES_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="leaked_membrane_8_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="leaked_membrane_8 "/>
</bind>
</comp>

<comp id="531" class="1005" name="BIASES_load_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="BIASES_load "/>
</bind>
</comp>

<comp id="537" class="1005" name="and_ln85_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln85 "/>
</bind>
</comp>

<comp id="541" class="1005" name="and_ln85_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln85_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="xor_ln85_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln85_2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="WEIGHTS_INDEX_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_i_i156_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="5"/>
<pin id="556" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="add_i_i156 "/>
</bind>
</comp>

<comp id="559" class="1005" name="WEIGHTS_INDEX_addr_4_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_4 "/>
</bind>
</comp>

<comp id="564" class="1005" name="weight_index_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="14" slack="1"/>
<pin id="566" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="569" class="1005" name="WEIGHTS_INDEX_load_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="14" slack="1"/>
<pin id="571" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_load "/>
</bind>
</comp>

<comp id="574" class="1005" name="trunc_ln87_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln87 "/>
</bind>
</comp>

<comp id="579" class="1005" name="icmp_ln178_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="92" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="99" pin="7"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="99" pin="3"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="176" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="176" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="176" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="176" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="176" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="232" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="256" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="246" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="262" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="232" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="302" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="232" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="286" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="291" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="313" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="313" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="337" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="342" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="227" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="367" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="370" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="392"><net_src comp="387" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="32" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="379" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="393" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="393" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="379" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="379" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="393" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="444"><net_src comp="99" pin="7"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="450"><net_src comp="71" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="459"><net_src comp="60" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="472"><net_src comp="168" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="479"><net_src comp="64" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="484"><net_src comp="71" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="489"><net_src comp="176" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="494"><net_src comp="182" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="500"><net_src comp="190" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="505"><net_src comp="200" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="511"><net_src comp="208" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="516"><net_src comp="216" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="523"><net_src comp="77" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="528"><net_src comp="356" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="534"><net_src comp="84" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="540"><net_src comp="407" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="419" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="425" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="92" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="557"><net_src comp="431" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="562"><net_src comp="109" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="567"><net_src comp="99" pin="7"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="572"><net_src comp="99" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="577"><net_src comp="441" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="582"><net_src comp="446" pin="2"/><net_sink comp="579" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {2 12 13 }
	Port: NEURONS_MEMBRANE | {6 7 8 9 12 }
 - Input state : 
	Port: inner_layer_1 : NEURONS_STATE | {8 9 }
	Port: inner_layer_1 : NEURONS_MEMBRANE | {2 3 8 9 10 11 }
	Port: inner_layer_1 : BIASES | {4 5 }
	Port: inner_layer_1 : WEIGHTS_INDEX | {7 8 }
	Port: inner_layer_1 : WEIGHTS | {8 9 }
  - Chain level:
	State 1
		store_ln82 : 1
	State 2
		icmp_ln82 : 1
		br_ln82 : 2
		zext_ln82 : 1
		NEURONS_MEMBRANE_addr : 2
		NEURONS_MEMBRANE_load : 3
	State 3
	State 4
		mul_ln171 : 1
		tmp : 2
		leaked_membrane : 2
		tmp_26 : 2
		tmp_27 : 2
		tmp_29 : 2
		BIASES_load : 1
	State 5
		leaked_membrane_7 : 1
		tmp_28 : 2
		xor_ln171 : 3
		and_ln171 : 3
		or_ln171_8 : 3
		xor_ln171_17 : 3
		xor_ln171_19 : 1
		or_ln171_10 : 3
		and_ln171_16 : 3
		and_ln171_17 : 3
		xor_ln171_14 : 3
		or_ln171 : 3
		and_ln171_18 : 3
		and_ln171_19 : 3
		or_ln171_9 : 3
		xor_ln171_18 : 3
		and_ln171_20 : 3
		select_ln171 : 3
		or_ln171_4 : 3
		leaked_membrane_8 : 3
	State 6
		add_ln85 : 1
		tmp_31 : 2
		add_ln85_1 : 1
		store_ln85 : 2
		tmp_32 : 2
		xor_ln85 : 3
		and_ln85 : 3
		xor_ln85_1 : 3
		and_ln85_1 : 3
		xor_ln85_2 : 3
		br_ln85 : 3
		br_ln85 : 3
		br_ln85 : 3
	State 7
		weight_index : 1
		conv_i133 : 1
		WEIGHTS_INDEX_addr_4 : 2
		WEIGHTS_INDEX_load : 3
	State 8
		trunc_ln87 : 1
		call_ln87 : 2
	State 9
	State 10
	State 11
		icmp_ln178 : 1
		br_ln178 : 2
	State 12
		store_ln180 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP_fu_132 |    0    |    0    |    8    |    30   |
|          |      grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_138      |    0    |  4.8833 |   315   |   240   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                  leaked_membrane_7_fu_227                  |    0    |    0    |    0    |    23   |
|    add   |                       add_ln85_fu_373                      |    0    |    0    |    0    |    23   |
|          |                      add_ln85_1_fu_387                     |    0    |    0    |    0    |    23   |
|          |                      add_i_i156_fu_431                     |    0    |    0    |    0    |    15   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln82_fu_162                      |    0    |    0    |    0    |    15   |
|          |                      icmp_ln178_fu_446                     |    0    |    0    |    0    |    23   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                     select_ln171_fu_342                    |    0    |    0    |    0    |    16   |
|          |                  leaked_membrane_8_fu_356                  |    0    |    0    |    0    |    16   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      xor_ln171_fu_240                      |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_16_fu_251                    |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_17_fu_262                    |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_19_fu_274                    |    0    |    0    |    0    |    2    |
|    xor   |                     xor_ln171_14_fu_296                    |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_15_fu_308                    |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_18_fu_331                    |    0    |    0    |    0    |    2    |
|          |                       xor_ln85_fu_401                      |    0    |    0    |    0    |    2    |
|          |                      xor_ln85_1_fu_413                     |    0    |    0    |    0    |    2    |
|          |                      xor_ln85_2_fu_425                     |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      and_ln171_fu_246                      |    0    |    0    |    0    |    2    |
|          |                     and_ln171_16_fu_286                    |    0    |    0    |    0    |    2    |
|          |                     and_ln171_17_fu_291                    |    0    |    0    |    0    |    2    |
|    and   |                     and_ln171_18_fu_313                    |    0    |    0    |    0    |    2    |
|          |                     and_ln171_19_fu_319                    |    0    |    0    |    0    |    2    |
|          |                     and_ln171_20_fu_337                    |    0    |    0    |    0    |    2    |
|          |                       and_ln85_fu_407                      |    0    |    0    |    0    |    2    |
|          |                      and_ln85_1_fu_419                     |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      or_ln171_8_fu_256                     |    0    |    0    |    0    |    2    |
|          |                     or_ln171_10_fu_280                     |    0    |    0    |    0    |    2    |
|    or    |                       or_ln171_fu_302                      |    0    |    0    |    0    |    2    |
|          |                      or_ln171_9_fu_325                     |    0    |    0    |    0    |    2    |
|          |                      or_ln171_4_fu_350                     |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      mul_ln171_fu_176                      |    1    |    0    |    0    |    6    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      zext_ln82_fu_168                      |    0    |    0    |    0    |    0    |
|   zext   |                      zext_ln171_fu_224                     |    0    |    0    |    0    |    0    |
|          |                      conv_i133_fu_436                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      sext_ln171_fu_173                     |    0    |    0    |    0    |    0    |
|   sext   |                      sext_ln85_fu_364                      |    0    |    0    |    0    |    0    |
|          |                     sext_ln85_1_fu_367                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln85_2_fu_370                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                         tmp_fu_182                         |    0    |    0    |    0    |    0    |
|          |                        tmp_26_fu_200                       |    0    |    0    |    0    |    0    |
|          |                        tmp_27_fu_208                       |    0    |    0    |    0    |    0    |
| bitselect|                        tmp_29_fu_216                       |    0    |    0    |    0    |    0    |
|          |                        tmp_28_fu_232                       |    0    |    0    |    0    |    0    |
|          |                        tmp_30_fu_267                       |    0    |    0    |    0    |    0    |
|          |                        tmp_31_fu_379                       |    0    |    0    |    0    |    0    |
|          |                        tmp_32_fu_393                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                   leaked_membrane_fu_190                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                      trunc_ln87_fu_441                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |    1    |  4.8833 |   323   |   476   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     BIASES_addr_reg_520     |    8   |
|     BIASES_load_reg_531     |    8   |
|NEURONS_MEMBRANE_addr_reg_476|    8   |
|NEURONS_MEMBRANE_load_reg_481|   16   |
| WEIGHTS_INDEX_addr_4_reg_559|    8   |
|  WEIGHTS_INDEX_addr_reg_549 |    8   |
|  WEIGHTS_INDEX_load_reg_569 |   14   |
|      add_i_i156_reg_554     |    8   |
|      and_ln85_1_reg_541     |    1   |
|       and_ln85_reg_537      |    1   |
|      icmp_ln178_reg_579     |    1   |
|  leaked_membrane_8_reg_525  |   16   |
|   leaked_membrane_reg_497   |   16   |
|      mul_ln171_reg_486      |   33   |
|     neuron_index_reg_456    |    8   |
|        tmp_26_reg_502       |    1   |
|        tmp_27_reg_508       |    1   |
|        tmp_29_reg_513       |    1   |
|         tmp_reg_491         |    1   |
|      trunc_ln87_reg_574     |    8   |
|     weight_index_reg_564    |   14   |
|      xor_ln85_2_reg_545     |    1   |
|      zext_ln82_reg_469      |   64   |
+-----------------------------+--------+
|            Total            |   245  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_71                 |  p0  |   2  |   8  |   16   ||    9    |
|                 grp_access_fu_71                 |  p1  |   4  |  16  |   64   ||    9    |
|                 grp_access_fu_84                 |  p0  |   2  |   8  |   16   ||    9    |
|                 grp_access_fu_99                 |  p0  |   2  |   8  |   16   ||    9    |
|                 grp_access_fu_99                 |  p2  |   2  |   0  |    0   ||    9    |
| grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_138 |  p1  |   2  |  14  |   28   ||    9    |
| grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_138 |  p3  |   2  |  14  |   28   ||    9    |
| grp_inner_layer_1_Pipeline_WEIGHTS_LOOP_1_fu_138 |  p4  |   2  |   8  |   16   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   184  || 12.9426 ||    72   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    4   |   323  |   476  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   245  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   17   |   568  |   548  |
+-----------+--------+--------+--------+--------+
