#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 28 17:09:28 2019
# Process ID: 3360
# Current directory: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17816 C:\Users\alois\OneDrive\Documents\Perso\M2_SE\VHDL\SPI\SPI\SPI.xpr
# Log file: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/vivado.log
# Journal file: C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.xpr
open_bd_design {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.srcs/sources_1/bd/SPI/SPI.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SPI_Slave:1.0 SPI_Slave_0
endgroup
set_property location {5 941 571} [get_bd_cells SPI_Slave_0]
connect_bd_net [get_bd_pins SPI_Slave_0/SPI_CLK] [get_bd_pins SPI_Master_0/spi_clk]
connect_bd_net [get_bd_pins SPI_Slave_0/SPI_MOSI] [get_bd_pins SPI_Master_0/MOSI]
connect_bd_net [get_bd_pins SPI_Slave_0/SPI_CS] [get_bd_pins SPI_Master_0/spi_ss]
connect_bd_net [get_bd_ports StartIn] [get_bd_pins SPI_Slave_0/SPI_RST]
regenerate_bd_layout -routing
regenerate_bd_layout
connect_bd_net [get_bd_ports LED] [get_bd_pins SPI_Slave_0/DATA]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
startgroup
set_property -dict [list CONFIG.N {8}] [get_bd_cells Compteur_8bits_0]
endgroup
startgroup
set_property -dict [list CONFIG.n {8}] [get_bd_cells Comparateur_0]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {8}] [get_bd_cells xlconstant_0]
endgroup
startgroup
set_property -dict [list CONFIG.n {8}] [get_bd_cells SPI_Master_0]
endgroup
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets Data_In_1] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_ports Data_In] [get_bd_pins SPI_Master_0/Data_In]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/SPI_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/SPI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/SPI/SPI/SPI.runs/impl_1/SPI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
