============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s222_1
  Generated on:           Feb 02 2018  11:29:10 PM
  Module:                 CORTEXM0INTEGRATION
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

                                                                                                                   Leakage   Dynamic    Total   
                                                   Design                                                         Power(uW) Power(uW) Power(uW) 
------------------------------------------------------------------------------------------------------------------------------------------------
CORTEXM0INTEGRATION                                                                                                 240.773  3345.596  3586.369 
                                                                                                                                                
                                                                                                                   Leakage   Dynamic    Total   
                                                    File                                                     Row  Power(uW) Power(uW) Power(uW) 
------------------------------------------------------------------------------------------------------------------------------------------------
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  1778     0.003     0.045     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  1892     0.003     0.123     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  1934     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2030     0.003     0.078     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2356     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2417     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2700     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2748     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2750     0.003     0.077     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2752     0.003     0.045     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2754     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2756     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2758     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2760     0.003     0.045     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2762     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2764     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2766     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2768     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2770     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2772     0.003     0.045     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2774     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2776     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2778     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2780     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2782     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2784     0.003     0.036     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2786     0.003     0.050     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2788     0.003     0.068     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2790     0.003     0.050     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2792     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2794     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2902     0.003     0.050     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  2927     0.003     0.045     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3018     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3045     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3051     0.003     0.045     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3082     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3100     0.003     0.036     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3107     0.544     5.883     6.426 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3114     0.524     4.208     4.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3118     1.650     4.283     5.934 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3128     0.524     4.145     4.669 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3132     1.650     4.030     5.680 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3140     0.447     9.217     9.664 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3143     0.447     9.148     9.595 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3146     0.447     9.210     9.657 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3149     0.447     9.438     9.885 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3150     0.615     6.725     7.340 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3151     0.208     3.582     3.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3152     0.963    21.004    21.967 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3153     0.920    19.132    20.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3158    41.184    59.369   100.553 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3163     2.210    58.922    61.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3168     2.210    78.019    80.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3177     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3178     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3179     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3180     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3181     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3182    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3183    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3184    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3185     0.011     0.142     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3186     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3187     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3188     0.011     0.121     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3189     0.011     0.110     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3190     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3191    18.689   190.080   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3192    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3193    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3194    18.694   190.120   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3195     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3196     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3197     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3198     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3199     0.015     0.021     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3200     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3201     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3202     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3203     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3204     0.011     0.121     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3205     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3206     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3207     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3208     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3209     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3210     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3211     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3212     0.014     0.167     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3213     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3214     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3215    18.689   190.121   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3216    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3217    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3218     0.010     0.020     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3219    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3220    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3221     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3222     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3223     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3224    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3225     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3226     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3227     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3228     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3229     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3230    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3231    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3232     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3233     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3234    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3235     0.015     0.030     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3236     0.003     0.095     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3237     0.010     0.020     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3238     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3239     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3240     0.014     0.167     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3241     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3242     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3243     0.014     0.167     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3244     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3245    18.689   190.080   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3246    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3247    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3248    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3249    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3250     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3251     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3252     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3253     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3254     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3255     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3256    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3257     0.015     0.021     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3258     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3259     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3260     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3261     0.010     0.100     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3262     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3263     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3264     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3265    18.689   190.080   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3266    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3267    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3268     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3269     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3270     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3271     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3272    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3273    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3274     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3275     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3276     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3277    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3278     0.015     0.021     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3279     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3280     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3281     0.008     0.019     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3282     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3283     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3284     0.010     0.016     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3285     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3286     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3287     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3288    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3289    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3290     0.008     0.034     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3291     0.011     0.189     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3292     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3293     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3294     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3295     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3296     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3297     0.010     0.363     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3298     0.008     0.199     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3299     0.007     0.071     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3300     0.008     0.177     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3301     0.010     0.117     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3302     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3303    18.689   190.080   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3304    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3305    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3306     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3307     0.010     0.117     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3308    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3309    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3310     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3311    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3312    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3313     0.011     0.019     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3314     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3315     0.011     0.188     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3316    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3317    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3318    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3319    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3320     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3321    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3322     0.008     0.118     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3323     0.011     0.012     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3324     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3325     0.011     0.213     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3326     0.010     0.127     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3327     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3328     0.011     0.121     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3329     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3330    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3331    18.694   190.120   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3332     0.008     0.118     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3333    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3334    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3335    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3336     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3337    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3338     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3339     0.010     0.117     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3340     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3341     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3342     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3343    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3344    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3345     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3346     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3347    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3348    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3349     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3350     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3351     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3352    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3353    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3354    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3355     0.003     0.259     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3356     0.011     0.295     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3357     0.011     0.242     0.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3358     0.011     0.216     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3359     0.011     0.230     0.242 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3360     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3361     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3362     0.011     0.248     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3363     0.011     0.076     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3364     0.010     0.129     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3365     0.008     0.102     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3366     0.010     0.160     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3367     0.008     0.113     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3368     0.008     0.198     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3369     0.008     0.244     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3370     0.008     0.205     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3371     0.008     0.261     0.269 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3372     0.008     0.225     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3373     0.008     0.301     0.309 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3374     0.008     0.222     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3375     0.011     0.322     0.333 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3376     0.011     0.184     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3377     0.007     0.126     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3378     0.010     0.027     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3379     0.010     0.035     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3380     0.010     0.109     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3381     0.010     0.026     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3382     0.010     0.111     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3383     0.010     0.035     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3384     0.010     0.106     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3385     0.010     0.158     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3386     0.010     0.024     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3387     0.010     0.025     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3388     0.010     0.104     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3389     0.010     0.027     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3390     0.010     0.025     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3391     0.010     0.037     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3392     0.010     0.107     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3393     0.010     0.038     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3394     0.010     0.105     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3395     0.010     0.037     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3396     0.010     0.108     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3397     0.010     0.026     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3398     0.010     0.190     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3399     0.010     0.107     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3400     0.010     0.042     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3401     0.010     0.104     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3402     0.010     0.038     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3403     0.010     0.107     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3404     0.010     0.025     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3405     0.010     0.108     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3406     0.010     0.037     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3407     0.010     0.188     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3408     0.010     0.039     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3409     0.010     0.025     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3410     0.010     0.124     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3411     0.010     0.090     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3412     0.010     0.127     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3413     0.010     0.089     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3414     0.010     0.091     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3415     0.010     0.125     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3416     0.010     0.125     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3417     0.010     0.127     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3418     0.010     0.126     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3419     0.010     0.127     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3420     0.010     0.127     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3421     0.010     0.092     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3422     0.010     0.125     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3423     0.010     0.089     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3424     0.010     0.125     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3425     0.010     0.160     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3426     0.010     0.015     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3427     0.010     0.089     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3428     0.010     0.088     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3429     0.010     0.089     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3430     0.010     0.089     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3431     0.010     0.125     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3432     0.010     0.163     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3433     0.010     0.051     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3434     0.010     0.124     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3435     0.010     0.089     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3436     0.010     0.089     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3437     0.010     0.089     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3438     0.010     0.123     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3439     0.010     0.090     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3440     0.010     0.090     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3441     0.010     0.085     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3442     0.008     0.508     0.516 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3443     0.011     0.039     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3444     0.008     0.072     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3445     0.007     0.016     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3446     0.008     0.336     0.344 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3447     0.010     0.423     0.433 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3448     0.010     0.393     0.403 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3449     0.008     0.331     0.339 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3450     0.010     0.423     0.433 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3451     0.010     0.400     0.410 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3452     0.010     0.399     0.408 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3453     0.010     0.392     0.402 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3454     0.008     0.295     0.303 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3455     0.008     0.138     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3456     0.011     0.135     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3457     0.008     0.087     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3458     0.010     0.438     0.447 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3459     0.010     0.406     0.415 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3460     0.008     0.320     0.329 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3461     0.008     0.312     0.320 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3462     0.008     0.343     0.351 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3463     0.010     0.377     0.386 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3464     0.010     0.406     0.415 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3465     0.010     0.416     0.426 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3466     0.010     0.370     0.379 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3467     0.010     0.391     0.401 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3468     0.010     0.365     0.375 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3469     0.010     0.346     0.355 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3470     0.010     0.407     0.416 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3471     0.010     0.333     0.343 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3472     0.010     0.422     0.431 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3473     0.010     0.374     0.384 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3474     0.010     0.383     0.393 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3475     0.010     0.391     0.401 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3476     0.010     0.369     0.379 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3477     0.010     0.401     0.411 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3478     0.010     0.392     0.402 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3479     0.003     0.423     0.425 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3480     0.008     0.262     0.270 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3481     0.008     0.204     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3482    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3483    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3484    18.694   190.137   208.831 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3485     0.011     0.226     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3486     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3487     0.010     0.164     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3488     0.010     0.213     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3489    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3490     0.007     0.093     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3491     0.008     0.109     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3492     0.011     0.220     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3493     0.007     0.043     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3494     0.007     0.101     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3495    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3496     0.007     0.023     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3497     0.008     0.050     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3498     0.015     0.255     0.270 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3499     0.008     0.069     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3500     0.015     0.277     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3501     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3502     0.015     0.265     0.280 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3503     0.008     0.064     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3504     0.015     0.238     0.254 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3505     0.008     0.068     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3506     0.015     0.277     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3507     0.008     0.065     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3508     0.015     0.259     0.274 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3509     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3510     0.015     0.252     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3511     0.007     0.338     0.345 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3512     0.007     0.273     0.280 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3513     0.007     0.469     0.475 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3514     0.007     0.469     0.475 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3515     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3516     0.008     0.036     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3517     0.008     0.038     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3518     0.015     0.256     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3519     0.008     0.051     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3520     0.015     0.341     0.356 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3521     0.008     0.049     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3522     0.015     0.297     0.312 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3523     0.008     0.053     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3524     0.015     0.313     0.329 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3525     0.008     0.048     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3526     0.015     0.294     0.309 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3527     0.008     0.047     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3528     0.015     0.302     0.318 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3529     0.008     0.047     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3530     0.015     0.262     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3531     0.008     0.047     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3532     0.015     0.290     0.305 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3533     0.007     0.338     0.345 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3534     0.008     0.060     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3535     0.015     0.302     0.317 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3536     0.008     0.058     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3537     0.015     0.288     0.303 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3538     0.008     0.050     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3539     0.015     0.301     0.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3540     0.008     0.054     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3541     0.015     0.257     0.273 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3542     0.008     0.052     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3543     0.015     0.252     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3544     0.008     0.061     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3545     0.015     0.309     0.324 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3546     0.008     0.054     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3547     0.015     0.263     0.278 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3548     0.008     0.064     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3549     0.015     0.277     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3550     0.008     0.058     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3551     0.015     0.252     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3552     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3553     0.015     0.289     0.304 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3554     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3555     0.015     0.269     0.284 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3556     0.008     0.053     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3557     0.015     0.238     0.254 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3558     0.008     0.078     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3559     0.015     0.335     0.350 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3560     0.008     0.071     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3561     0.015     0.277     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3562     0.008     0.056     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3563     0.015     0.223     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3564     0.008     0.056     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3565     0.015     0.264     0.280 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3566     0.008     0.064     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3567     0.015     0.269     0.284 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3568     0.008     0.064     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3569     0.015     0.268     0.283 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3570     0.008     0.069     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3571     0.015     0.234     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3572     0.008     0.073     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3573     0.015     0.297     0.312 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3574     0.008     0.068     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3575     0.015     0.272     0.287 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3576     0.008     0.068     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3577     0.015     0.258     0.273 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3578     0.008     0.065     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3579     0.008     0.106     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3580     0.011     0.201     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3581     0.007     0.209     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3582     0.007     0.535     0.542 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3583     0.007     0.340     0.347 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3584     0.007     0.405     0.411 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3585     0.007     0.599     0.606 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3586     0.008     0.051     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3587     0.008     0.119     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3588     0.011     0.197     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3589     0.008     0.002     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3590     0.008     0.026     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3591     0.008     0.031     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3592     0.015     0.226     0.241 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3593     0.008     0.046     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3594     0.015     0.317     0.333 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3595     0.008     0.047     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3596     0.015     0.291     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3597     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3598     0.015     0.293     0.309 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3599     0.008     0.043     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3600     0.015     0.274     0.289 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3601     0.008     0.054     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3602     0.015     0.303     0.318 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3603     0.008     0.051     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3604     0.015     0.280     0.295 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3605     0.008     0.047     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3606     0.015     0.270     0.285 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3607     0.008     0.052     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3608     0.015     0.299     0.314 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3609     0.008     0.054     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3610     0.015     0.285     0.300 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3611     0.008     0.049     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3612     0.015     0.278     0.293 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3613     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3614     0.015     0.261     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3615     0.008     0.048     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3616     0.015     0.245     0.261 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3617     0.008     0.056     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3618     0.015     0.299     0.314 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3619     0.008     0.043     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3620     0.015     0.253     0.268 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3621     0.008     0.052     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3622     0.015     0.274     0.289 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3623     0.008     0.043     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3624     0.015     0.245     0.261 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3625     0.008     0.052     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3626     0.015     0.272     0.287 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3627     0.008     0.062     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3628     0.015     0.259     0.275 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3629     0.008     0.051     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3630     0.015     0.218     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3631     0.008     0.078     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3632     0.015     0.329     0.344 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3633     0.008     0.058     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3634     0.015     0.264     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3635     0.008     0.057     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3636     0.015     0.231     0.246 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3637     0.015     0.286     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3638     0.015     0.284     0.299 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3639     0.015     0.211     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3640     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3641     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3642     0.003     0.031     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3643     0.010     0.117     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3644     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3645     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3646     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3647     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3648     0.010     0.132     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3649     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3650     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3651    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3652    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3653    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3654    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3655    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3656    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3657    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3658     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3659     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3660    18.689   190.104   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3661    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3662    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3663    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3664    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3665    18.689   190.083   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3666    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3667    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3668    18.694   190.055   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3669    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3670    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3671    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3672    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3673    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3674    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3675    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3676    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3677    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3678    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3679    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3680    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3681    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3682    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3683    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3684    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3685    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3686    18.694   190.160   208.854 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3687    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3688    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3689    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3690    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3691    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3692    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3693    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3694     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3695     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3696    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3697    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3698     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3699    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3700    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3701    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3702    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3703    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3704    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3705    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3706    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3707    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3708    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3709    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3710     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3711     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3712     0.007     0.115     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3713    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3714    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3715    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3716    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3717    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3718    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3719    18.694   190.036   208.730 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3720    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3721    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3722    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3723     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3724    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3725    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3726    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3727    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3728    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3729    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3730    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3731    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3732    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3733    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3734    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3735    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3736    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3737    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3738    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3739    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3740    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3741    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3742    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3743    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3744    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3745    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3746    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3747    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3748    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3749    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3750    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3751    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3752    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3753    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3754    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3755    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3756    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3757    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3758     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3759     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3760     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3761     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3762     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3763    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3764    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3765    18.694   190.055   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3766    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3767    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3768    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3769    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3770    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3771    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3772    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3773    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3774    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3775     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3776     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3777     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3778     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3779     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3780     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3781     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3782     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3783     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3784     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3785     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3786     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3787     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3788     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3789     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3790    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3791    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3792    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3793    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3794    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3795    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3796     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3797     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3798     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3799     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3800     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3801     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3802     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3803     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3804     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3805     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3806     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3807     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3808     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3809     0.011     0.021     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3810     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3811    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3812    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3813    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3814    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3815    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3816    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3817     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3818     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3819     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3820     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3821     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3822    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3823    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3824    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3825    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3826    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3827    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3828     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3829     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3830     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3831     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3832     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3833     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3834     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3835     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3836     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3837     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3838     0.015     0.131     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3839    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3840    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3841    18.694   190.120   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3842     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3843     0.015     0.000     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3844     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3845     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3846     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3847     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3848     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3849     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3850     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3851    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3852     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3853     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3854    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3855    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3856    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3857    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3858    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3859    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3860    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3861     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3862     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3863     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3864     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3865     0.015     0.290     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3866     0.010     0.165     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3867     0.014     0.209     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3868     0.015     0.203     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3869     0.010     0.127     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3870     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3871     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3872     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3873     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3874     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3875     0.010     0.016     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3876     0.015     0.173     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3877     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3878     0.010     0.008     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3879    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3880    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3881    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3882    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3883    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3884    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3885    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3886    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3887    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3888    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3889    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3890    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3891    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3892    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3893    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3894    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3895    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3896    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3897    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3898    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3899    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3900    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3901    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3902    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3903     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3904     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3905     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3906     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3907     0.008     0.072     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3908     0.007     0.088     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3909     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3910     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3911     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3912     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3913     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3914     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3915    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3916    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3917    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3918    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3919    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3920    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3921     0.011     0.189     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3922     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3923     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3924     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3925     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3926     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3927     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3928     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3929     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3930    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3931    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3932    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3933    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3934    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3935    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3936    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3937    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3938    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3939    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3940    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3941     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3942    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3943     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3944     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3945    18.694   190.057   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3946     0.008     0.019     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3947     0.010     0.131     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3948     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3949    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3950    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3951     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3952    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3953     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3954    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3955    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3956    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3957     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3958     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3959     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3960     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3961     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3962     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3963     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3964     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3965     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3966     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3967     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3968     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3969     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3970     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3971     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3972     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3973     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3974     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3975     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3976     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3977     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3978     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3979     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3980     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3981     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3982     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3983     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3984     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3985     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3986     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3987     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3988     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3989     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3990     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3991     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3992     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3993     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3994     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3995     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3996     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3997     0.008     0.034     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3998     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  3999    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4000    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4001     0.007     0.091     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4002     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4003    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4004     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4005     0.010     0.169     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4006     0.008     0.061     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4007     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4008     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4009     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4010     0.011     0.011     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4011     0.010     0.110     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4012     0.011     0.098     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4013     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4014     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4015     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4016     0.003     0.176     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4017     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4018     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4019     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4020     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4021     0.008     0.160     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4022    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4023    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4024     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4025     0.011     0.207     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4026     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4027     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4028     0.010     0.160     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4029     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4030    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4032    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4033     0.015     0.030     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4034     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4035     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4036     0.015     0.078     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4037     0.015     0.021     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4038     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4039    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4040    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4041     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4042     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4043    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4044     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4045    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4046     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4047    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4048     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4049     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4050    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4051     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4052     0.003     0.176     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4053     0.011     0.012     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4054     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4055     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4056     0.008     0.072     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4057     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4058     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4059     0.003     0.197     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4060     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4061     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4062     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4063     0.015     0.143     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4064     0.008     0.060     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4065     0.015     0.190     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4066     0.015     0.206     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4067     0.008     0.144     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4068     0.015     0.133     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4069     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4070     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4071     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4072     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4073     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4074     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4075     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4076     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4077     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4078     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4079     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4080     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4081     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4082     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4083     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4084     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4085     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4086     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4087     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4088     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4089     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4090     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4091     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4092     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4093     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4094     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4095     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4096     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4097     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4098     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4099     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4100     0.011     0.037     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4101     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4102     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4103     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4104     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4105     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4106     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4107     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4108     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4109     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4110     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4111     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4112     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4113     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4114     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4115     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4116     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4117     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4118     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4119     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4120     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4121     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4122     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4123     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4124     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4125     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4126     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4127     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4128     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4129     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4130     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4131     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4132     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4133     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4134     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4135     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4136     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4137     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4138     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4139     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4140     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4141    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4142    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4143    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4144     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4145    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4146     0.008     0.062     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4147     0.010     0.083     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4148     0.008     0.042     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4149    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4150    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4151    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4152    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4153    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4154     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4155     0.015     0.052     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4156     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4157     0.015     0.148     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4158     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4159     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4160     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4161     0.003     0.010     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4162     0.015     0.223     0.239 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4163     0.008     0.097     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4164    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4165    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4166    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4167    18.693   190.055   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4168    18.689   190.065   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4169    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4170    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4171    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4172    18.689   190.185   208.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4173    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4174    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4175    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4176    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4177    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4178    18.694   190.156   208.850 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4179    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4180    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4181    18.694   190.029   208.724 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4182     0.015     0.259     0.275 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4183    18.689   190.129   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4184    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4185    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4186    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4187     0.011     0.157     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4188     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4189     0.011     0.210     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4190    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4191    18.694   190.095   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4192     0.007     0.083     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4193    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4194    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4195    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4196     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4197     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4198     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4199    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4200    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4201    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4202    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4203    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4204    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4205    18.689   190.085   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4206    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4207    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4208    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4209    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4210     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4211    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4212    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4213     0.008     0.094     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4214     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4215    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4216     0.007     0.050     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4217    18.694   190.118   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4218     0.003     0.051     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4219    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4220    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4221    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4222     0.003     0.036     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4223    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4224    18.694   190.098   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4225     0.003     0.049     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4226    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4227     0.003     0.049     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4228    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4229    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4230     0.003     0.056     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4231    18.694   190.103   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4232     0.003     0.049     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4233    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4234    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4235    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4236    18.694   190.113   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4237     0.003     0.044     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4238    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4239    18.694   190.116   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4240     0.003     0.062     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4241    18.694   190.107   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4242     0.003     0.046     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4243    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4244    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4245     0.003     0.051     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4246    18.694   190.116   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4247     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4248    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4249    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4250    18.694   190.110   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4251     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4252    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4253     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4254    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4255    18.694   190.108   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4256     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4257    18.694   190.113   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4258     0.003     0.051     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4259    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4260    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4261    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4262    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4263    18.694   190.098   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4264     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4265    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4266    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4267     0.003     0.056     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4268    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4269     0.003     0.064     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4270    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4271    18.694   190.106   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4272     0.003     0.051     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4273    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4274     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4275    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4276    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4277    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4278     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4279    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4280     0.003     0.046     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4281    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4282    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4283     0.003     0.044     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4284    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4285     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4286    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4287    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4288    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4289    18.694   190.113   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4290     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4291    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4292    18.694   190.112   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4293     0.003     0.056     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4294    18.694   190.088   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4295     0.003     0.038     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4296    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4297    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4298     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4299    18.694   190.110   208.804 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4300     0.003     0.046     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4301     0.008     0.168     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4302     0.011     0.150     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4303     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4304     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4305     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4306     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4307    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4308    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4309    18.694   190.110   208.804 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4310     0.003     0.051     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4311     0.008     0.175     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4312     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4313     0.011     0.126     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4314     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4315     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4316     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4317    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4318     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4319     0.008     0.182     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4320     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4321     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4322     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4323     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4324     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4325    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4326    18.694   190.112   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4327     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4328     0.008     0.205     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4329     0.011     0.181     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4330     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4331     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4332     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4333     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4334    18.694   190.100   208.794 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4335     0.008     0.160     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4336     0.011     0.141     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4337     0.011     0.116     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4338     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4339     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4340     0.015     0.102     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4341     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4342     0.007     0.050     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4343     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4344     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4345     0.014     0.263     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4346     0.011     0.082     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4347     0.007     0.038     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4348     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4349     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4350     0.014     0.263     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4351     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4352     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4353     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4354     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4355     0.014     0.255     0.269 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4356     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4357     0.007     0.050     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4358     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4359     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4360     0.014     0.263     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4361     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4362     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4363     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4364     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4365     0.014     0.258     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4366     0.011     0.074     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4367     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4368     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4369     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4370     0.011     0.066     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4371     0.007     0.032     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4372     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4373     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4374    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4375    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4376    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4377     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4378    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4379     0.007     0.059     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4380     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4381     0.015     0.028     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4382     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4383     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4384    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4385    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4386    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4387    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4388     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4389     0.010     0.097     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4390     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4391     0.010     0.107     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4392    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4393    18.697   190.204   208.901 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4394    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4395    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4396    18.694   190.034   208.728 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4397     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4398     0.010     0.129     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4399     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4400     0.011     0.012     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4401     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4402     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4403     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4404     0.011     0.090     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4405     0.010     0.092     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4406    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4407     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4408    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4409    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4410     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4411    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4412    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4413     0.003     0.077     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4414    18.694   190.030   208.724 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4415    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4416    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4417    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4418    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4419     0.010     0.137     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4420     0.015     0.213     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4421     0.007     0.088     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4422     0.008     0.106     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4423     0.007     0.054     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4424     0.015     0.140     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4425     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4426     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4427     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4428    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4429    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4430    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4431    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4432     0.007     0.079     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4433     0.003     0.134     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4434    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4435     0.003     0.010     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4436     0.008     0.052     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4437     0.014     0.252     0.266 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4438     0.015     0.181     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4439     0.010     0.107     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4440     0.003     0.197     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4441     0.010     0.016     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4442    18.689   190.035   208.724 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4443    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4444    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4445    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4446     0.008     0.079     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4447    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4448     0.003     0.077     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4449     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4450     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4451     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4452     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4453     0.015     0.175     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4454     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4455     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4456     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4457     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4458     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4459     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4460     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4461     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4462     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4463     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4464     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4465     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4466     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4467     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4468     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4469     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4470     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4471     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4472     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4473     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4474     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4475     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4476     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4477     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4478     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4479     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4480     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4481     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4482     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4483     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4484     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4485     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4486     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4487     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4488     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4489     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4490     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4491     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4492     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4493     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4494     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4495     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4496     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4497     0.015     0.128     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4498     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4499     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4500     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4501     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4502     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4503     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4504     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4505     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4506     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4507     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4508     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4509     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4510     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4511     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4512     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4513     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4514     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4515     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4516     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4517     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4518     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4519     0.015     0.148     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4520     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4521     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4522     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4523     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4524     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4525     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4526     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4527     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4528     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4529     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4530     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4531     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4532     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4533     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4534     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4535     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4536     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4537     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4538     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4539     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4540     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4541     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4542     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4543     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4544     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4545     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4546     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4547     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4548     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4549     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4550     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4551     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4552     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4553     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4554     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4555     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4556     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4557     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4558     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4559     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4560     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4561     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4562     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4563     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4564     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4565     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4566     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4567     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4568     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4569     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4570     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4571     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4572     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4573     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4574     0.015     0.145     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4575     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4576     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4577     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4578     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4579     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4580     0.015     0.145     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4581     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4582     0.011     0.002     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4583     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4584     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4585     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4586     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4587     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4588     0.015     0.145     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4589     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4590     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4591     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4592     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4593     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4594     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4595     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4596     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4597     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4598     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4599     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4600     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4601     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4602     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4603     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4604     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4605     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4606     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4607     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4608     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4609     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4610     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4611     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4612     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4613     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4614     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4615     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4616     0.015     0.128     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4617     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4618     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4619     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4620     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4621     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4622     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4623     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4624     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4625     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4626     0.015     0.141     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4627     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4628     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4629     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4630     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4631     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4632     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4633     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4634     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4635     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4636     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4637     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4638     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4639     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4640     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4641     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4642     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4643     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4644     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4645     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4646     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4647     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4648     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4649     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4650     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4651     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4652     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4653     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4654     0.015     0.128     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4655     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4656     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4657     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4658     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4659     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4660     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4661     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4662     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4663     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4664     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4665     0.015     0.130     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4666     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4667     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4668     0.007     0.041     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4669     0.008     0.009     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4670     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4671    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4672    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4673    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4674    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4675    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4676     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4677     0.007     0.178     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4678     0.008     0.145     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4679     0.011     0.165     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4680     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4681     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4682     0.007     0.086     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4683     0.015     0.243     0.258 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4684     0.008     0.046     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4685    18.689   190.140   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4686    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4687    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4688    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4689    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4690    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4691    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4692    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4693    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4694    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4695    18.694   190.121   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4696     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4697     0.015     0.066     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4698     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4699    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4700    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4701    18.694   190.035   208.729 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4702     0.008     0.058     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4703    18.694   190.033   208.727 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4704     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4705    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4706    18.694   190.034   208.728 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4707     0.008     0.050     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4708    18.694   190.036   208.730 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4709     0.008     0.061     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4710     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4711     0.015     0.081     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4712     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4713    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4714    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4715    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4716     0.008     0.069     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4717    18.694   190.038   208.732 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4718     0.008     0.065     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4719    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4720    18.694   190.035   208.729 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4721     0.008     0.056     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4722    18.694   190.034   208.729 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4723     0.008     0.055     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4724    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4725    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4726    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4727    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4728     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4729     0.008     0.148     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4730    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4731    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4732     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4733    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4734    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4735    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4736    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4737    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4738    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4739    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4740    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4741    18.694   190.138   208.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4742     0.015     0.313     0.328 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4743    18.689   190.144   208.833 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4744    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4745    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4746    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4747    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4748    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4749     0.011     0.496     0.507 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4750    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4751    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4752     0.010     0.071     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4753    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4754    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4755    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4756     0.007     0.056     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4757    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4758    18.694   190.099   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4759     0.007     0.032     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4760    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4761    18.694   190.110   208.804 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4762    18.694   190.106   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4763     0.015     0.200     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4764     0.015     0.225     0.241 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4765     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4766     0.011     0.169     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4767     0.011     0.282     0.293 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4768     0.011     0.063     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4769     0.008     0.169     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4770     0.011     0.290     0.301 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4771     0.011     0.021     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4772    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4773    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4774    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4775    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4776    18.694   190.087   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4777    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4778    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4779     0.007     0.106     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4780    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4781     0.015     0.181     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4782     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4783    18.689   190.034   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4784    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4785    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4786    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4787    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4788     0.007     0.116     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4789     0.007     0.069     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4790    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4791     0.011     0.033     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4792     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4793     0.015     0.111     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4794     0.011     0.076     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4795     0.011     0.098     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4796     0.008     0.026     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4797     0.007     0.039     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4798     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4799    18.689   190.194   208.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4800    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4801    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4802    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4803    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4804    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4805    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4806    18.694   190.038   208.732 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4807    18.694   190.165   208.859 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4808     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4809     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4810     0.015     0.291     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4811     0.015     0.205     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4812     0.015     0.128     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4813     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4814    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4815    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4816    18.694   190.055   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4817    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4818    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4819     0.007     0.073     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4820     0.010     0.047     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4821    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4823    18.694   190.174   208.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4824    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4825     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4826     0.015     0.185     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4827     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4828     0.015     0.197     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4829     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4830     0.011     0.094     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4831     0.008     0.008     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4832     0.011     0.044     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4833     0.011     0.090     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4834     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4835     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4836     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4837     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4838     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4839     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4840     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4841     0.011     0.098     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4842     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4843     0.008     0.009     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4844     0.011     0.059     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4845     0.014     0.518     0.532 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4846     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4847     0.007     0.041     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4848     0.008     0.008     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4849     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4850     0.014     0.581     0.595 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4851     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4852     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4853     0.008     0.008     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4854     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4855    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4856    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4857    18.694   190.038   208.732 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4858    18.689   190.029   208.718 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4859    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4860    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4861    18.694   190.205   208.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4862     0.011     0.303     0.314 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4863     0.007     0.139     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4864    18.694   190.187   208.882 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4865     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4866     0.010     0.045     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4867    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4868     0.015     0.336     0.351 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4869    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4870    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4871    18.694   190.241   208.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4872     0.007     0.145     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4873     0.007     0.140     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4874     0.003     0.386     0.389 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4875    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4876     0.007     0.166     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4877     0.003     0.141     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4878    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4879     0.007     0.138     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4880     0.015     0.083     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4881     0.015     0.490     0.505 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4882    18.689   190.034   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4883    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4884    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4885     0.007     0.132     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4886    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4887    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4888     0.003     0.199     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4889    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4890     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4891     0.003     0.331     0.334 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4892     0.015     0.575     0.590 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4893     0.008     0.098     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4894     0.003     0.128     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4895     0.015     0.192     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4896     0.010     0.212     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4897     0.015     0.435     0.450 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4898     0.008     0.139     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4899     0.014     0.494     0.508 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4900     0.010     0.272     0.282 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4901     0.015     0.942     0.958 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4902     0.015     0.255     0.270 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4903     0.008     0.180     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4904     0.003     0.528     0.531 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4905     0.015     0.476     0.491 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4906     0.010     0.258     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4907     0.015     0.587     0.602 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4908    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4909     0.015     0.007     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4910    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4911    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4912    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4913     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4914    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4915    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4916     0.003     0.044     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4917    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4918    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4919    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4920     0.003     0.209     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4921     0.010     0.129     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4922    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4923    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4924    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4925    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4926     0.008     0.100     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4927    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4928    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4929    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4930    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4931    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4932    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4933    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4934    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4935    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4936    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4937    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4938    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4939    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4940    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4941     0.003     0.666     0.669 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4942     0.011     0.052     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4943     0.014     0.500     0.514 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4944     0.003     0.199     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4945     0.015     0.673     0.689 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4946     0.015     0.286     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4947     0.015     0.587     0.603 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4948     0.015     0.154     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4949    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4950    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4951    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4952    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4953    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4954     0.007     0.104     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4955     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4956     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4957     0.015     0.195     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4958     0.015     0.195     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4959     0.008     0.103     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4960    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4961    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4962    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4963    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4964     0.010     0.055     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4965    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4966    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4967    18.694   190.119   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4968     0.010     0.177     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4969    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4970    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4971    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4972     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4973    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4974     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4975    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4976    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4977     0.011     0.149     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4978     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4979     0.007     0.116     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4980     0.015     0.280     0.295 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4981     0.007     0.120     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4982     0.011     0.252     0.263 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4983     0.015     0.272     0.287 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4984     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4985     0.010     0.033     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4986     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4987    18.689   190.034   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4988    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4989    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4990     0.007     0.073     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4991     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4992     0.015     0.204     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4993     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4994     0.011     0.051     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4995     0.010     0.165     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4996     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4997     0.011     0.229     0.240 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4998     0.011     0.103     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  4999    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5000    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5001    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5002     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5003     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5004     0.010     0.134     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5005    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5006    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5007     0.008     0.062     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5008     0.011     0.211     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5009     0.007     0.096     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5010     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5011     0.007     0.053     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5012    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5013    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5014    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5015    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5016     0.011     0.204     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5017     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5018    18.694   190.102   208.796 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5019     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5020     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5021     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5022     0.011     0.169     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5023     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5024    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5025    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5026    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5027    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5028    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5029    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5030     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5031     0.011     0.320     0.331 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5032     0.011     0.206     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5033     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5034     0.008     0.193     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5035     0.011     0.190     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5036    18.689   190.111   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5037    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5038    18.694   190.075   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5039     0.010     0.092     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5040    18.694   190.038   208.732 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5041     0.010     0.093     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5042    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5043    18.694   190.121   208.816 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5044     0.008     0.029     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5045     0.011     0.085     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5046     0.010     0.176     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5047     0.008     0.111     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5048     0.010     0.183     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5049     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5050     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5051    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5052    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5053    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5054     0.015     0.177     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5055     0.011     0.110     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5056    18.689   190.189   208.878 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5057    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5058    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5059    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5060    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5061    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5062    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5063    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5064    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5065    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5066    18.694   190.161   208.856 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5067     0.015     0.303     0.318 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5068    18.689   190.131   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5069    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5070    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5071    18.694   190.077   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5072     0.011     0.318     0.329 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5073    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5074    18.694   190.129   208.824 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5075     0.014     0.436     0.450 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5076    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5077    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5078    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5079     0.007     0.031     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5080    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5081    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5082     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5083    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5084     0.011     0.136     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5085     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5086     0.011     0.183     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5087     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5088     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5089     0.011     0.074     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5090    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5091    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5092    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5093    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5094    18.694   190.028   208.722 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5095     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5096    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5097    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5098    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5099    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5100    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5101     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5102     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5103     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5104     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5105     0.011     0.019     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5106     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5107    18.689   190.171   208.860 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5108    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5109    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5110    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5111    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5112    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5113    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5114    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5115    18.694   190.148   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5116     0.011     0.299     0.310 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5117     0.007     0.080     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5118     0.008     0.150     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5119     0.011     0.291     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5120     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5121     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5122     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5123     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5124     0.011     0.050     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5125     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5126    18.689   190.095   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5127    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5128    18.694   190.128   208.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5129    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5130    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5131    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5132    18.694   190.141   208.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5133    18.689   190.147   208.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5134    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5135    18.694   190.165   208.859 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5136    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5137    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5138    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5139    18.694   190.205   208.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5140    18.689   190.116   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5141    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5142    18.694   190.168   208.862 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5143    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5144    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5145    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5146    18.694   190.166   208.860 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5147    18.689   190.139   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5148    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5149    18.694   190.161   208.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5150    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5151    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5152    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5153    18.694   190.173   208.867 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5154    18.689   190.162   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5155    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5156    18.694   190.172   208.866 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5157    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5158    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5159    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5160    18.694   190.191   208.885 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5161    18.689   190.152   208.841 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5162    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5163    18.694   190.183   208.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5164    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5165    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5166    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5167    18.694   190.182   208.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5168    18.689   190.152   208.841 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5169    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5170    18.694   190.150   208.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5171    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5172    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5173    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5174    18.694   190.170   208.864 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5175    18.689   190.165   208.853 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5176    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5177    18.694   190.169   208.864 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5178     0.010     0.600     0.610 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5179    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5180     0.008     0.204     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5181    18.689   190.113   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5182    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5183    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5184    18.697   190.227   208.924 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5185    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5186     0.011     0.153     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5187     0.011     0.266     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5188    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5189     0.011     0.150     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5190    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5191     0.011     0.208     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5192     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5193    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5194    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5195    18.694   190.206   208.900 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5196     0.011     0.213     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5197     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5198     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5199     0.011     0.037     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5200     0.007     0.016     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5201     0.011     0.314     0.326 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5202     0.011     0.207     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5203     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5204     0.011     0.207     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5205     0.011     0.133     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5206     0.011     0.179     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5207     0.007     0.090     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5208     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5209     0.007     0.029     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5210     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5211     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5212     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5213     0.011     0.181     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5214     0.007     0.042     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5215     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5216     0.011     0.177     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5217     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5218     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5219     0.007     0.043     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5220     0.008     0.106     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5221     0.011     0.220     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5222     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5223     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5224     0.007     0.036     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5225     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5226     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5227     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5228     0.011     0.180     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5229     0.007     0.071     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5230     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5231     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5232     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5233     0.011     0.220     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5234     0.011     0.278     0.289 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5235     0.008     0.180     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5236     0.011     0.319     0.330 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5237     0.011     0.695     0.706 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5238     0.007     0.085     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5239     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5240     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5241     0.011     0.199     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5242     0.007     0.073     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5243     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5244     0.011     0.044     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5245     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5246     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5247    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5248    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5249    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5250     0.010     0.066     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5251     0.003     0.208     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5252    18.689   190.194   208.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5253    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5254    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5255    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5256    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5257    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5258    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5259    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5260    18.694   190.167   208.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5261    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5262    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5263    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5264    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5265    18.694   190.049   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5266    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5267    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5268    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5269    18.694   190.137   208.831 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5270    18.689   190.140   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5271    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5272    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5273    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5274    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5275    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5276    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5277    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5278    18.694   190.120   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5279    18.689   190.167   208.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5280    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5281    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5282    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5283    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5284    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5285    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5286    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5287    18.694   190.140   208.834 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5288     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5289     0.015     0.066     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5290    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5291    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5293     0.011     0.119     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5294     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5296     0.011     0.071     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5297     0.007     0.064     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5298     0.011     0.180     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5299     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5300     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5301     0.011     0.105     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5302     0.010     0.125     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5303     0.015     0.064     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5304     0.011     0.036     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5305    18.689   190.031   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5306    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5307    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5308     0.003     0.377     0.380 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5309    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5310     0.007     0.005     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5311     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5312     0.008     0.016     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5313     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5314     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5315     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5316     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5317     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5318     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5319     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5320     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5321     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5322     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5323     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5324     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5325     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5326     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5327     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5328     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5329     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5330     0.011     0.164     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5331     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5332     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5333     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5334     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5335     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5336     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5337     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5338     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5339     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5340     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5341     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5342     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5343     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5344     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5345     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5346    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5347    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5348    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5349    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5350    18.694   190.027   208.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5351     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5352     0.015     0.223     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5353     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5354     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5355     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5356     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5357    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5358    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5359    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5360    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5361    18.694   190.028   208.722 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5362     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5363     0.015     0.209     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5364     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5365     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5366     0.011     0.072     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5367     0.011     0.072     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5368    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5369    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5370    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5371    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5372    18.694   190.028   208.722 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5373     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5374     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5375     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5376     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5377     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5378    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5379    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5380    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5381    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5382    18.694   190.028   208.722 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5383     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5384     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5385     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5386     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5387     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5388    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5389    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5390    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5391    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5392    18.694   190.027   208.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5393     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5394     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5395     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5396     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5397     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5398    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5399    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5400    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5401    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5402    18.694   190.028   208.722 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5403     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5404     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5405     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5406     0.011     0.067     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5407     0.011     0.067     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5408    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5409    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5410    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5411    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5412    18.694   190.029   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5413     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5414     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5415     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5416     0.011     0.065     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5417     0.011     0.065     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5418     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5419     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5420     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5421     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5422     0.015     0.116     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5423     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5424     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5425     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5426     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5427     0.015     0.209     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5428     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5429     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5430     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5431     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5432     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5433     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5434     0.011     0.055     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5435     0.011     0.055     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5436     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5437     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5438     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5439     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5440     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5441     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5442     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5443     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5444     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5445     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5446     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5447     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5448     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5449     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5450     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5451     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5452     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5453     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5454     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5455     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5456     0.015     0.151     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5457     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5458     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5459     0.011     0.023     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5460     0.011     0.023     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5461     0.015     0.149     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5462     0.011     0.002     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5463     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5464     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5465     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5466     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5467     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5468     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5469     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5470     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5471     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5472     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5473     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5474     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5475     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5476     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5477     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5478     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5479     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5480     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5481     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5482     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5483     0.008     0.006     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5484     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5485     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5486     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5487     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5488     0.015     0.123     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5489     0.015     0.123     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5490     0.011     0.002     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5491     0.015     0.123     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5492     0.015     0.208     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5493     0.015     0.194     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5494     0.015     0.209     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5495     0.015     0.183     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5496     0.015     0.192     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5497     0.015     0.199     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5498     0.015     0.199     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5499     0.015     0.196     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5500     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5501     0.015     0.189     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5502     0.015     0.183     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5503     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5504     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5505     0.015     0.190     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5506     0.015     0.199     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5507     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5508     0.015     0.131     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5509     0.015     0.122     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5510     0.015     0.135     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5511     0.015     0.131     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5512     0.015     0.136     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5513     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5514     0.015     0.083     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5515     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5516     0.011     0.284     0.295 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5517     0.007     0.124     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5518     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5519     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5520     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5521     0.011     0.298     0.310 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5522     0.011     0.253     0.264 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5523     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5524     0.011     0.146     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5525     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5526     0.011     0.290     0.301 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5527     0.011     0.248     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5528     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5529     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5530     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5531     0.011     0.231     0.242 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5532     0.011     0.220     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5533     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5534     0.011     0.146     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5535     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5536     0.011     0.178     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5537     0.011     0.155     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5538     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5539     0.011     0.136     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5540     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5541     0.011     0.180     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5542     0.011     0.182     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5543     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5544     0.011     0.153     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5545     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5546     0.011     0.173     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5547     0.011     0.159     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5548     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5549     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5550     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5551     0.011     0.160     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5552     0.011     0.190     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5553     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5554     0.011     0.152     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5555     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5556     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5557     0.011     0.167     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5558     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5559     0.011     0.126     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5560     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5561     0.011     0.130     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5562     0.011     0.180     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5563     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5564     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5565     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5566     0.011     0.120     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5567     0.011     0.152     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5568     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5569     0.011     0.104     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5570     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5571     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5572     0.011     0.151     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5573     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5574     0.011     0.103     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5575     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5576     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5577     0.011     0.173     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5578     0.008     0.051     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5579     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5580     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5581     0.011     0.119     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5582     0.011     0.167     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5583     0.008     0.055     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5584     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5585     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5586     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5587     0.011     0.173     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5588     0.008     0.055     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5589     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5590     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5591     0.011     0.113     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5592     0.011     0.151     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5593     0.008     0.040     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5594     0.011     0.090     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5595     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5596     0.011     0.126     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5597     0.011     0.173     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5598     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5599     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5600     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5601     0.011     0.121     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5602     0.011     0.162     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5603     0.008     0.044     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5604     0.011     0.097     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5605     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5606     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5607     0.011     0.140     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5608     0.008     0.044     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5609     0.011     0.097     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5610     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5611     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5612     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5613     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5614     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5615     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5616     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5617     0.011     0.162     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5618     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5619     0.011     0.120     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5620     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5621     0.011     0.126     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5622     0.011     0.179     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5623     0.008     0.055     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5624     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5625     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5626     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5627     0.011     0.151     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5628     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5629     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5630     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5631     0.011     0.120     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5632     0.011     0.146     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5633     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5634     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5635     0.008     1.120     1.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5636     0.010     0.128     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5637     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5638     0.010     0.012     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5639     0.011     0.041     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5640     0.003     0.181     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5641     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5642     0.003     1.094     1.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5643     0.010     1.254     1.263 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5644     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5645     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5646     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5647     0.015     0.215     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5648     0.015     0.116     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5649     0.015     0.215     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5650     0.015     0.250     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5651     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5652     0.015     0.141     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5653     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5654     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5655     0.015     0.151     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5656     0.015     0.209     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5657     0.015     0.089     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5658     0.015     0.229     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5659     0.015     0.236     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5660     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5661     0.015     0.154     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5662     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5663     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5664     0.015     0.178     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5665     0.015     0.215     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5666     0.015     0.137     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5667     0.015     0.243     0.258 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5668     0.015     0.236     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5669     0.015     0.156     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5670     0.015     0.161     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5671     0.011     0.002     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5672     0.015     0.149     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5673     0.015     0.164     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5674     0.015     0.229     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5675     0.015     0.116     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5676     0.015     0.243     0.258 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5677     0.015     0.209     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5678     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5679     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5680     0.011     0.002     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5681     0.015     0.149     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5682     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5683     0.015     0.215     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5684     0.015     0.137     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5685     0.015     0.222     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5686     0.015     0.230     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5687     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5688     0.015     0.161     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5689     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5690     0.015     0.149     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5691     0.015     0.178     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5692     0.015     0.215     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5693     0.015     0.103     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5694     0.015     0.229     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5695     0.015     0.250     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5696     0.015     0.156     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5697     0.015     0.127     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5698     0.011     0.002     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5699     0.015     0.176     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5700     0.015     0.164     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5701     0.015     0.215     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5702     0.015     0.109     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5703     0.015     0.222     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5704     0.015     0.223     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5705     0.015     0.177     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5706     0.015     0.127     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5707     0.011     0.002     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5708     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5709     0.011     0.197     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5710     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5711     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5712     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5713     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5714    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5715    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5716    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5717    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5718    18.694   190.029   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5719     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5720    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5721    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5722    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5723    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5724    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5725     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5726    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5727    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5728    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5729    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5730    18.694   190.027   208.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5731     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5732    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5733    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5734    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5735    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5736    18.694   190.027   208.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5737     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5738    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5739    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5740    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5741    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5742    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5743     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5744     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5745     0.007     0.068     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5746     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5747     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5748    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5749    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5750     0.010     0.350     0.360 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5751    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5752     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5753     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5754     0.003     0.032     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5755     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5756     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5757     0.010     0.167     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5758     0.011     0.098     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5759     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5760     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5761     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5762     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5763     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5764     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5765     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5766    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5767    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5768     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5769    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5770     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5771    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5772    18.694   190.037   208.731 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5773     0.007     0.039     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5774     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5775     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5776     0.015     0.120     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5777     0.011     0.090     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5778     0.011     0.111     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5779     0.011     0.103     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5780     0.011     0.186     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5781     0.007     0.099     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5782    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5783    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5784    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5785    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5786    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5787     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5788    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5789    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5790    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5791    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5792    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5793     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5794    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5795    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5796    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5797    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5798    18.694   190.029   208.724 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5799     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5800    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5801    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5802     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5803    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5804     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5805    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5806    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5807     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5808    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5809    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5810     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5811    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5812     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5813    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5814    18.694   190.028   208.722 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5815     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5816    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5817    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5818    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5819    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5820    18.694   190.028   208.722 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5821     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5823    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5824    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5825    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5826    18.694   190.027   208.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5827     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5828    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5829    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5830    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5831    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5832    18.694   190.029   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5833     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5834    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5835    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5836    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5837    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5838    18.694   190.029   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5839     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5840    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5841    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5842    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5843    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5844    18.694   190.027   208.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5845     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5846    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5847    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5848    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5849    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5850    18.694   190.029   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5851     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5852    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5853    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5854     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5855    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5856     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5857    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5858    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5859     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5860    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5861    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5862     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5863    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5864     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5865    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5866    18.694   190.030   208.724 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5867     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5868     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5869     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5870     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5871     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5872     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5873     0.011     0.002     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5874     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5875     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5876     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5877     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5878     0.011     0.003     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5879     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5880     0.011     0.019     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5881     0.008     0.116     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5882     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5883     0.010     0.000     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5884    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5885    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5886    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5887    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5888    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5889     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5890    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5891    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5892    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5893    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5894    18.694   190.028   208.722 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5895     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5896     0.015     0.096     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5897     0.015     0.109     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5898     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5899     0.015     0.190     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5900     0.015     0.182     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5901     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5902     0.015     0.229     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5903     0.015     0.216     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5904     0.015     0.149     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5905     0.015     0.141     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5906     0.011     0.002     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5907     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5908     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5909     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5910     0.011     0.002     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5911     0.011     0.002     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5912     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5913     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5914     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5915     0.007     0.019     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5916    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5917    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5918    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5919     0.011     0.001     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5920     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5921     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5922     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5923     0.011     0.003     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5924     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5925     0.008     0.059     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5926     0.011     0.032     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5927     0.008     0.019     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5928    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5929    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5930    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5931    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5932    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5933    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5934    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5935    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5936    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5937    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5938    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5939    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5940    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5941    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5942    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5943    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5944    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5945    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5946    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5947    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5948    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5949    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5950     0.008     0.152     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5951     0.008     0.121     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5952     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5953     0.007     0.067     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5954    18.689   190.167   208.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5955    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5956    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5957    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5958    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5959    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5960    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5961    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5962    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5963    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5964    18.694   190.145   208.839 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5965    18.689   190.185   208.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5966    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5967    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5968    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5969    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5970    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5971    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5972    18.694   190.068   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5973    18.694   190.159   208.853 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5974    18.689   190.194   208.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5975    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5976    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5977    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5978    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5979    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5980    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5981    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5982    18.694   190.162   208.856 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5983    18.689   190.171   208.860 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5984    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5985    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5986    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5987    18.694   190.049   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5988    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5989    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5990    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5991    18.694   190.150   208.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5992    18.689   190.144   208.833 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5993    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5994    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5995    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5996    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5997    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5998    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  5999    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6000    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6001    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6002    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6003    18.689   190.153   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6004    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6005    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6006    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6007    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6008    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6009    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6010    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6011    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6012    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6013    18.694   190.135   208.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6014    18.689   190.198   208.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6015    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6016    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6017     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6018     0.008     0.024     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6019     0.008     0.094     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6020     0.011     0.412     0.423 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6021     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6022    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6023    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6024     0.008     0.137     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6025     0.010     0.203     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6026     0.008     0.146     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6027     0.007     0.124     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6028    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6029     0.008     0.011     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6030     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6031     0.008     0.286     0.295 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6032    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6033     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6034    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6035    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6036     0.008     0.006     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6037     0.010     0.090     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6038    18.694   190.170   208.865 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6039     0.008     0.272     0.281 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6040     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6041    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6042    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6043    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6044     0.003     0.008     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6045    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6046    18.689   190.044   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6047    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6048    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6049    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6050     0.007     0.021     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6051     0.011     0.126     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6052     0.007     0.046     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6053    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6054    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6055     0.011     0.228     0.239 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6056     0.011     0.169     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6057     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6058     0.003     0.104     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6059    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6060    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6061    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6062    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6063     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6064    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6065    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6066    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6067    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6068    18.694   190.026   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6069     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6070    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6071    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6072    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6073    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6074    18.694   190.027   208.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6075     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6076     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6077     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6078    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6079    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6080    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6081    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6082    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6083    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6084    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6085    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6086    18.694   190.087   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6087     0.011     0.936     0.947 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6088     0.011     0.195     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6089     0.008     0.177     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6090     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6091     0.011     0.340     0.351 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6092    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6093    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6094     0.007     0.119     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6095    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6096    18.689   190.126   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6097    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6098    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6099    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6100    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6101     0.011     1.121     1.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6102     0.011     0.295     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6103     0.008     0.184     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6104     0.011     0.316     0.327 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6105     0.011     0.317     0.328 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6106     0.011     0.335     0.346 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6107     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6108    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6109    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6110    18.694   190.177   208.871 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6111    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6112     0.015     0.290     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6113    18.689   190.111   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6114    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6115    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6116    18.694   190.130   208.824 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6117    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6118     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6119     0.011     0.301     0.312 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6120     0.011     0.279     0.291 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6121     0.015     0.288     0.303 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6122    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6123    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6124    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6125    18.694   190.125   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6126    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6127     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6128     0.011     0.244     0.255 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6129     0.011     0.222     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6130     0.011     0.136     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6131     0.011     0.253     0.264 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6132     0.010     0.224     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6133     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6134    18.689   190.134   208.823 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6135    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6136    18.694   190.084   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6137    18.689   190.104   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6138    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6139    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6140     0.008     0.076     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6141     0.007     0.048     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6142    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6143     0.007     0.022     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6144    18.694   190.117   208.811 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6145    18.689   190.228   208.916 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6146    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6147    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6148     0.008     0.052     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6149    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6150    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6151    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6152     0.007     0.017     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6153     0.007     0.109     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6154     0.010     0.216     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6155     0.007     0.120     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6156     0.010     0.113     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6157     0.015     0.267     0.282 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6158     0.008     0.414     0.422 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6159    18.689   190.116   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6160    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6161    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6162    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6163     0.010     0.131     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6164    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6165    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6166     0.010     0.125     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6167    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6168    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6169     0.011     0.006     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6170     0.011     0.021     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6171     0.011     0.012     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6172     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6173     0.010     0.072     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6174     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6175     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6176    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6177    18.694   190.101   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6178     0.011     0.121     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6179     0.011     0.149     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6180     0.008     0.159     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6181     0.007     0.099     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6182     0.011     0.053     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6183    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6184    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6185    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6186    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6187    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6188    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6189    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6190    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6191    18.694   190.124   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6192     0.007     0.090     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6193     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6194     0.008     0.192     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6195     0.011     0.205     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6196     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6197     0.008     0.023     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6198     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6199     0.008     0.131     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6200     0.007     0.095     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6201    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6202     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6203     0.008     0.363     0.371 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6204     0.008     0.026     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6205     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6206     0.008     0.135     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6207     0.015     0.277     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6208    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6209    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6210    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6211    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6212     0.014     0.422     0.436 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6213     0.008     0.154     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6214    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6215    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6216     0.011     0.119     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6217     0.011     0.051     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6218     0.011     0.160     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6219    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6220    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6221    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6222    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6223    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6224    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6225     0.007     0.036     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6226    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6227    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6228    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6229     0.015     0.323     0.339 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6230     0.011     0.447     0.458 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6231    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6232    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6233    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6234    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6235     0.010     0.141     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6236    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6237    18.694   190.029   208.724 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6238     0.010     0.017     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6239    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6240    18.694   190.055   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6241    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6242    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6243     0.007     0.077     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6244    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6245    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6246    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6247     0.007     0.060     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6248     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6249    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6250    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6251    18.689   190.147   208.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6252    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6253    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6254     0.011     0.348     0.359 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6255     0.011     0.261     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6256     0.007     0.119     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6257    18.694   190.068   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6258     0.011     0.036     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6259    18.689   190.031   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6260    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6261    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6262     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6263     0.010     0.043     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6264     0.011     0.240     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6265     0.008     0.102     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6266     0.010     0.377     0.386 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6267     0.008     0.235     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6268     0.008     0.206     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6269     0.011     0.601     0.612 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6270     0.011     0.362     0.374 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6271     0.010     0.392     0.401 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6272     0.011     0.445     0.456 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6273     0.007     0.171     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6274     0.007     0.266     0.273 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6275     0.011     0.582     0.593 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6276    18.689   190.203   208.892 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6277    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6278     0.011     0.247     0.258 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6279     0.011     0.427     0.439 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6280     0.010     0.315     0.325 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6281     0.011     0.513     0.524 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6282    18.694   190.175   208.869 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6283     0.011     0.381     0.392 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6284     0.010     0.370     0.379 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6285     0.011     0.479     0.490 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6286    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6287    18.694   190.138   208.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6288     0.014     0.405     0.418 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6289     0.007     0.115     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6290     0.010     0.290     0.300 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6291     0.011     0.438     0.449 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6292    18.694   190.143   208.837 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6293     0.008     0.155     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6294     0.011     0.284     0.295 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6295     0.007     0.084     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6296     0.007     0.130     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6297     0.003     0.213     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6298     0.011     0.373     0.384 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6299     0.014     0.406     0.420 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6300    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6301    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6302     0.011     0.265     0.276 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6303     0.008     0.032     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6304     0.011     0.078     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6305     0.011     0.068     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6306     0.014     0.444     0.458 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6307     0.010     0.305     0.315 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6308    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6309     0.008     0.210     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6310     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6311     0.011     0.169     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6312    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6313    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6314     0.007     0.033     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6315     0.010     0.068     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6316     0.011     0.057     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6317     0.011     0.059     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6318     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6319     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6320    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6321     0.008     0.086     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6322     0.011     0.077     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6323     0.011     0.083     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6324    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6325     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6326    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6327    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6328     0.003     0.014     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6329    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6330     0.008     0.062     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6331    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6332     0.007     0.042     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6333    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6334     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6335     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6336     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6337     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6338     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6339     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6340     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6341     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6342     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6343     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6344     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6345     0.015     0.179     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6346     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6347     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6348     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6349     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6350     0.015     0.154     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6351     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6352     0.015     0.172     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6353     0.015     0.177     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6354     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6355     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6356     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6357     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6358     0.015     0.150     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6359     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6360     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6361     0.015     0.157     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6362     0.015     0.154     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6363     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6364     0.015     0.151     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6365     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6366     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6367     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6368     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6369     0.015     0.161     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6370     0.015     0.184     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6371     0.015     0.178     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6372     0.015     0.185     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6373     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6374     0.015     0.177     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6375     0.015     0.196     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6376     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6377     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6378     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6379     0.015     0.177     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6380     0.015     0.229     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6381     0.015     0.209     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6382     0.015     0.244     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6383     0.015     0.212     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6384     0.015     0.198     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6385     0.015     0.218     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6386     0.015     0.174     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6387     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6388     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6389     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6390     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6391     0.015     0.184     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6392     0.015     0.186     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6393     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6394     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6395     0.015     0.187     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6396     0.015     0.170     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6397     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6398     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6399     0.015     0.172     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6400     0.015     0.184     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6401     0.015     0.161     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6402     0.015     0.164     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6403     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6404     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6405     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6406     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6407     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6408     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6409     0.015     0.167     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6410     0.015     0.182     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6411     0.011     1.827     1.838 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6412     0.015     0.195     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6413    18.689   190.129   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6414    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6415    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6416    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6417    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6418     0.011     0.897     0.908 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6419     0.011     0.220     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6420     0.008     0.152     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6421     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6422     0.011     0.299     0.310 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6423    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6424    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6425     0.007     0.130     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6426    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6427     0.015     0.190     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6428     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6429     0.015     0.226     0.241 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6430     0.015     0.175     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6431     0.015     0.177     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6432     0.015     0.166     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6433     0.015     0.185     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6434     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6435     0.015     0.195     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6436     0.015     0.166     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6437     0.015     0.175     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6438     0.015     0.200     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6439     0.015     0.172     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6440     0.015     0.175     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6441     0.015     0.214     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6442     0.011     2.217     2.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6443     0.015     0.187     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6444     0.011     1.902     1.913 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6445     0.015     0.180     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6446    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6447    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6448    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6449    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6450    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6451     0.011     1.010     1.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6452     0.011     0.242     0.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6453     0.008     0.128     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6454     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6455     0.011     0.270     0.281 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6456    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6457    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6458     0.007     0.114     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6459    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6460     0.015     0.222     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6461     0.015     0.218     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6462     0.015     0.232     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6463     0.015     0.185     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6464     0.015     0.167     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6465     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6466     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6467     0.015     0.165     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6468     0.015     0.177     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6469     0.015     0.170     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6470     0.015     0.165     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6471     0.015     0.180     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6472     0.015     0.167     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6473     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6474     0.015     0.216     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6475     0.011     1.971     1.982 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6476     0.015     0.182     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6477    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6478    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6479    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6480    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6481    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6482    18.694   190.149   208.843 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6483    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6484     0.015     0.217     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6485     0.015     0.210     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6486     0.015     0.234     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6487     0.015     0.182     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6488     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6489     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6490     0.015     0.177     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6491     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6492     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6493     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6494     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6495     0.015     0.187     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6496     0.015     0.177     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6497     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6498     0.015     0.208     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6499     0.007     1.952     1.958 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6500     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6501    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6502    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6503    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6504     0.011     0.894     0.905 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6505     0.011     0.210     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6506     0.008     0.146     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6507     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6508     0.011     0.289     0.300 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6509    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6510    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6511     0.007     0.113     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6512    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6513     0.015     0.220     0.235 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6514     0.015     0.198     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6515     0.015     0.257     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6516     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6517     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6518     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6519     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6520     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6521     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6522     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6523     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6524     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6525     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6526     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6527     0.015     0.214     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6528     0.007     1.984     1.991 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6529     0.015     0.184     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6530     0.011     2.079     2.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6531     0.008     0.116     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6532     0.015     0.178     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6533    18.689   190.134   208.823 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6534    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6535    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6536    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6537    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6538    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6539    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6540     0.007     0.121     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6541     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6542     0.015     0.192     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6543     0.015     0.173     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6544     0.015     0.233     0.248 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6545     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6546     0.015     0.168     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6547     0.015     0.154     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6548     0.015     0.178     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6549     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6550     0.015     0.178     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6551     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6552     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6553     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6554     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6555     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6556     0.015     0.217     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6557     0.007     1.854     1.860 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6558     0.015     0.157     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6559    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6560    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6561    18.694   190.088   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6562    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6563    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6564    18.694   190.139   208.833 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6565     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6566     0.015     0.173     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6567     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6568     0.015     0.214     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6569     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6570     0.015     0.165     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6571     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6572     0.015     0.164     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6573     0.015     0.154     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6574     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6575     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6576     0.015     0.167     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6577     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6578     0.015     0.165     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6579     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6580     0.015     0.182     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6581     0.007     1.757     1.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6582     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6583    18.689   190.131   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6584    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6585    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6586    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6587    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6588    18.694   190.174   208.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6589     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6590     0.015     0.178     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6591     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6592     0.015     0.214     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6593     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6594     0.015     0.164     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6595     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6596     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6597     0.015     0.154     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6598     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6599     0.015     0.164     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6600     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6601     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6602     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6603     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6604     0.015     0.196     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6605     0.007     1.756     1.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6606     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6607     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6608     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6609     0.015     0.231     0.246 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6610     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6611     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6612     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6613     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6614     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6615     0.015     0.194     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6616     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6617     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6618     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6619     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6620     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6621     0.015     0.205     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6622     0.007     1.885     1.892 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6623     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6624     0.011     2.112     2.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6625     0.015     0.277     0.293 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6626     0.011     0.306     0.317 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6627     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6628     0.008     0.180     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6629     0.007     0.150     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6630     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6631    18.689   190.142   208.830 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6632    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6633    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6634    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6635    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6636    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6637    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6638     0.007     0.136     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6639     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6640     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6641     0.011     1.933     1.944 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6642     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6643     0.011     1.850     1.862 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6644    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6645    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6646     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6647    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6648    18.694   190.118   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6649    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6650     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6651    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6652    18.689   190.113   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6653    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6654    18.694   190.079   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6655    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6656    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6657    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6658    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6659     0.007     0.046     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6660    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6661    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6662     0.007     0.111     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6663     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6664     0.015     0.154     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6665     0.008     0.024     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6666     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6667     0.011     0.019     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6668     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6669     0.011     0.068     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6670     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6671     0.010     0.033     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6672     0.011     0.095     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6673     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6674     0.015     0.525     0.541 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6675     0.007     0.052     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6676     0.015     0.204     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6677     0.015     0.142     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6678     0.015     0.149     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6679     0.015     0.142     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6680     0.015     0.147     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6681     0.015     0.142     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6682     0.015     0.158     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6683     0.015     0.150     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6684     0.015     0.142     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6685     0.015     0.152     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6686     0.015     0.137     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6687     0.015     0.144     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6688     0.015     0.142     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6689     0.015     0.202     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6690     0.011     1.340     1.351 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6691    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6692    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6693    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6694    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6695    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6696     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6697     0.010     0.034     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6698    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6699    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6700    18.694   190.177   208.871 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6701     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6702     0.015     0.185     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6703     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6704     0.015     0.215     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6705     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6706     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6707     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6708     0.015     0.178     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6709     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6710     0.015     0.182     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6711     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6712     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6713     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6714     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6715     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6716     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6717     0.015     0.191     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6718     0.007     1.914     1.921 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6719     0.015     0.347     0.362 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6720     0.010     0.298     0.308 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6721    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6722    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6723    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6724    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6725    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6726     0.007     0.109     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6727    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6728     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6729     0.015     0.172     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6730     0.015     0.241     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6731     0.015     0.186     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6732     0.015     0.167     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6733     0.015     0.157     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6734     0.015     0.172     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6735     0.015     0.157     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6736     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6737     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6738     0.015     0.172     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6739     0.015     0.177     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6740     0.015     0.172     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6741     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6742     0.015     0.172     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6743     0.015     0.202     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6744     0.011     2.001     2.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6745     0.008     0.201     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6746    18.689   190.126   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6747    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6748    18.694   190.103   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6749    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6750    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6751     0.007     0.101     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6752     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6753     0.015     0.172     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6754     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6755     0.015     0.209     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6756     0.015     0.172     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6757     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6758     0.015     0.153     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6759     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6760     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6761     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6762     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6763     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6764     0.015     0.172     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6765     0.015     0.160     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6766     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6767     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6768     0.015     0.185     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6769     0.011     1.899     1.910 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6770     0.008     0.195     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6771    18.689   190.113   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6772    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6773    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6774    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6775    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6776     0.007     0.103     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6777    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6778     0.015     0.167     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6779     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6780     0.015     0.213     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6781     0.015     0.167     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6782     0.015     0.140     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6783     0.015     0.143     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6784     0.015     0.167     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6785     0.015     0.153     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6786     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6787     0.015     0.148     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6788     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6789     0.015     0.153     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6790     0.015     0.162     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6791     0.015     0.146     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6792     0.015     0.153     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6793     0.015     0.183     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6794     0.011     1.648     1.660 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6795     0.008     0.173     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6796    18.689   190.111   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6797    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6798    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6799    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6800    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6801     0.007     0.096     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6802    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6803     0.015     0.180     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6804     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6805     0.015     0.211     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6806     0.015     0.170     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6807     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6808     0.015     0.165     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6809     0.015     0.170     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6810     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6811     0.015     0.185     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6812     0.015     0.170     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6813     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6814     0.015     0.180     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6815     0.015     0.165     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6816     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6817     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6818     0.015     0.216     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6819     0.011     1.971     1.982 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6820     0.008     0.207     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6821    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6823    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6824    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6825    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6826     0.007     0.092     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6827    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6828     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6829     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6830     0.015     0.200     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6831     0.015     0.174     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6832     0.015     0.151     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6833     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6834     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6835     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6836     0.015     0.174     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6837     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6838     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6839     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6840     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6841     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6842     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6843     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6844     0.011     1.829     1.840 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6845     0.008     0.193     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6846    18.689   190.121   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6847    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6848    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6849    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6850    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6851     0.007     0.090     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6852    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6853     0.015     0.180     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6854     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6855     0.015     0.237     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6856     0.015     0.180     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6857     0.015     0.167     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6858     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6859     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6860     0.015     0.165     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6861     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6862     0.015     0.170     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6863     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6864     0.015     0.170     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6865     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6866     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6867     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6868     0.015     0.201     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6869     0.011     1.970     1.981 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6870     0.008     0.202     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6871    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6872    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6873    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6874    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6875    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6876     0.007     0.116     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6877    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6878     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6879     0.015     0.180     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6880     0.015     0.205     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6881     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6882     0.015     0.161     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6883     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6884     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6885     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6886     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6887     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6888     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6889     0.015     0.189     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6890     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6891     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6892     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6893     0.015     0.200     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6894     0.011     2.075     2.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6895     0.008     0.192     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6896    18.689   190.116   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6897    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6898    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6899    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6900    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6901     0.007     0.103     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6902    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6903     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6904     0.015     0.161     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6905     0.015     0.231     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6906     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6907     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6908     0.015     0.151     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6909     0.015     0.151     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6910     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6911     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6912     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6913     0.015     0.151     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6914     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6915     0.015     0.165     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6916     0.015     0.160     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6917     0.015     0.151     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6918     0.015     0.191     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6919     0.011     1.721     1.732 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6920    18.689   190.111   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6921    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6922    18.694   190.083   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6923    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6924    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6925     0.007     0.101     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6926    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6927     0.015     0.180     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6928     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6929     0.015     0.242     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6930     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6931     0.015     0.161     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6932     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6933     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6934     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6935     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6936     0.015     0.161     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6937     0.015     0.166     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6938     0.015     0.195     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6939     0.015     0.186     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6940     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6941     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6942     0.015     0.208     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6943     0.007     1.917     1.924 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6944    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6945    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6946    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6947    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6948    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6949     0.007     0.103     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6950    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6951     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6952     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6953     0.015     0.223     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6954     0.015     0.158     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6955     0.015     0.151     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6956     0.015     0.154     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6957     0.015     0.158     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6958     0.015     0.158     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6959     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6960     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6961     0.015     0.158     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6962     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6963     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6964     0.015     0.155     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6965     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6966     0.015     0.190     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6967     0.007     1.627     1.633 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6968    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6969    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6970    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6971    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6972    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6973     0.007     0.107     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6974    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6975     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6976     0.015     0.163     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6977     0.015     0.223     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6978     0.015     0.158     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6979     0.015     0.154     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6980     0.015     0.151     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6981     0.015     0.154     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6982     0.015     0.158     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6983     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6984     0.015     0.154     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6985     0.015     0.158     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6986     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6987     0.015     0.173     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6988     0.015     0.156     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6989     0.015     0.154     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6990     0.015     0.197     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6991     0.007     1.625     1.631 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6992    18.689   190.116   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6993    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6994    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6995     0.011     0.870     0.881 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6996     0.011     0.185     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6997     0.008     0.139     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6998     0.007     0.062     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  6999     0.011     0.273     0.285 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7000    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7001    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7002     0.007     0.110     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7003    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7004     0.015     0.205     0.220 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7005     0.015     0.189     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7006     0.015     0.260     0.275 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7007     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7008     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7009     0.015     0.180     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7010     0.003     0.055     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7011     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7012     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7013     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7014     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7015     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7016     0.015     0.189     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7017     0.003     0.111     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7018     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7019     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7020     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7021     0.015     0.198     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7022     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7023     0.015     0.194     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7024     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7025     0.015     0.189     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7026     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7027     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7028     0.015     0.208     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7029     0.003     0.111     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7030     0.007     2.209     2.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7031    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7032    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7033    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7034     0.011     0.897     0.908 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7035     0.011     0.191     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7036     0.008     0.165     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7037     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7038     0.011     0.292     0.303 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7039    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7040    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7041     0.007     0.095     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7042    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7043     0.015     0.190     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7044     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7045     0.015     0.216     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7046     0.015     0.164     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7047     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7048     0.015     0.176     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7049     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7050     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7051     0.015     0.189     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7052     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7053     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7054     0.015     0.189     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7055     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7056     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7057     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7058     0.015     0.216     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7059     0.007     1.980     1.987 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7060     0.015     0.286     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7061     0.008     0.072     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7062     0.008     0.091     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7063     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7064     0.015     0.352     0.368 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7065    18.689   190.129   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7066    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7067    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7068    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7069    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7070     0.008     0.025     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7071    18.694   190.106   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7072    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7073    18.694   190.186   208.880 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7074    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7075     0.015     0.198     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7076     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7077     0.015     0.237     0.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7078     0.015     0.189     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7079     0.015     0.166     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7080     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7081     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7082     0.015     0.174     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7083     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7084     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7085     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7086     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7087     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7088     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7089     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7090     0.015     0.205     0.220 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7091     0.007     1.982     1.988 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7092    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7093    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7094    18.694   190.098   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7095     0.011     0.991     1.002 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7096     0.011     0.221     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7097     0.008     0.149     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7098     0.007     0.066     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7099     0.011     0.295     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7100    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7101    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7102     0.007     0.095     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7103    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7104     0.015     0.211     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7105     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7106     0.015     0.216     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7107     0.015     0.189     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7108     0.015     0.165     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7109     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7110     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7111     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7112     0.015     0.184     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7113     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7114     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7115     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7116     0.015     0.184     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7117     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7118     0.015     0.160     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7119     0.015     0.195     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7120     0.007     1.886     1.892 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7121     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7122     0.011     0.091     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7123     0.015     0.083     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7124     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7125     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7126     0.015     0.070     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7127     0.008     0.107     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7128     0.011     0.386     0.397 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7129     0.015     0.409     0.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7130     0.008     0.154     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7131     0.011     0.486     0.497 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7132     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7133     0.011     0.175     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7134     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7135    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7136    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7137    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7138    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7139    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7140    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7141    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7142     0.007     0.119     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7143     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7144     0.015     0.177     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7145     0.008     0.627     0.636 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7146     0.003     0.036     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7147     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7148     0.010     0.452     0.461 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7149     0.011     0.120     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7150     0.010     0.041     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7151     0.015     0.221     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7152     0.011     0.149     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7153     0.015     0.155     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7154     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7155     0.010     0.082     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7156     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7157     0.008     0.020     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7158     0.008     0.033     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7159     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7160     0.011     0.004     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7161     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7162     0.008     0.012     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7163     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7164     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7165     0.008     0.003     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7166     0.010     0.028     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7167     0.010     0.020     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7168     0.015     0.169     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7169     0.008     0.038     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7170     0.015     0.172     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7171     0.011     0.019     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7172     0.010     0.182     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7173     0.015     0.163     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7174     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7175     0.010     0.016     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7176     0.015     0.172     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7177     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7178     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7179     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7180     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7181     0.008     0.019     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7182     0.003     0.050     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7183     0.015     0.159     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7184     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7185     0.010     0.043     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7186     0.015     0.158     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7187     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7188     0.008     0.139     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7189     0.010     0.026     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7190     0.015     0.202     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7191     0.008     0.038     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7192     0.003     0.166     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7193     0.007     0.143     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7194     0.011     0.188     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7195     0.008     0.019     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7196     0.010     0.050     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7197    18.689   190.077   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7198    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7199    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7200    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7201     0.007     0.108     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7202     0.007     0.133     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7203    18.689   190.088   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7204    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7205     0.007     0.133     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7206    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7207    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7208     0.007     0.119     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7209     0.003     0.052     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7210    18.689   190.078   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7211    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7212     0.007     0.146     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7213    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7214    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7215     0.007     0.101     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7216     0.008     0.165     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7217     0.008     0.172     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7218     0.008     0.139     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7219    18.689   190.189   208.878 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7220    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7221    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7222    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7223     0.010     0.165     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7224    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7225    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7226    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7227    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7228    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7229     0.011     0.082     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7230     0.007     0.043     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7231    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7232    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7233    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7234    18.694   190.126   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7235    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7236    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7237     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7238     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7239     0.010     0.074     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7240     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7241     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7242     0.010     0.061     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7243     0.011     0.008     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7244    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7245    18.689   190.111   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7246    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7247    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7248    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7249    18.694   190.088   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7250     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7251    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7252     0.015     0.080     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7253     0.011     0.058     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7254     0.007     0.037     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7255    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7256    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7257     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7258     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7259     0.011     0.067     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7260     0.008     0.030     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7261     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7262     0.010     0.090     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7263     0.011     0.063     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7264     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7265     0.011     0.127     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7266     0.010     0.109     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7267     0.008     0.018     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7268     0.011     0.051     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7269     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7270     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7271     0.010     0.086     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7272     0.011     0.022     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7273     0.010     0.031     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7274     0.011     1.904     1.915 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7275     0.015     0.291     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7276     0.008     0.063     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7277     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7278     0.011     0.326     0.337 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7279     0.011     0.062     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7280     0.008     0.194     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7281     0.007     0.161     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7282     0.003     0.062     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7283     0.010     0.096     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7284     0.003     0.019     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7285     0.003     0.017     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7286     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7287     0.011     0.040     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7288     0.011     0.033     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7289     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7290     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7291    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7293    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7294    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7295    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7296    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7297    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7298    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7299    18.689   190.116   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7300    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7301    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7302     0.008     0.471     0.479 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7303     0.008     0.069     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7304     0.011     0.102     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7305     0.008     0.094     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7306     0.007     0.034     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7307    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7308    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7309     0.008     0.739     0.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7310     0.011     0.234     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7311     0.007     0.119     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7312    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7313     0.008     0.085     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7314     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7315    18.689   190.031   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7316    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7317    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7318     0.008     0.037     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7319     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7320     0.008     0.058     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7321     0.008     0.031     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7322     0.011     0.098     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7323    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7324    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7325    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7326    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7327     0.007     0.107     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7328     0.003     0.887     0.890 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7329     0.008     0.309     0.317 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7330     0.011     0.124     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7331    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7332    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7333    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7334    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7335     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7336    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7337    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7338     0.007     0.018     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7339    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7340    18.689   190.047   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7341    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7342    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7343    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7344    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7345    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7346    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7347     0.008     0.123     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7348    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7349    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7350    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7351    18.694   190.068   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7352     0.008     0.131     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7353     0.010     0.133     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7354    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7355    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7356     0.015     0.127     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7357     0.011     0.198     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7358     0.008     0.126     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7359     0.011     0.097     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7360     0.011     0.047     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7361     0.008     0.103     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7362     0.007     0.094     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7363    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7364     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7365     0.011     0.009     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7366     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7367     0.007     0.039     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7368     0.015     0.116     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7369     0.011     1.018     1.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7370    18.689   190.042   208.730 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7371    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7372    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7373     0.003     0.195     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7374     0.007     0.286     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7375     0.003     0.425     0.427 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7376     0.007     0.609     0.615 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7377     0.011     0.178     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7378     0.007     0.081     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7379     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7380     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7381     0.011     0.016     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7382     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7383    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7384    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7385    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7386    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7387    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7388    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7389    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7390    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7391    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7392    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7393    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7394    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7395    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7396    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7397    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7398    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7399    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7400     0.008     0.166     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7401    18.689   190.031   208.720 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7402    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7403    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7404    18.694   190.140   208.834 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7405     0.010     0.219     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7406     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7407     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7408    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7409     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7410     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7411     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7412     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7413     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7414     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7415     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7416     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7417     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7418     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7419     0.008     0.006     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7420     0.010     0.052     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7421     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7422     0.011     0.157     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7423     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7424     0.007     0.025     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7425     0.007     1.492     1.498 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7426     0.011     0.174     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7427     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7428     0.011     0.008     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7429     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7430     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7431     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7432     0.008     0.002     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7433     0.010     0.023     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7434     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7435     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7436     0.008     0.226     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7437     0.007     0.147     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7438     0.010     0.205     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7439     0.015     0.178     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7440     0.007     0.024     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7441     0.007     1.357     1.364 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7442     0.011     0.128     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7443     0.008     0.092     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7444     0.011     0.158     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7445     0.008     0.085     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7446     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7447     0.011     0.008     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7448     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7449    18.689   190.085   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7450    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7451    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7452    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7453    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7454    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7455    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7456    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7457    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7458    18.694   190.038   208.732 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7459    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7460    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7461    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7462    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7463    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7464    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7465    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7466     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7467    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7468    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7469    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7470    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7471    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7472    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7473    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7474    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7475    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7476    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7477    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7478    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7479    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7480    18.694   190.132   208.827 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7481     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7482     0.011     0.146     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7483     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7484     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7485    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7486    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7487    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7488    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7489    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7490     0.010     0.008     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7491    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7492    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7493    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7494    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7495     0.015     0.059     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7496     0.007     0.045     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7497     0.008     0.063     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7498     0.010     0.024     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7499    18.694   190.040   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7500    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7501    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7502    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7503    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7504    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7505    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7506    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7507    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7508    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7509    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7510    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7511    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7512    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7513    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7514    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7515    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7516    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7517    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7518    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7519    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7520    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7521    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7522    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7523    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7524    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7525    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7526     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7527     0.011     0.174     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7528     0.011     0.198     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7529     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7530     0.011     0.021     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7531    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7532    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7533    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7534    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7535    18.694   190.036   208.730 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7536    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7537    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7538     0.010     0.099     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7539    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7540    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7541    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7542    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7543    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7544    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7545     0.007     0.004     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7546    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7547    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7548    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7549    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7550    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7551    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7552    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7553    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7554    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7555    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7556    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7557    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7558    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7559    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7560    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7561    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7562     0.010     0.008     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7563     0.015     0.026     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7564     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7565    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7566     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7567    18.689   190.088   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7568    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7569    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7570    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7571    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7572    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7573    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7574    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7575    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7576    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7577    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7578    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7579    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7580    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7581    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7582    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7583    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7584    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7585    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7586    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7587    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7588    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7589    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7590    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7591    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7592    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7593    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7594    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7595    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7596    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7597    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7598    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7599    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7600    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7601    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7602    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7603    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7604    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7605    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7606    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7607    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7608    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7609    18.694   190.138   208.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7610    18.689   190.125   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7611    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7612    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7613    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7614    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7615    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7616    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7617    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7618    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7619     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7620    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7621    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7622    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7623    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7624    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7625    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7626    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7627    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7628    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7629    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7630    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7631    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7632    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7633    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7634    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7635    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7636    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7637    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7638    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7639    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7640    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7641    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7642    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7643    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7644    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7645    18.694   190.178   208.872 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7646    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7647    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7648    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7649    18.689   190.101   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7650    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7651    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7652    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7653    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7654    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7655    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7656    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7657    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7658    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7659    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7660    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7661    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7662    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7663    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7664    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7665    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7666    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7667    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7668    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7669    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7670    18.694   190.106   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7671    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7672    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7673    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7674    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7675    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7676    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7677    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7678    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7679    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7680    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7681    18.694   190.162   208.856 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7682     0.011     0.171     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7683     0.011     0.193     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7684     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7685     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7686    18.689   190.113   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7687    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7688    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7689    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7690    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7691     0.008     0.016     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7692     0.008     0.026     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7693    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7694     0.008     0.005     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7695     0.010     0.035     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7696    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7697    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7698     0.008     0.034     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7699     0.008     0.030     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7700    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7701     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7702    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7703    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7704    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7705    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7706    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7707    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7708    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7709    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7710    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7711    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7712    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7713    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7714    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7715    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7716    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7717    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7718    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7719    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7720    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7721    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7722     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7723     0.011     0.004     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7724     0.010     0.026     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7725    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7726    18.694   190.037   208.731 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7727    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7728     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7729     0.011     0.009     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7730     0.010     0.069     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7731     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7732     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7733     0.011     0.181     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7734     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7735     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7736     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7737    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7738    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7739    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7740    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7741    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7742    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7743    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7744    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7745    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7746    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7747    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7748    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7749    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7750    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7751    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7752    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7753    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7754    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7755    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7756     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7757     0.011     0.193     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7758     0.011     0.213     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7759     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7760     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7761    18.689   190.113   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7762    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7763    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7764    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7765    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7766    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7767    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7768    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7769    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7770    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7771    18.694   190.126   208.821 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7772    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7773    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7774    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7775    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7776    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7777    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7778    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7779    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7780     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7781     0.011     0.190     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7782     0.011     0.213     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7783     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7784     0.011     0.023     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7785    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7786    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7787    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7788    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7789    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7790    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7791    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7792    18.694   190.106   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7793    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7794    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7795    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7796    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7797    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7798    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7799    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7800    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7801    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7802    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7803    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7804    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7805    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7806     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7807     0.011     0.174     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7808     0.011     0.197     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7809     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7810     0.011     0.023     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7811    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7812    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7813    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7814    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7815    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7816    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7817    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7818    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7819    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7820    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7821    18.694   190.118   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7823    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7824    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7825    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7826    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7827    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7828    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7829    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7830     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7831    18.689   190.112   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7832    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7833    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7834    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7835    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7836    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7837    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7838    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7839    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7840    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7841    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7842    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7843    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7844    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7845    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7846    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7847    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7848    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7849    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7850    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7851    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7852    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7853    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7854    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7855    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7856    18.694   190.171   208.865 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7857    18.689   190.087   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7858    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7859    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7860    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7861    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7862    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7863    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7864    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7865    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7866    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7867    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7868    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7869    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7870    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7871    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7872    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7873    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7874    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7875    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7876    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7877    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7878    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7879    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7880    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7881    18.694   190.134   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7882    18.689   190.095   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7883    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7884    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7885    18.689   190.111   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7886    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7887    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7888    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7889    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7890    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7891    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7892    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7893    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7894    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7895    18.694   190.118   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7896    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7897    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7898    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7899    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7900    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7901    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7902    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7903    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7904    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7905    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7906    18.694   190.147   208.841 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7907    18.689   190.087   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7908    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7909    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7910    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7911    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7912    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7913    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7914    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7915    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7916    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7917    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7918    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7919    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7920    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7921    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7922    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7923    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7924    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7925    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7926    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7927    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7928    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7929    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7930    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7931    18.694   190.136   208.830 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7932    18.689   190.131   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7933    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7934    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7935    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7936    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7937    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7938    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7939    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7940    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7941    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7942    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7943    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7944    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7945    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7946    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7947    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7948    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7949    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7950    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7951    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7952    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7953    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7954    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7955    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7956    18.694   190.157   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7957    18.689   190.137   208.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7958    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7959    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7960    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7961    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7962    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7963    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7964    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7965    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7966    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7967    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7968    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7969    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7970    18.694   190.106   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7971    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7972    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7973    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7974    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7975    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7976    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7977    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7978    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7979     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7980     0.011     0.009     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7981    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7982    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7983    18.694   190.187   208.881 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7984    18.689   190.131   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7985    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7986    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7987    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7988    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7989    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7990     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7991    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7992    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7993    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7994    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7995    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7996    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7997    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7998    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  7999    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8000    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8001    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8002    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8003    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8004    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8005    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8006    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8007    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8008    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8009    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8010    18.694   190.175   208.869 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8011    18.689   190.111   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8012    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8013    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8014    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8015    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8016    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8017     0.007     0.004     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8018    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8019    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8020    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8021    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8022    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8023    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8024    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8025    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8026    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8027    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8028    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8029    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8030    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8031    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8032    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8033    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8034    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8035    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8036    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8037    18.694   190.169   208.863 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8038    18.689   190.126   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8039    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8040    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8041    18.689   190.088   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8042    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8043    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8044    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8045    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8046    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8047    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8048    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8049    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8050    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8051    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8052    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8053    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8054    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8055    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8056    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8057    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8058    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8059    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8060    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8061    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8062    18.694   190.176   208.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8063    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8064    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8065    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8066    18.689   190.095   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8067    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8068    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8069    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8070    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8071    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8072    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8073    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8074    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8075    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8076    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8077    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8078    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8079    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8080    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8081    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8082    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8083    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8084    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8085    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8086    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8087    18.694   190.153   208.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8088    18.689   190.137   208.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8089    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8090    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8091    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8092    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8093    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8094    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8095    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8096    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8097    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8098    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8099    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8100    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8101    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8102    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8103    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8104    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8105    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8106    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8107    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8108    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8109    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8110    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8111    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8112    18.694   190.161   208.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8113     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8114     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8115     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8116     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8117    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8118    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8119    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8120    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8121    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8122    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8123    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8124    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8125    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8126    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8127    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8128    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8129    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8130    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8131    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8132    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8133    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8134    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8135    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8136     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8137    18.689   190.094   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8138    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8139    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8140    18.689   190.094   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8141    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8142    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8143    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8144    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8145    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8146    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8147    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8148    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8149    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8150    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8151    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8152    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8153    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8154    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8155    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8156    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8157    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8158    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8159    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8160    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8161    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8162    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8163    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8164    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8165    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8166    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8167    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8168    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8169    18.694   190.146   208.840 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8170    18.689   190.099   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8171    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8172     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8173    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8174    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8175    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8176    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8177    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8178    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8179    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8180    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8181    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8182    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8183    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8184    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8185    18.694   190.106   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8186    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8187    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8188    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8189    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8190    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8191    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8192    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8193    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8194    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8195    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8196    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8197    18.694   190.153   208.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8198    18.689   190.137   208.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8199    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8200    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8201    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8202    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8203    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8204    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8205    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8206    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8207    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8208    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8209    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8210    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8211    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8212    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8213    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8214    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8215    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8216    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8217    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8218    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8219    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8220    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8221    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8222    18.694   190.182   208.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8223     0.011     0.184     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8224     0.011     0.206     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8225     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8226     0.011     0.023     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8227    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8228    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8229    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8230    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8231    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8232    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8233    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8234    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8235    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8236    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8237    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8238    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8239    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8240    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8241    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8242    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8243    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8244    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8245    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8246     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8247    18.689   190.121   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8248    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8249    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8250    18.689   190.090   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8251    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8252    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8253    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8254    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8255    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8256    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8257    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8258    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8259    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8260    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8261    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8262    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8263    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8264    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8265    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8266    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8267    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8268    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8269    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8270    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8271    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8272    18.694   190.154   208.849 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8273    18.689   190.122   208.811 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8274    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8275    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8276    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8277    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8278    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8279    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8280    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8281    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8282     0.008     0.082     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8283    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8284    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8285    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8286    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8287    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8288    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8289    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8290    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8291    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8293    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8294    18.694   190.177   208.872 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8295    18.689   190.113   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8296    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8297    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8298    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8299    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8300    18.689   190.095   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8301    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8302    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8303    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8304    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8305    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8306    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8307    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8308    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8309    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8310    18.694   190.106   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8311    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8312    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8313    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8314    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8315    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8316    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8317    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8318    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8319    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8320    18.694   190.077   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8321    18.694   190.174   208.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8322    18.689   190.125   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8323    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8324    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8325     0.010     0.018     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8326    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8327    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8328     0.008     0.030     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8329     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8330    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8331    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8332    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8333    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8334    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8335    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8336    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8337    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8338    18.694   190.033   208.727 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8339     0.008     0.023     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8340    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8341     0.008     0.002     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8342     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8343     0.008     0.021     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8344    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8345    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8346     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8347    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8348    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8349     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8350    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8351     0.008     0.003     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8352     0.008     0.016     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8353    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8354    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8355    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8356     0.008     0.019     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8357    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8358    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8359     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8360     0.008     0.074     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8361    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8362     0.008     0.018     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8363     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8364    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8365    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8366     0.010     0.026     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8367    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8368    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8369     0.008     0.006     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8370     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8371     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8372     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8373     0.008     0.020     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8374    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8375    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8376    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8377    18.694   190.118   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8378     0.008     1.042     1.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8379     0.008     0.165     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8380     0.008     0.076     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8381    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8382    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8383     0.008     0.131     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8384    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8385     0.008     0.280     0.288 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8386    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8387    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8388     0.008     0.006     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8389     0.008     0.041     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8390     0.010     0.075     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8391    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8392    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8393     0.008     0.009     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8394     0.008     0.032     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8395    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8396     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8397     0.008     0.051     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8398    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8399    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8400     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8401     0.011     0.004     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8402     0.008     0.026     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8403     0.011     0.006     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8404     0.008     0.016     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8405    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8406    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8407     0.010     0.006     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8408     0.003     0.036     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8409     0.008     0.031     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8410     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8411     0.011     0.012     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8412     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8413     0.008     0.108     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8414     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8415     0.011     0.006     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8416     0.008     0.032     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8417     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8418     0.011     0.006     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8419     0.010     0.088     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8420     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8421     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8422     0.003     0.045     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8423     0.011     0.065     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8424    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8425    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8426     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8427     0.011     0.009     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8428     0.003     0.050     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8429     0.015     0.093     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8430     0.003     0.143     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8431     0.008     0.011     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8432     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8433     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8434     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8435     0.008     0.024     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8436     0.008     0.117     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8437     0.010     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8438     0.011     0.007     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8439     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8440     0.011     0.019     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8441     0.008     0.027     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8442     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8443     0.011     0.019     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8444     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8445     0.008     0.134     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8446     0.010     0.076     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8447     0.003     0.091     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8448     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8449     0.011     0.011     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8450     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8451     0.008     0.011     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8452     0.008     0.009     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8453     0.008     0.019     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8454     0.008     0.034     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8455     0.010     0.075     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8456     0.003     0.065     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8457     0.008     0.015     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8458     0.008     0.270     0.278 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8459     0.008     0.028     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8460     0.008     0.033     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8461     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8462     0.010     0.108     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8463     0.008     0.139     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8464     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8465     0.008     0.128     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8466     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8467     0.008     0.076     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8468     0.003     0.237     0.240 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8469     0.008     0.270     0.278 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8470     0.003     0.114     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8471     0.010     0.183     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8472     0.008     0.015     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8473     0.008     0.105     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8474     0.011     0.260     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8475     0.007     0.130     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8476     0.003     0.064     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8477    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8478    18.694   190.162   208.856 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8479     0.008     0.180     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8480     0.011     0.045     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8481     0.003     0.234     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8482     0.008     0.248     0.256 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8483    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8484    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8485     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8486     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8487     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8488    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8489     0.003     0.240     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8490     0.007     1.804     1.811 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8491     0.003     0.188     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8492     0.015     0.164     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8493     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8494     0.008     0.030     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8495     0.008     0.364     0.372 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8496     0.010     0.036     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8497     0.003     0.310     0.313 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8498     0.008     0.510     0.518 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8499     0.003     0.110     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8500     0.008     0.118     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8501     0.011     0.185     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8502     0.011     0.258     0.269 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8503     0.008     0.198     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8504     0.011     0.174     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8505     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8506     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8507     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8508     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8509     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8510     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8511     0.008     0.198     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8512     0.011     0.175     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8513     0.011     0.136     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8514     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8515     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8516     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8517     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8518     0.008     0.026     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8519     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8520     0.003     0.017     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8521     0.008     0.122     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8522     0.011     0.113     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8523     0.011     0.119     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8524     0.008     0.055     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8525     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8526     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8527     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8528     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8529     0.008     0.213     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8530     0.011     0.185     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8531     0.011     0.124     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8532     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8533     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8534     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8535     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8536     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8537     0.008     0.175     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8538     0.011     0.159     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8539     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8540     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8541     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8542     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8543     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8544     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8545     0.003     0.008     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8546     0.008     0.148     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8547     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8548     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8549     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8550     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8551     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8552     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8553     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8554     0.008     0.175     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8555     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8556     0.011     0.119     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8557     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8558     0.011     0.023     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8559     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8560     0.011     0.023     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8561     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8562     0.008     0.213     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8563     0.011     0.190     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8564     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8565     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8566     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8567     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8568     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8569     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8570     0.008     0.214     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8571     0.011     0.188     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8572     0.011     0.140     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8573     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8574     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8575     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8576     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8577     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8578     0.008     0.190     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8579     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8580     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8581     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8582     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8583     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8584     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8585     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8586     0.008     0.175     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8587     0.011     0.159     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8588     0.011     0.135     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8589     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8590     0.011     0.055     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8591     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8592     0.011     0.055     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8593     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8594     0.008     0.220     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8595     0.011     0.195     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8596     0.011     0.144     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8597     0.008     0.092     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8598     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8599     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8600     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8601     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8602     0.008     0.182     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8603     0.011     0.165     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8604     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8605     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8606     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8607     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8608     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8609     0.011     0.002     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8610     0.008     0.182     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8611     0.011     0.165     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8612     0.011     0.147     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8613     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8614     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8615     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8616     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8617     0.008     0.054     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8618     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8619     0.008     0.182     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8620     0.011     0.167     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8621     0.011     0.160     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8622     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8623     0.011     0.065     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8624     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8625     0.011     0.065     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8626     0.011     0.002     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8627     0.008     0.190     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8628     0.011     0.166     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8629     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8630     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8631     0.011     0.067     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8632     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8633     0.011     0.067     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8634     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8635     0.008     0.213     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8636     0.011     0.187     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8637     0.011     0.133     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8638     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8639     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8640     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8641     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8642     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8643     0.008     0.198     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8644     0.011     0.175     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8645     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8646     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8647     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8648     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8649     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8650     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8651     0.008     0.182     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8652     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8653     0.011     0.134     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8654     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8655     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8656     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8657     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8658     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8659     0.003     0.017     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8660     0.008     0.175     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8661     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8662     0.011     0.124     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8663     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8664     0.011     0.072     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8665     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8666     0.011     0.072     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8667     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8668     0.008     0.167     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8669     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8670     0.011     0.160     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8671     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8672     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8673     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8674     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8675     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8676     0.008     0.205     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8677     0.011     0.179     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8678     0.011     0.109     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8679     0.008     0.088     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8680     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8681     0.011     0.149     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8682     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8683     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8684     0.008     0.175     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8685     0.011     0.155     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8686     0.011     0.126     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8687     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8688     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8689     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8690     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8691     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8692     0.008     0.182     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8693     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8694     0.011     0.127     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8695     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8696     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8697     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8698     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8699     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8700     0.008     0.152     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8701     0.011     0.134     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8702     0.011     0.117     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8703     0.008     0.051     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8704     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8705     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8706     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8707     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8708     0.008     0.160     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8709     0.011     0.144     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8710     0.011     0.119     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8711     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8712     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8713     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8714     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8715     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8716     0.008     0.182     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8717     0.011     0.159     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8718     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8719     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8720     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8721     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8722     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8723     0.007     0.001     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8724     0.008     0.175     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8725     0.011     0.158     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8726     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8727     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8728     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8729     0.008     0.008     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8730     0.008     0.021     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8731     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8732     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8733     0.008     0.006     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8734     0.008     0.008     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8735     0.011     0.003     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8736     0.003     0.130     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8737    18.689   190.157   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8738    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8739    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8740     0.015     0.223     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8741    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8742    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8743    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8744    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8745    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8746     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8747     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8748    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8749     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8750     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8751     0.010     0.159     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8752    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8753    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8754     0.008     0.150     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8755    18.689   190.116   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8756    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8757    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8758    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8759    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8760    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8761     0.010     0.122     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8762    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8763    18.694   190.086   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8764     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8765     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8766     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8767     0.010     0.075     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8768    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8769    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8770     0.008     0.076     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8771    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8772     0.011     0.204     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8773     0.011     0.207     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8774     0.008     0.130     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8775     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8776    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8777    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8778    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8779    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8780    18.689   190.072   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8781    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8782    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8783     0.010     0.124     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8784    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8785     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8786     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8787    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8788    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8789    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8790    18.694   190.077   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8791     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8792     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8793     0.011     0.279     0.290 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8794     0.011     0.254     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8795     0.014     0.440     0.454 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8796     0.010     0.166     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8797     0.011     0.242     0.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8798    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8799    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8800    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8801    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8802    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8803    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8804    18.694   190.143   208.837 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8805     0.011     0.088     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8806     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8807     0.011     0.085     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8808     0.011     0.198     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8809     0.007     0.101     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8810     0.011     0.082     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8811    18.689   190.054   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8812    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8813    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8814    18.697   190.239   208.936 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8815     0.015     0.230     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8816    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8817     0.007     0.030     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8818    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8819     0.015     0.054     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8820     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8821     0.008     0.075     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8823     0.007     0.065     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8824    18.689   190.180   208.869 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8825    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8826    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8827    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8828    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8829    18.689   190.176   208.864 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8830    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8831     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8832    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8833     0.007     0.065     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8834    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8835     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8836     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8837    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8838    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8839    18.694   190.158   208.852 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8840     0.003     0.140     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8841     0.015     0.219     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8842    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8843    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8844    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8845    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8846    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8847    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8848    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8849    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8850     0.011     0.169     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8851     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8852     0.008     0.087     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8853     0.008     0.074     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8854    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8855    18.694   190.092   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8856     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8857     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8858     0.010     0.072     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8859     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8860     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8861    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8862    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8863    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8864    18.694   190.146   208.840 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8865     0.011     0.207     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8866     0.007     0.040     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8867     0.008     0.132     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8868     0.011     0.201     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8869     0.010     0.193     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8870     0.007     0.120     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8871    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8872    18.689   190.101   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8873    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8874    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8875     0.010     0.144     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8876    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8877    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8878    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8879     0.007     0.112     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8880    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8881    18.694   190.183   208.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8882    18.689   190.131   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8883    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8884    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8885    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8886     0.010     0.115     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8887    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8888    18.694   190.033   208.727 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8889     0.008     0.045     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8890    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8891    18.694   190.129   208.823 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8892     0.011     0.299     0.310 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8893     0.011     0.129     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8894     0.008     0.147     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8895     0.011     0.103     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8896     0.010     0.198     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8897    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8898    18.694   190.102   208.796 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8899     0.011     0.207     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8900     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8901    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8902     0.011     0.226     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8903     0.007     0.117     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8904    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8905    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8906     0.007     0.033     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8907    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8908    18.694   190.092   208.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8909    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8910    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8911    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8912     0.008     0.052     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8913    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8914    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8915    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8916    18.689   190.090   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8917    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8918    18.694   190.167   208.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8919     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8920    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8921     0.015     0.202     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8922     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8923    18.694   190.097   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8924    18.689   190.113   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8925    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8926    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8927     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8928     0.007     0.114     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8929    18.694   190.158   208.852 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8930     0.011     0.202     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8931     0.007     0.050     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8932     0.007     0.103     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8933    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8934    18.694   190.153   208.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8935    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8936    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8937    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8938     0.007     0.064     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8939    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8940     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8941     0.007     0.095     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8942     0.007     0.054     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8943     0.003     0.046     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8944    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8945    18.693   190.045   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8946     0.015     0.155     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8947     0.008     0.104     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8948     0.007     0.043     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8949    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8950    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8951     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8952     0.007     0.004     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8953     0.008     0.142     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8954    18.689   190.042   208.730 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8955    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8956    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8957    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8958    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8959    18.689   190.029   208.718 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8960    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8961    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8962    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8963    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8964    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8965     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8966     0.010     0.258     0.268 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8967     0.008     0.032     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8968     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8969    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8970    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8971    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8972     0.010     0.177     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8973    18.694   190.209   208.904 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8974     0.007     0.140     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8975    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8976    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8977    18.694   190.098   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8978     0.007     0.069     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8979    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8980    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8981     0.007     0.072     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8982    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8983    18.689   190.070   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8984    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8985    18.694   190.086   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8986    18.689   190.070   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8987    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8988    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8989     0.010     0.153     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8990    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8991    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8992     0.015     0.180     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8993     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8994    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8995     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8996    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8997    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8998    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  8999    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9000    18.694   190.070   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9001    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9002     0.007     0.053     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9003     0.007     0.074     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9004    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9005    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9006     0.007     0.046     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9007    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9008     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9009     0.010     0.138     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9010     0.015     0.265     0.280 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9011    18.689   190.126   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9012    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9013    18.694   190.151   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9014    18.694   190.130   208.824 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9015    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9016     0.007     0.030     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9017    18.694   190.092   208.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9018     0.007     0.069     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9019     0.015     0.216     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9020    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9021    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9022    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9023    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9024    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9025     0.010     0.106     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9026     0.008     0.106     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9027    18.694   190.079   208.773 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9028    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9029    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9030     0.008     0.090     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9031     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9032     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9033     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9034     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9035     0.008     0.013     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9036    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9037    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9038     0.011     0.309     0.320 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9039     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9040     0.010     0.129     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9041     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9042     0.007     0.016     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9043     0.003     0.229     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9044     0.011     0.144     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9045    18.689   190.080   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9046    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9047    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9048     0.008     0.031     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9049     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9050    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9051    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9052     0.011     0.071     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9053    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9054     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9055     0.011     0.012     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9056     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9057     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9058     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9059     0.007     0.351     0.358 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9060     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9061     0.010     0.010     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9062    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9063     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9064     0.010     0.097     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9065     0.010     0.019     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9066     0.014     0.331     0.344 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9067     0.003     0.104     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9068     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9069     0.015     0.099     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9070     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9071     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9072     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9073     0.015     0.101     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9074     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9075     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9076     0.010     0.158     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9077     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9078     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9079     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9080     0.003     0.259     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9081     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9082    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9083    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9084     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9085     0.008     0.199     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9086     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9087     0.008     0.241     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9088    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9089     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9090     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9091     0.008     0.282     0.290 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9092     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9093     0.015     0.250     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9094    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9095    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9096    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9097    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9098    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9099    18.694   190.077   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9100    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9101    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9102    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9103     0.007     0.028     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9104     0.003     0.172     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9105     0.015     0.218     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9106     0.008     0.134     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9107     0.003     0.064     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9108     0.015     0.171     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9109    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9110    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9111    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9112    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9113     0.008     0.099     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9114     0.011     0.254     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9115     0.011     0.225     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9116    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9117    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9118    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9119     0.011     0.037     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9120     0.011     0.075     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9121     0.011     0.021     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9122    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9123    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9124     0.010     0.161     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9125    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9126     0.011     0.120     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9127     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9128     0.008     0.116     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9129     0.011     0.104     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9130    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9131    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9132    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9133    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9134    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9135     0.011     0.012     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9136     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9137    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9138     0.011     0.198     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9139     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9140     0.011     0.201     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9141     0.007     0.159     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9142    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9143    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9144    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9145     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9146     0.011     0.164     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9147     0.011     0.101     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9148     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9149     0.011     0.066     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9150    18.689   190.075   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9151    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9152    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9153    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9154     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9155     0.007     0.021     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9156     0.011     0.066     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9157    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9158    18.694   190.107   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9159     0.008     0.111     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9160    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9161    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9162     0.007     0.094     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9163    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9164     0.007     0.107     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9165    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9166    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9167    18.694   190.034   208.728 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9168     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9169     0.011     0.035     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9170     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9171     0.007     0.005     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9172    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9173    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9174    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9175     0.011     0.229     0.240 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9176     0.015     0.246     0.261 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9177     0.011     0.079     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9178     0.011     0.218     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9179     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9180     0.010     0.133     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9181     0.008     0.128     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9182     0.011     0.004     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9183     0.010     0.039     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9184     0.010     0.030     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9185     0.008     0.041     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9186     0.011     0.081     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9187     0.011     0.174     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9188     0.011     0.171     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9189    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9190    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9191    18.694   190.079   208.773 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9192     0.015     0.054     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9193     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9194     0.011     0.039     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9195     0.011     0.023     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9196     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9197     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9198     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9199     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9200     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9201     0.011     0.142     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9202     0.011     0.065     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9203     0.007     0.023     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9204     0.008     0.333     0.342 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9205     0.011     0.220     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9206    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9207    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9208     0.008     0.092     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9209    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9210     0.007     0.091     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9211     0.007     0.038     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9212     0.015     0.416     0.431 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9213     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9214     0.008     0.109     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9215     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9216    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9217    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9218    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9219     0.011     0.043     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9220     0.010     0.085     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9221     0.010     0.356     0.366 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9222     0.008     0.695     0.704 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9223    18.689   190.449   209.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9224    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9225    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9226    18.694   190.135   208.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9227     0.011     0.250     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9228     0.007     0.143     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9229    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9230     0.007     0.028     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9231    18.694   190.103   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9232    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9233    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9234    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9235    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9236     0.015     0.142     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9237     0.010     0.132     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9238     0.015     0.241     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9239     0.011     0.162     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9240     0.015     0.244     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9241     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9242     0.015     0.415     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9243     0.010     0.157     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9244     0.008     0.136     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9245     0.007     0.059     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9246     0.015     0.216     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9247     0.008     0.138     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9248     0.008     0.080     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9249    18.689   190.062   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9250    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9251    18.694   190.187   208.881 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9252     0.007     0.123     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9253    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9254    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9255     0.007     0.044     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9256     0.010     0.006     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9257     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9258     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9259     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9260     0.011     0.070     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9261     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9262     0.007     0.057     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9263     0.008     0.033     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9264     0.011     0.051     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9265     0.007     0.100     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9266     0.011     0.063     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9267     0.015     0.388     0.404 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9268     0.011     0.320     0.331 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9269    18.689   190.090   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9270    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9271    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9272     0.011     0.235     0.246 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9273     0.011     0.333     0.344 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9274     0.010     0.330     0.340 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9275     0.011     0.303     0.314 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9276     0.011     0.256     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9277     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9278     0.008     0.197     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9279     0.011     0.339     0.350 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9280     0.011     0.128     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9281     0.010     0.194     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9282     0.011     0.329     0.340 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9283     0.011     0.341     0.352 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9284     0.015     0.429     0.445 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9285     0.007     0.207     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9286     0.008     0.174     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9287     0.015     0.154     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9288     0.008     0.242     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9289     0.011     0.344     0.355 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9290     0.008     0.214     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9291     0.003     0.258     0.261 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9293    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9294    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9295     0.010     0.121     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9296     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9297    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9298    18.693   190.146   208.839 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9299     0.015     0.081     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9300     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9301     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9302     0.011     0.120     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9303     0.011     0.235     0.246 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9304     0.011     0.192     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9305     0.008     0.160     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9306     0.015     0.216     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9307     0.011     0.173     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9308     0.015     0.338     0.353 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9309     0.011     0.192     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9310     0.007     0.196     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9311     0.011     0.224     0.235 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9312     0.007     0.091     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9313     0.011     0.240     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9314     0.015     0.225     0.240 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9315     0.008     0.115     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9316     0.007     0.023     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9317     0.011     0.124     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9318    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9319    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9320    18.694   190.175   208.869 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9321     0.011     0.105     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9322     0.010     0.165     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9323    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9324    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9325    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9326     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9327    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9328     0.011     0.128     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9329     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9330     0.003     0.064     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9331     0.015     0.393     0.409 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9332    18.689   190.111   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9333    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9334    18.694   190.182   208.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9335    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9336    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9337    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9338    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9339     0.015     0.277     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9340     0.008     0.164     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9341     0.010     0.267     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9342    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9343    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9344    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9345     0.011     0.309     0.320 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9346     0.008     0.193     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9347    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9348    18.694   190.190   208.884 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9349    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9350    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9351    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9352    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9353     0.015     0.291     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9354    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9355    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9356    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9357     0.008     0.181     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9358     0.010     0.252     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9359     0.011     0.308     0.320 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9360     0.008     0.217     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9361    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9362    18.694   190.150   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9363    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9364    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9365    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9366    18.694   190.183   208.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9367     0.007     0.207     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9368    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9369    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9370    18.694   190.210   208.905 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9371    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9372    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9373    18.694   190.237   208.931 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9374    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9375    18.694   190.200   208.894 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9376    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9377    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9378    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9379    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9380     0.015     0.301     0.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9381     0.008     0.171     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9382     0.010     0.263     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9383     0.010     0.352     0.361 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9384     0.008     0.170     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9385     0.010     0.250     0.260 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9386     0.010     0.336     0.346 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9387     0.011     0.353     0.364 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9388     0.008     0.221     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9389    18.689   190.124   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9390    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9391    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9392    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9393    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9394    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9395    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9396    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9397    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9398    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9399     0.015     0.178     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9400     0.015     0.592     0.607 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9401    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9402    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9403    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9404    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9405    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9406    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9407    18.694   190.118   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9408    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9409    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9410    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9411    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9412    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9413    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9414    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9415    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9416    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9417     0.003     0.163     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9418     0.011     0.039     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9419     0.010     0.157     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9420     0.015     0.102     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9421     0.014     0.675     0.689 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9422    18.689   190.095   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9423    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9424     0.007     0.093     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9425    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9426    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9427    18.694   190.145   208.839 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9428     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9429    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9430    18.694   190.225   208.919 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9431    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9432    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9433    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9434    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9435    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9436    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9437    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9438    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9439    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9440    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9441     0.015     0.154     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9442     0.010     0.157     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9443     0.015     0.085     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9444     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9445     0.014     0.516     0.530 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9446     0.011     0.122     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9447     0.011     0.088     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9448     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9449    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9450    18.694   190.171   208.865 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9451    18.694   190.116   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9452    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9453    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9454    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9455    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9456    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9457    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9458     0.015     0.187     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9459     0.003     0.245     0.248 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9460     0.010     0.152     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9461     0.015     0.084     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9462     0.003     0.159     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9463     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9464     0.007     0.386     0.393 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9465     0.015     0.280     0.295 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9466    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9467    18.694   190.201   208.895 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9468    18.694   190.113   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9469    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9470    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9471    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9472     0.008     0.028     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9473    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9474     0.008     0.078     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9475    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9476    18.694   190.231   208.925 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9477     0.007     0.151     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9478     0.007     0.143     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9479     0.011     0.385     0.396 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9480     0.007     0.178     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9481     0.008     0.143     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9482     0.007     0.387     0.394 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9483     0.015     0.285     0.300 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9484    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9485    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9486    18.694   190.202   208.896 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9487    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9488    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9489    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9490    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9491    18.694   190.200   208.894 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9492    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9493    18.693   190.113   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9494     0.015     0.212     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9495    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9496    18.694   190.099   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9497    18.694   190.151   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9498     0.011     0.233     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9499     0.011     0.180     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9500     0.014     0.420     0.434 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9501     0.007     0.036     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9502     0.015     0.041     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9503     0.010     0.013     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9504     0.011     0.076     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9505     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9506    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9507    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9508    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9509     0.008     0.033     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9510     0.008     0.050     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9511    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9512    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9513    18.694   190.189   208.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9514    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9515     0.015     0.178     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9516     0.015     0.739     0.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9517    18.689   190.170   208.859 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9518    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9519    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9520    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9521    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9522    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9523    18.694   190.106   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9524    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9525    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9526    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9527    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9528    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9529    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9530    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9531    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9532    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9533     0.010     0.151     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9534     0.015     0.097     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9535     0.011     0.040     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9536     0.014     0.711     0.725 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9537    18.689   190.131   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9538    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9539    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9540     0.007     0.124     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9541    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9542    18.694   190.157   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9543     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9544    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9545    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9546    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9547    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9548    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9549    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9550    18.694   190.233   208.927 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9551    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9552     0.008     0.019     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9553    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9554     0.015     0.191     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9555     0.015     0.581     0.596 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9556    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9557    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9558    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9559    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9560    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9561    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9562    18.694   190.107   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9563    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9564    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9565    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9566    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9567    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9568    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9569    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9570    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9571    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9572     0.003     0.177     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9573     0.011     0.043     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9574     0.010     0.157     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9575     0.015     0.109     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9576     0.014     0.753     0.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9577    18.689   190.121   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9578    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9579     0.007     0.113     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9580    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9581    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9582    18.694   190.150   208.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9583     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9584    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9585    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9586    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9587    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9588    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9589    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9590    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9591    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9592     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9593     0.015     0.633     0.648 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9594    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9595    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9596    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9597    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9598    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9599    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9600    18.694   190.130   208.824 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9601    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9602    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9603    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9604    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9605    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9606    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9607    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9608    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9609    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9610     0.003     0.163     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9611     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9612     0.010     0.152     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9613     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9614     0.014     0.557     0.571 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9615    18.689   190.137   208.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9616    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9617     0.007     0.125     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9618     0.010     0.511     0.521 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9619     0.008     0.160     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9620    18.689   190.101   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9621    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9622    18.694   190.140   208.834 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9623     0.008     0.129     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9624     0.011     0.188     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9625     0.007     0.039     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9626    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9627    18.694   190.116   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9628     0.007     0.142     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9629    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9630    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9631    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9632    18.694   190.171   208.865 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9633     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9634    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9635    18.694   190.206   208.900 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9636    18.694   190.120   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9637    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9638    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9639    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9640    18.689   190.262   208.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9641    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9642    18.694   190.228   208.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9643    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9644     0.008     0.069     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9645    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9646     0.007     0.087     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9647     0.015     0.224     0.240 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9648    18.694   190.148   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9649     0.011     0.223     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9650     0.011     0.227     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9651     0.011     0.448     0.459 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9652    18.689   190.083   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9653    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9654    18.694   190.127   208.821 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9655    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9656    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9657    18.694   190.126   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9658     0.007     0.017     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9659     0.003     0.249     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9660    18.689   190.275   208.964 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9661    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9662    18.694   190.221   208.915 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9663    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9664     0.008     0.087     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9665    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9666    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9667     0.011     0.249     0.260 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9668     0.011     0.265     0.276 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9669     0.007     0.104     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9670     0.015     0.709     0.724 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9671    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9672    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9673    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9674    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9675    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9676    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9677    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9678    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9679    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9680    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9681    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9682    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9683    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9684    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9685    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9686    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9687     0.003     0.159     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9688     0.015     0.235     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9689     0.014     0.621     0.635 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9690    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9691    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9692    18.694   190.110   208.804 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9693    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9694    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9695    18.694   190.159   208.853 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9696     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9697    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9698    18.689   190.253   208.942 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9699    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9700    18.694   190.187   208.881 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9701    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9702    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9703    18.694   190.098   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9704     0.015     0.164     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9705     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9706     0.010     0.140     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9707     0.015     0.073     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9708     0.007     0.317     0.323 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9709     0.015     0.267     0.282 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9710    18.689   190.248   208.937 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9711    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9712    18.694   190.209   208.903 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9713    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9714    18.693   190.116   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9715     0.015     0.214     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9716    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9717    18.694   190.095   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9718    18.694   190.149   208.843 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9719     0.011     0.222     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9720     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9721     0.007     0.300     0.307 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9722     0.015     0.261     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9723     0.003     0.227     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9724    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9725    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9726    18.689   190.235   208.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9727    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9728    18.694   190.200   208.894 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9729    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9730    18.693   190.103   208.796 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9731     0.015     0.217     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9732    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9733    18.694   190.101   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9734    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9735     0.011     0.243     0.254 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9736     0.011     0.179     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9737     0.007     0.300     0.307 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9738     0.015     0.266     0.281 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9739     0.003     0.245     0.248 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9740    18.689   190.262   208.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9741    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9742    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9743    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9744    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9745     0.015     0.207     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9746     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9747     0.010     0.152     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9748     0.015     0.082     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9749     0.007     0.309     0.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9750     0.015     0.278     0.293 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9751    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9752    18.694   190.203   208.897 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9753    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9754    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9755    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9756    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9757    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9758     0.008     0.021     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9759     0.010     0.159     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9760    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9761    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9762    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9763    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9764    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9765     0.015     0.182     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9766     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9767     0.010     0.157     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9768     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9769     0.014     0.546     0.560 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9770     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9771     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9772     0.008     0.086     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9773     0.011     0.103     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9774     0.007     0.111     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9775     0.008     0.016     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9776     0.008     0.105     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9777     0.007     0.204     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9778     0.008     0.083     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9779     0.011     0.114     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9780     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9781     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9782     0.007     0.028     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9783     0.008     0.064     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9784     0.011     0.073     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9785     0.007     0.079     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9786     0.011     0.110     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9787     0.011     0.219     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9788     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9789     0.011     0.178     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9790    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9791    18.694   190.155   208.849 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9792    18.694   190.113   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9793    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9794    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9795    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9796     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9797    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9798    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9799    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9800     0.010     0.166     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9801    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9802    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9803     0.015     0.176     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9804     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9805     0.010     0.140     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9806     0.015     0.066     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9807     0.007     0.273     0.280 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9808     0.015     0.276     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9809    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9810    18.694   190.204   208.898 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9811     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9812     0.003     0.200     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9813    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9814    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9815    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9816    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9817    18.689   190.248   208.937 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9818    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9819    18.694   190.150   208.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9820     0.011     0.235     0.246 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9821     0.011     0.242     0.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9822    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9823    18.693   190.123   208.816 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9824     0.015     0.734     0.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9825    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9826    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9827    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9828    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9829    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9830    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9831    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9832    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9833    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9834    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9835    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9836    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9837    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9838    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9839    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9840    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9841     0.003     0.127     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9842     0.015     0.221     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9843     0.014     0.539     0.553 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9844    18.689   190.072   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9845    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9846    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9847    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9848    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9849     0.007     0.066     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9850     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9851    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9852    18.694   190.216   208.910 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9853     0.007     0.046     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9854    18.689   190.253   208.942 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9855    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9856    18.694   190.236   208.930 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9857    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9858    18.693   190.107   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9859     0.015     0.233     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9860    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9861     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9862    18.694   190.151   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9863     0.011     0.240     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9864     0.011     0.236     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9865     0.011     0.490     0.501 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9866    18.689   190.088   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9867    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9868    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9869     0.008     0.322     0.330 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9870     0.011     0.222     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9871     0.015     0.124     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9872     0.007     0.077     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9873     0.007     0.035     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9874     0.008     0.114     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9875     0.011     0.051     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9876     0.008     0.082     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9877     0.010     0.213     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9878     0.011     0.212     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9879     0.011     0.190     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9880     0.010     0.147     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9881    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9882    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9883     0.007     0.087     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9884     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9885     0.003     0.249     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9886    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9887    18.689   190.262   208.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9888    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9889    18.694   190.215   208.910 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9890    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9891    18.693   190.113   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9892     0.015     0.211     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9893    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9894     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9895     0.003     0.092     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9896    18.694   190.153   208.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9897     0.011     0.253     0.264 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9898     0.011     0.204     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9899     0.014     0.439     0.453 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9900     0.011     0.056     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9901     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9902     0.008     0.034     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9903     0.011     0.033     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9904     0.007     0.066     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9905     0.015     0.677     0.692 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9906     0.003     0.127     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9907    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9908    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9909    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9910    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9911    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9912    18.694   190.095   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9913    18.694   190.119   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9914    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9915    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9916    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9917    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9918    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9919    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9920    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9921    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9922    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9923    18.689   190.253   208.942 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9924    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9925    18.694   190.193   208.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9926    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9927    18.693   190.120   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9928     0.015     0.214     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9929    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9930    18.694   190.120   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9931    18.694   190.147   208.841 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9932     0.011     0.204     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9933     0.011     0.177     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9934     0.007     0.298     0.304 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9935     0.011     0.378     0.389 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9936     0.011     0.144     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9937     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9938     0.011     0.008     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9939     0.015     0.268     0.283 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9940     0.010     0.381     0.391 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9941     0.008     0.580     0.588 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9942     0.003     1.322     1.325 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9943     0.008     0.006     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9944     0.003     0.263     0.266 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9945    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9946    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9947    18.689   190.275   208.964 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9948    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9949    18.694   190.216   208.910 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9950    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9951     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9952    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9953    18.694   190.149   208.843 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9954     0.011     0.225     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9955     0.011     0.204     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9956     0.007     0.100     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9957     0.015     0.701     0.716 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9958     0.003     0.150     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9959    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9960    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9961    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9962    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9963    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9964    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9965    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9966    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9967    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9968    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9969    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9970    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9971    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9972    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9973    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9974    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9975     0.015     0.221     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9976     0.014     0.482     0.496 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9977     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9978     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9979     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9980     0.011     0.171     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9981    18.689   190.212   208.901 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9982    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9983    18.694   190.182   208.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9984    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9985     0.008     0.072     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9986    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9987    18.694   190.147   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9988     0.011     0.212     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9989     0.011     0.187     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9990     0.007     0.078     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9991     0.015     0.221     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9992     0.014     0.472     0.486 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9993     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9994     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9995     0.008     0.052     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9996     0.011     0.147     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9997    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9998    18.689   190.230   208.919 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v  9999    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10000    18.694   190.209   208.903 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10001    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10002     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10003    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10004    18.694   190.151   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10005     0.011     0.233     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10006     0.011     0.183     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10007     0.007     0.081     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10008     0.015     0.217     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10009     0.014     0.472     0.486 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10010     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10011     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10012     0.008     0.052     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10013     0.011     0.148     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10014    18.689   190.235   208.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10015    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10016    18.694   190.188   208.882 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10017    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10018     0.008     0.076     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10019    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10020    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10021     0.011     0.248     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10022     0.011     0.210     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10023     0.007     0.080     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10024     0.015     0.219     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10025     0.014     0.481     0.494 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10026     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10027     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10028     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10029     0.011     0.140     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10030    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10031    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10032    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10033    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10034    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10035    18.694   190.187   208.881 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10036    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10037     0.008     0.071     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10038    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10039    18.694   190.153   208.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10040     0.011     0.251     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10041     0.011     0.188     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10042     0.007     0.073     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10043     0.015     0.211     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10044     0.014     0.444     0.458 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10045     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10046     0.007     0.018     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10047     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10048     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10049    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10050    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10051    18.694   190.204   208.898 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10052    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10053     0.008     0.078     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10054    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10055    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10056     0.011     0.245     0.256 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10057     0.011     0.194     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10058     0.007     0.086     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10059     0.015     0.220     0.235 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10060     0.014     0.493     0.507 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10061     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10062     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10063     0.008     0.044     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10064     0.011     0.129     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10065    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10066    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10067    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10068    18.694   190.184   208.879 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10069    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10070     0.008     0.071     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10071    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10072    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10073     0.011     0.243     0.254 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10074     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10075     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10076     0.015     0.219     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10077     0.014     0.481     0.494 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10078     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10079     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10080     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10081     0.011     0.130     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10082    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10083    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10084    18.694   190.201   208.895 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10085    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10086     0.008     0.074     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10087    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10088    18.694   190.151   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10089     0.011     0.232     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10090     0.011     0.174     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10091     0.007     0.090     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10092     0.015     0.212     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10093     0.014     0.453     0.467 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10094     0.011     0.062     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10095     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10096     0.008     0.037     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10097     0.011     0.130     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10098    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10099    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10100    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10101    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10102    18.694   190.202   208.897 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10103    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10104     0.008     0.080     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10105    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10106    18.694   190.148   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10107     0.011     0.211     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10108     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10109     0.007     0.086     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10110     0.015     0.213     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10111     0.014     0.430     0.444 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10112     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10113     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10114     0.008     0.041     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10115     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10116    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10117    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10118    18.694   190.176   208.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10119    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10120     0.008     0.076     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10121    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10122    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10123     0.011     0.239     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10124     0.011     0.186     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10125     0.007     0.081     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10126     0.015     0.216     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10127     0.014     0.430     0.444 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10128     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10129     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10130     0.008     0.041     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10131     0.011     0.133     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10132    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10133    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10134    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10135    18.694   190.181   208.875 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10136    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10137     0.008     0.066     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10138    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10139    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10140     0.011     0.248     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10141     0.011     0.211     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10142     0.007     0.076     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10143     0.015     0.223     0.239 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10144     0.014     0.493     0.507 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10145     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10146     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10147     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10148     0.011     0.136     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10149    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10150    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10151    18.694   190.206   208.900 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10152     0.008     2.475     2.483 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10153     0.007     0.132     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10154     0.015     0.272     0.288 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10155     0.011     0.227     0.239 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10156     0.007     0.032     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10157     0.010     0.212     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10158    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10159     0.008     0.080     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10160     0.008     0.675     0.683 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10161     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10162    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10163    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10164     0.011     0.239     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10165     0.011     0.189     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10166     0.007     1.146     1.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10167     0.003     1.185     1.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10168     0.011     1.771     1.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10169     0.008     0.143     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10170     0.007     0.092     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10171     0.015     0.217     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10172     0.014     0.475     0.489 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10173     0.011     1.688     1.700 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10174    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10175    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10176    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10177     0.008     0.082     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10178     0.011     0.256     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10179     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10180    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10181     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10182    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10183     0.008     0.093     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10184    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10185    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10186     0.008     0.097     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10187     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10188     0.003     0.050     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10189     0.008     0.064     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10190     0.011     0.073     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10191     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10192     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10193     0.015     0.038     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10194     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10195     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10196     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10197     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10198     0.008     0.021     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10199     0.008     0.083     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10200     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10201     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10202     0.008     0.052     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10203     0.008     0.039     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10204     0.011     0.152     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10205     0.003     0.217     0.220 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10206     0.011     1.194     1.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10207    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10208    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10209    18.694   190.154   208.849 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10210    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10211    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10212    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10213     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10214     0.007     0.072     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10215    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10216    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10217     0.008     0.114     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10218    18.694   190.126   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10219     0.011     0.210     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10220     0.007     0.080     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10221    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10222    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10223     0.007     0.068     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10224     0.010     1.495     1.505 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10225     0.011     0.311     0.322 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10226     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10227     0.008     0.109     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10228     0.007     0.094     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10229     0.007     0.043     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10230     0.010     1.119     1.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10231     0.008     0.711     0.719 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10232     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10233     0.008     0.103     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10234     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10235     0.015     0.194     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10236     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10237     0.007     0.076     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10238     0.008     0.036     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10239     0.010     0.094     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10240     0.008     0.153     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10241     0.003     0.176     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10242     0.008     0.101     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10243     0.003     0.177     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10244     0.015     0.239     0.255 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10245    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10246    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10247    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10248    18.694   190.027   208.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10249     0.010     0.017     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10250    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10251    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10252     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10253    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10254    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10255    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10256    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10257    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10258    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10259    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10260    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10261    18.694   190.142   208.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10262     0.011     0.242     0.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10263     0.007     0.123     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10264    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10265    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10266     0.011     0.116     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10267     0.011     0.123     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10268     0.010     0.277     0.287 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10269    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10270     0.008     0.065     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10271    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10272    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10273     0.007     0.028     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10274    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10275     0.007     0.046     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10276     0.003     0.074     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10277     0.007     0.141     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10278    18.694   190.149   208.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10279     0.011     0.240     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10280     0.011     0.236     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10281     0.010     0.214     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10282     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10283     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10284     0.008     0.104     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10285     0.011     0.058     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10286     0.008     0.127     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10287    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10288     0.007     0.035     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10289    18.694   190.142   208.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10290    18.689   190.090   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10291    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10293     0.011     0.076     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10294    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10295    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10296    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10297     0.011     0.066     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10298     0.011     0.085     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10299    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10300    18.694   190.101   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10301     0.008     0.103     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10302     0.007     0.078     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10303    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10304    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10305    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10306    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10307    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10308    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10309    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10310     0.015     0.124     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10311    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10312    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10313    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10314     0.007     0.087     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10315    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10316    18.694   190.149   208.843 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10317     0.015     0.229     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10318     0.011     0.238     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10319     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10320     0.007     0.158     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10321     0.010     0.120     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10322    18.694   190.146   208.840 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10323     0.007     0.109     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10324     0.010     0.096     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10325     0.015     0.260     0.276 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10326     0.011     0.247     0.258 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10327     0.010     0.218     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10328    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10329    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10330     0.007     0.069     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10331     0.010     0.168     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10332     0.015     0.218     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10333     0.007     0.107     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10334     0.011     0.182     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10335    18.694   190.138   208.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10336     0.011     0.059     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10337    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10338    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10339     0.007     0.026     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10340     0.015     0.185     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10341    18.689   190.078   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10342    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10343    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10344    18.694   190.087   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10345    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10346    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10347    18.689   190.239   208.928 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10348    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10349    18.694   190.092   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10350    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10351     0.007     0.019     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10352    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10353    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10354     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10355    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10356    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10357    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10358     0.007     0.018     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10359    18.694   190.113   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10360    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10361    18.694   190.075   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10362     0.007     0.144     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10363     0.003     0.186     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10364     0.003     0.204     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10365     0.015     0.281     0.297 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10366    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10367    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10368    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10369    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10370    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10371    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10372    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10373    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10374    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10375     0.008     0.095     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10376     0.011     0.219     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10377     0.011     0.142     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10378    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10379     0.010     0.051     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10380    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10381    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10382    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10383    18.694   190.110   208.804 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10384     0.010     0.148     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10385     0.007     0.075     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10386     0.003     0.140     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10387    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10388    18.694   190.125   208.820 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10389     0.011     0.184     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10390     0.007     0.071     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10391     0.008     0.053     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10392     0.011     0.066     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10393     0.008     0.131     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10394     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10395    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10396    18.689   190.060   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10397    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10398    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10399    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10400    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10401     0.003     0.085     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10402    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10403    18.694   190.049   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10404     0.010     0.126     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10405    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10406    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10407    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10408     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10409     0.011     0.052     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10410    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10411     0.007     0.031     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10412     0.003     0.269     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10413    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10414    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10415     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10416    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10417    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10418    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10419     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10420     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10421     0.010     0.058     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10422     0.007     0.102     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10423    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10424     0.011     0.062     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10425     0.011     0.080     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10426     0.011     0.215     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10427     0.011     0.245     0.256 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10428    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10429    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10430     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10431     0.007     0.044     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10432    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10433     0.008     0.182     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10434     0.011     0.099     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10435     0.011     0.200     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10436     0.007     0.098     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10437     0.003     0.176     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10438     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10439     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10440     0.007     0.029     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10441     0.008     0.044     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10442     0.007     0.042     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10443     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10444    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10445    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10446    18.694   190.092   208.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10447     0.007     0.069     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10448     0.007     0.112     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10449     0.010     0.077     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10450     0.015     0.240     0.255 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10451    18.689   190.075   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10452    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10453    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10454     0.007     0.067     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10455    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10456    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10457     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10458     0.015     0.316     0.332 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10459     0.011     0.405     0.416 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10460    18.689   190.129   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10461    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10462    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10463    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10464     0.011     0.021     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10465     0.010     0.207     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10466     0.010     0.026     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10467    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10468    18.694   190.119   208.813 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10469     0.010     0.165     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10470    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10471    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10472     0.008     0.099     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10473    18.694   190.057   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10474     0.008     0.033     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10475     0.007     0.110     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10476    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10477    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10478    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10479    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10480    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10481     0.007     0.031     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10482    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10483     0.007     0.093     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10484    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10485    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10486    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10487     0.011     0.019     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10488     0.011     0.035     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10489     0.008     0.069     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10490     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10491    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10492    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10493    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10494     0.010     0.303     0.313 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10495    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10496    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10497    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10498    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10499    18.694   190.100   208.794 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10500    18.689   190.154   208.843 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10501    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10502     0.007     0.089     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10503     0.003     0.273     0.276 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10504    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10505    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10506    18.689   190.139   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10507    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10508     0.007     0.000     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10509    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10510    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10511     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10512     0.007     0.129     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10513     0.003     0.311     0.313 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10514    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10515     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10516     0.007     0.032     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10517    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10518     0.008     0.259     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10519     0.008     0.108     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10520     0.007     0.054     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10521     0.010     0.183     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10522    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10523    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10524     0.007     0.032     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10525    18.689   190.153   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10526    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10527    18.694   190.107   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10528    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10529    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10530    18.689   190.149   208.837 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10531    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10532     0.007     0.019     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10533    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10534    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10535    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10536     0.007     0.013     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10537    18.694   190.124   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10538    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10539    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10540    18.694   190.149   208.843 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10541    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10542    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10543    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10544    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10545     0.007     0.019     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10546    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10547    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10548    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10549    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10550    18.694   190.106   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10551    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10552     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10553     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10554    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10555    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10556    18.694   190.152   208.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10557     0.007     0.106     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10558     0.010     0.043     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10559     0.015     0.160     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10560    18.689   190.083   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10561    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10562    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10563    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10564     0.008     0.074     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10565     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10566     0.011     0.048     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10567     0.010     0.142     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10568    18.694   190.102   208.796 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10569     0.008     0.083     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10570    18.689   190.078   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10571    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10572    18.694   190.106   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10573    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10574    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10575     0.003     0.113     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10576     0.008     0.162     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10577    18.694   190.155   208.849 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10578     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10579     0.003     0.166     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10580    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10581     0.007     0.098     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10582     0.007     0.105     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10583    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10584    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10585    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10586    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10587     0.008     0.199     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10588    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10589     0.010     0.232     0.242 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10590    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10591     0.008     0.021     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10592     0.008     0.192     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10593     0.015     0.113     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10594     0.011     0.051     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10595     0.007     0.024     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10596     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10597     0.003     0.062     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10598     0.008     0.024     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10599     0.007     0.040     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10600     0.003     0.155     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10601     0.011     0.070     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10602     0.008     0.141     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10603     0.011     0.209     0.220 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10604     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10605     0.011     0.238     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10606     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10607     0.008     0.126     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10608     0.011     0.173     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10609     0.011     0.199     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10610     0.007     0.072     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10611     0.010     0.155     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10612    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10613    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10614     0.008     0.061     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10615    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10616     0.011     0.019     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10617     0.011     0.012     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10618     0.008     0.111     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10619     0.010     0.293     0.303 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10620     0.008     0.034     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10621     0.011     0.042     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10622     0.008     0.030     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10623     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10624     0.008     0.040     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10625     0.003     0.025     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10626    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10627    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10628    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10629    18.689   190.052   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10630    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10631    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10632     0.011     0.032     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10633     0.010     0.052     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10634    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10635    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10636     0.007     0.122     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10637    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10638     0.007     0.092     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10639     0.008     0.125     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10640    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10641     0.007     0.037     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10642     0.015     0.025     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10643     0.011     0.084     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10644     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10645     0.011     0.009     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10646     0.008     0.046     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10647     0.008     0.207     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10648    18.689   190.121   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10649    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10650    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10651    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10652     0.011     0.033     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10653    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10654     0.008     0.100     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10655     0.011     0.194     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10656     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10657     0.010     0.137     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10658     0.007     0.122     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10659     0.008     0.229     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10660    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10661    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10662     0.010     0.127     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10663    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10664     0.008     0.065     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10665     0.011     0.090     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10666     0.011     0.089     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10667     0.010     0.176     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10668    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10669    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10670    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10671     0.010     0.157     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10672    18.694   190.055   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10673     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10674    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10675    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10676     0.010     0.190     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10677    18.694   190.034   208.729 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10678     0.011     0.006     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10679     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10680     0.008     0.098     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10681     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10682    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10683    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10684    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10685    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10686     0.011     0.056     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10687     0.011     0.057     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10688     0.011     0.096     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10689     0.007     0.033     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10690     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10691     0.008     0.102     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10692     0.007     0.031     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10693    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10694    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10695     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10696    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10697    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10698    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10699     0.011     0.172     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10700     0.015     0.217     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10701     0.010     0.154     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10702     0.010     0.095     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10703     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10704     0.008     0.190     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10705     0.003     0.156     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10706    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10707    18.694   190.134   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10708    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10709    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10710    18.694   190.120   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10711     0.010     0.148     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10712    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10713    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10714     0.008     0.124     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10715     0.007     0.121     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10716     0.015     0.196     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10717     0.011     0.251     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10718     0.003     0.195     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10719     0.007     0.110     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10720    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10721     0.010     0.040     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10722     0.003     0.121     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10723    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10724    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10725     0.011     0.234     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10726     0.011     0.192     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10727     0.003     0.228     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10728     0.010     0.156     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10729     0.008     0.086     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10730     0.011     0.211     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10731     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10732     0.010     0.187     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10733    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10734    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10735     0.011     0.093     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10736     0.011     0.089     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10737    18.689   190.065   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10738    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10739     0.007     0.176     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10740    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10741    18.694   190.127   208.821 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10742     0.011     0.214     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10743     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10744     0.010     0.174     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10745     0.008     0.127     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10746     0.011     0.063     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10747     0.010     0.169     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10748    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10749    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10750    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10751     0.010     0.154     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10752    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10753     0.007     0.079     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10754     0.008     0.176     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10755    18.689   190.106   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10756    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10757    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10758    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10759     0.011     0.053     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10760     0.008     0.047     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10761     0.011     0.214     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10762    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10763     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10764     0.010     0.088     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10765     0.008     0.046     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10766    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10767    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10768     0.008     0.118     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10769     0.007     0.107     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10770     0.008     0.023     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10771    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10772    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10773    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10774     0.008     0.151     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10775    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10776    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10777    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10778     0.008     0.135     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10779     0.011     0.226     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10780     0.007     0.027     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10781     0.007     0.120     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10782    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10783     0.008     0.039     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10784     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10785     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10786     0.010     0.280     0.290 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10787     0.007     0.031     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10788    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10789    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10790     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10791    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10792     0.008     0.076     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10793     0.011     0.224     0.235 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10794     0.007     0.095     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10795     0.010     0.176     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10796    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10797    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10798    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10799     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10800     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10801     0.010     0.117     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10802    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10803    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10804     0.008     0.133     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10805     0.007     0.105     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10806     0.015     0.194     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10807     0.010     0.164     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10808     0.008     0.255     0.263 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10809     0.011     0.162     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10810     0.003     0.271     0.274 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10811     0.008     0.276     0.285 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10812     0.007     0.026     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10813    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10814     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10815     0.007     0.065     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10816     0.011     0.071     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10817    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10818    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10819     0.011     0.056     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10820     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10821     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10822     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10823     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10824     0.008     0.038     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10825     0.010     0.125     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10826     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10827     0.008     0.157     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10828     0.011     0.046     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10829     0.008     0.140     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10830    18.694   190.034   208.728 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10831     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10832     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10833     0.007     0.089     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10834     0.010     0.179     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10835     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10836     0.011     0.006     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10837     0.008     0.084     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10838     0.008     0.016     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10839     0.008     0.254     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10840     0.010     0.013     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10841     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10842     0.008     0.091     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10843    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10844    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10845    18.694   190.036   208.731 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10846     0.007     0.019     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10847     0.003     0.208     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10848    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10849     0.008     0.146     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10850     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10851     0.007     0.069     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10852     0.008     0.057     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10853     0.007     0.046     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10854     0.003     0.117     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10855     0.008     0.026     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10856     0.007     0.023     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10857     0.003     0.067     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10858     0.008     0.049     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10859     0.007     0.069     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10860     0.003     0.159     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10861     0.015     0.260     0.275 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10862    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10863    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10864    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10865    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10866    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10867    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10868    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10869    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10870     0.011     0.184     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10871     0.010     0.151     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10872     0.011     0.093     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10873    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10874    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10875     0.008     0.050     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10876     0.010     0.142     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10877    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10878     0.008     0.063     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10879     0.008     0.318     0.326 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10880    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10881    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10882    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10883     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10884     0.011     0.152     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10885    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10886    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10887     0.011     0.151     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10888     0.010     0.123     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10889    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10890     0.008     0.137     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10891     0.011     0.256     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10892     0.007     0.076     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10893    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10894     0.007     0.072     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10895     0.007     0.039     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10896     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10897    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10898    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10899     0.010     0.098     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10900    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10901     0.011     0.100     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10902     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10903     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10904     0.011     0.119     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10905     0.011     0.114     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10906     0.011     0.109     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10907     0.008     0.009     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10908     0.010     0.047     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10909    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10910    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10911     0.011     0.006     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10912     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10913     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10914     0.011     0.013     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10915     0.010     0.110     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10916    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10917     0.008     0.080     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10918    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10919    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10920    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10921     0.007     0.005     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10922     0.011     0.048     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10923    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10924    18.694   190.055   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10925     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10926     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10927     0.003     0.032     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10928     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10929    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10930    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10931    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10932     0.007     0.048     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10933     0.011     0.065     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10934     0.010     0.162     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10935    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10936     0.011     0.009     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10937     0.008     0.107     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10938     0.010     0.194     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10939     0.010     0.016     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10940    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10941    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10942     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10943    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10944    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10945     0.011     0.170     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10946     0.011     0.076     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10947     0.008     0.090     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10948     0.011     0.054     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10949     0.008     0.078     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10950    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10951    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10952    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10953    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10954    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10955     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10956    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10957    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10958    18.689   190.044   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10959    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10960    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10961     0.008     0.059     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10962     0.010     0.085     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10963    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10964     0.010     0.057     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10965    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10966    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10967     0.008     0.102     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10968     0.010     0.120     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10969     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10970    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10971    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10972    18.694   190.117   208.811 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10973    18.689   190.101   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10974    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10975    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10976     0.011     0.251     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10977     0.011     0.231     0.242 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10978     0.007     0.087     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10979    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10980    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10981     0.008     0.034     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10982     0.008     0.065     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10983     0.010     0.072     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10984    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10985     0.007     0.090     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10986     0.008     0.206     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10987    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10988    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10989     0.011     0.095     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10990     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10991     0.008     0.134     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10992     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10993    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10994     0.008     0.223     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10995     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10996     0.011     0.005     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10997     0.010     0.035     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10998     0.008     0.046     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 10999     0.008     0.590     0.598 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11000    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11001    18.693   190.056   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11002     0.015     0.206     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11003     0.011     0.214     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11004     0.011     0.142     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11005     0.008     0.099     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11006     0.011     0.007     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11007     0.011     0.194     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11008     0.011     0.233     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11009     0.011     0.142     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11010     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11011     0.008     0.192     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11012     0.011     0.207     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11013    18.689   190.108   208.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11014    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11015    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11016    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11017    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11018    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11019    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11020    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11021    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11022    18.694   190.094   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11023     0.007     0.130     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11024    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11025    18.694   190.211   208.905 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11026     0.011     0.242     0.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11027     0.007     0.123     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11028     0.008     0.026     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11029     0.011     0.035     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11030     0.010     0.054     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11031     0.003     0.166     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11032     0.008     0.152     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11033     0.011     0.066     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11034     0.010     0.072     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11035     0.007     0.115     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11036    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11037    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11038     0.007     0.106     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11039     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11040     0.015     0.264     0.280 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11041     0.003     0.122     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11042     0.015     0.215     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11043    18.689   190.083   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11044    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11045    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11046     0.008     0.126     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11047     0.011     0.195     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11048     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11049     0.007     0.098     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11050    18.694   190.087   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11051     0.008     0.158     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11052     0.011     0.253     0.264 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11053     0.015     0.193     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11054     0.011     0.165     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11055     0.007     0.071     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11056     0.008     0.150     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11057     0.007     0.101     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11058     0.007     0.237     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11059    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11060    18.694   190.118   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11061     0.007     0.153     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11062     0.008     0.092     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11063     0.011     0.259     0.270 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11064     0.007     0.105     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11065     0.015     0.285     0.300 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11066    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11067    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11068    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11069     0.007     0.183     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11070    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11071    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11072     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11073     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11074     0.007     0.037     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11075     0.011     0.062     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11076     0.010     0.078     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11077    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11078     0.008     0.158     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11079     0.011     0.177     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11080     0.011     0.206     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11081     0.010     0.153     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11082    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11083     0.007     0.025     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11084     0.003     0.624     0.627 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11085    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11086     0.007     0.057     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11087    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11088     0.010     0.065     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11089     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11090    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11091    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11092    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11093    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11094     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11095    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11096    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11097     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11098    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11099     0.007     0.065     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11100    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11101     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11102     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11103    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11104    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11105    18.694   190.148   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11106    18.689   190.167   208.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11107    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11108    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11109    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11110     0.007     0.017     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11111    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11112    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11113    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11114    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11115     0.007     0.013     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11116    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11117     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11118    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11119    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11120    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11121    18.694   190.151   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11122     0.015     0.228     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11123     0.010     0.051     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11124     0.003     0.068     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11125    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11126    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11127    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11128    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11129     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11130    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11131    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11132     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11133    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11134    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11135    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11136     0.007     0.078     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11137    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11138    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11139    18.694   190.146   208.840 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11140    18.689   190.149   208.837 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11141    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11142    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11143    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11144    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11145    18.689   190.140   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11146    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11147     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11148    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11149     0.007     0.063     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11150    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11151     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11152     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11153    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11154    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11155    18.694   190.136   208.830 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11156    18.689   190.162   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11157    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11158    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11159    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11160    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11161    18.689   190.135   208.824 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11162    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11163     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11164     0.003     0.168     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11165    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11166     0.007     0.061     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11167     0.003     0.109     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11168    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11169     0.007     0.010     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11170     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11171    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11172    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11173    18.694   190.139   208.834 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11174    18.689   190.162   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11175    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11176    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11177    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11178    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11179    18.689   190.117   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11180    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11181    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11182    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11183    18.694   190.088   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11184    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11185     0.007     0.013     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11186     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11187    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11188    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11189    18.694   190.146   208.840 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11190    18.689   190.171   208.860 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11191    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11192    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11193    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11194    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11195    18.689   190.195   208.884 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11196    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11197    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11198     0.011     0.397     0.408 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11199     0.007     0.016     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11200    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11201     0.011     0.315     0.326 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11202     0.011     0.150     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11203     0.011     0.295     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11204     0.007     0.135     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11205    18.694   190.110   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11206     0.007     0.157     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11207     0.010     0.126     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11208    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11209     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11210     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11211    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11212    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11213    18.694   190.158   208.852 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11214    18.689   190.167   208.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11215    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11216    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11217    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11218     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11219    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11220    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11221     0.007     0.022     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11222     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11223    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11224     0.007     0.066     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11225     0.007     0.011     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11226    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11227    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11228    18.694   190.154   208.849 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11229    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11230    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11231    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11232    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11233     0.007     0.010     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11234    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11235    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11236     0.007     0.011     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11237     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11238    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11239     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11240     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11241    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11242    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11243    18.694   190.143   208.837 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11244    18.689   190.171   208.860 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11245    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11246    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11247    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11248     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11249    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11250    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11251     0.007     0.010     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11252     0.007     0.027     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11253    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11254     0.007     0.066     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11255     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11256    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11257    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11258    18.694   190.150   208.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11259    18.689   190.140   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11260    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11261    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11262    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11263     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11264    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11265    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11266     0.007     0.019     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11267     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11268     0.003     0.008     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11269    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11270     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11271     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11272     0.007     0.066     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11273    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11274    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11275    18.694   190.138   208.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11276    18.689   190.135   208.824 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11277    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11278    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11279    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11280     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11281    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11282    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11283    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11284     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11285    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11286     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11287    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11288    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11289    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11290    18.694   190.136   208.830 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11291    18.689   190.140   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11293    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11294    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11295     0.007     0.016     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11296    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11297    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11298    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11299     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11300    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11301     0.007     0.078     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11302    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11303    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11304    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11305    18.694   190.149   208.843 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11306    18.689   190.162   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11307    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11308    18.694   190.085   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11309    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11310    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11311    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11312    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11313     0.007     0.077     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11314    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11315     0.007     0.025     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11316    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11317    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11318    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11319    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11320    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11321    18.694   190.145   208.840 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11322    18.689   190.140   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11323    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11324    18.694   190.098   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11325    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11326    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11327    18.689   190.130   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11328    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11329     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11330    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11331     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11332    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11333     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11334     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11335    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11336    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11337    18.694   190.130   208.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11338    18.689   190.149   208.837 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11339    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11340    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11341    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11342    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11343    18.689   190.130   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11344    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11345     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11346    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11347     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11348    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11349     0.007     0.060     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11350     0.007     0.013     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11351    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11352    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11353    18.694   190.135   208.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11354    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11355    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11356    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11357    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11358    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11359    18.689   190.149   208.837 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11360    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11361     0.007     0.072     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11362     0.008     0.239     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11363     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11364    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11365    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11366    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11367    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11368    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11369    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11370    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11371    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11372    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11373     0.008     0.081     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11374     0.011     0.097     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11375     0.015     0.552     0.567 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11376     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11377    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11378    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11379     0.011     0.313     0.324 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11380     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11381    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11382    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11383    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11384    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11385    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11386    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11387    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11388    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11389    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11390    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11391    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11392    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11393    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11394    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11395    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11396     0.008     0.078     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11397     0.011     0.089     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11398     0.015     0.513     0.528 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11399     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11400    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11401     0.007     0.026     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11402     0.008     0.258     0.266 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11403     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11404    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11405    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11406    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11407    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11408    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11409    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11410    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11411    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11412    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11413    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11414     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11415    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11416    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11417     0.007     0.004     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11418     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11419     0.010     0.218     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11420     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11421     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11422     0.003     0.279     0.282 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11423     0.015     0.330     0.346 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11424     0.011     0.101     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11425    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11426     0.011     0.290     0.301 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11427     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11428     0.008     0.039     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11429     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11430     0.011     0.055     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11431     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11432     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11433     0.011     0.101     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11434     0.011     0.088     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11435     0.011     0.295     0.306 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11436     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11437     0.007     0.116     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11438     0.010     0.115     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11439     0.003     0.177     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11440     0.015     0.329     0.345 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11441    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11442    18.694   190.079   208.773 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11443    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11444    18.689   190.153   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11445    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11446    18.694   190.098   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11447    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11448    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11449    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11450    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11451     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11452    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11453    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11454    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11455     0.007     0.018     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11456    18.694   190.113   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11457    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11458    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11459    18.694   190.137   208.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11460    18.689   190.158   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11461    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11462    18.694   190.101   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11463    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11464     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11465    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11466    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11467     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11468     0.008     0.210     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11469     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11470     0.008     0.051     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11471     0.011     0.017     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11472     0.008     0.033     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11473     0.011     0.059     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11474     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11475     0.011     0.084     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11476     0.011     0.237     0.248 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11477     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11478     0.011     0.375     0.386 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11479     0.007     0.169     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11480     0.008     0.260     0.269 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11481     0.011     0.137     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11482     0.008     0.134     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11483     0.011     0.243     0.254 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11484     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11485     0.011     0.460     0.471 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11486     0.011     0.101     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11487    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11488     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11489    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11490    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11491    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11492     0.007     0.017     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11493    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11494    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11495    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11496    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11497    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11498     0.011     0.247     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11499     0.011     0.274     0.285 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11500     0.011     0.268     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11501     0.015     0.326     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11502     0.008     0.167     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11503     0.011     0.145     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11504     0.015     0.263     0.278 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11505     0.007     0.071     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11506     0.015     0.223     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11507     0.008     0.175     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11508     0.007     0.095     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11509     0.015     0.298     0.313 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11510     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11511     0.010     0.205     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11512     0.010     0.141     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11513    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11514    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11515    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11516    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11517    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11518    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11519    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11520     0.007     0.051     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11521    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11522    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11523     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11524    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11525    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11526     0.007     0.023     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11527     0.003     0.181     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11528     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11529    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11530    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11531    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11532    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11533    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11534    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11535    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11536    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11537    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11538    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11539     0.007     0.040     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11540    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11541     0.007     0.067     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11542    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11543    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11544    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11545     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11546    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11547    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11548    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11549    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11550    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11551    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11552    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11553    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11554    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11555    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11556     0.007     0.010     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11557    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11558     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11559    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11560    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11561    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11562    18.694   190.157   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11563    18.689   190.176   208.865 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11564    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11565    18.694   190.112   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11566    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11567     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11568    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11569    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11570     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11571    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11572    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11573    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11574    18.689   190.185   208.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11575    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11576     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11577     0.007     0.097     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11578    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11579     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11580     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11581     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11582    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11583    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11584    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11585    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11586    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11587    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11588    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11589    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11590    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11591    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11592    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11593    18.689   190.273   208.962 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11594    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11595     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11596     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11597    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11598     0.007     0.107     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11599     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11600    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11601    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11602     0.007     0.026     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11603     0.008     0.199     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11604     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11605     0.008     0.017     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11606     0.011     0.027     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11607     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11608     0.008     0.004     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11609     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11610     0.003     0.077     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11611     0.011     0.022     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11612     0.008     0.074     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11613     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11614     0.015     0.310     0.325 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11615     0.008     0.093     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11616     0.008     0.195     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11617     0.015     0.349     0.364 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11618    18.689   190.180   208.869 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11619    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11620     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11621     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11622    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11623     0.007     0.099     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11624     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11625    18.689   190.248   208.937 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11626    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11627     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11628     0.007     0.123     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11629    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11630     0.007     0.062     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11631     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11632     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11633    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11634     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11635    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11636    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11637    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11638    18.689   190.267   208.955 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11639    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11640     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11641     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11642    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11643     0.007     0.111     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11644     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11645     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11646    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11647    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11648    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11649    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11650     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11651     0.011     0.217     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11652     0.011     0.233     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11653     0.011     0.266     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11654     0.007     0.133     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11655     0.015     0.301     0.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11656     0.015     0.277     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11657     0.015     0.236     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11658     0.015     0.168     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11659     0.015     0.164     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11660     0.011     0.201     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11661     0.011     0.165     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11662     0.015     0.216     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11663     0.015     0.145     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11664     0.007     0.069     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11665     0.003     0.100     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11666     0.015     0.276     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11667     0.015     0.237     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11668     0.015     0.142     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11669     0.015     0.175     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11670     0.015     0.215     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11671     0.015     0.157     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11672     0.015     0.147     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11673     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11674    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11675    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11676    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11677    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11678    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11679    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11680    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11681    18.694   190.092   208.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11682    18.689   190.286   208.975 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11683    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11684     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11685     0.007     0.046     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11686    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11687     0.007     0.100     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11688     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11689    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11690     0.007     0.070     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11691    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11692    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11693    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11694    18.689   190.325   209.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11695    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11696     0.007     0.124     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11697     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11698    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11699     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11700     0.007     0.062     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11701     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11702    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11703    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11704    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11705    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11706    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11707    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11708    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11709    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11710    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11711    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11712    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11713    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11714    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11715    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11716    18.694   190.099   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11717    18.689   190.319   209.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11718    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11719     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11720     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11721    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11722     0.007     0.112     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11723     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11724    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11725    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11726    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11727    18.694   190.153   208.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11728    18.689   190.194   208.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11729    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11730    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11731    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11732     0.007     0.016     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11733    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11734    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11735     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11736    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11737     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11738    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11739     0.007     0.020     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11740     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11741    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11742    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11743    18.694   190.150   208.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11744    18.689   190.194   208.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11745    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11746    18.694   190.107   208.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11747    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11748     0.007     0.020     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11749    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11750    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11751     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11752     0.008     0.087     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11753     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11754     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11755     0.011     0.050     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11756     0.010     0.121     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11757    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11758     0.011     0.277     0.288 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11759     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11760    18.689   190.034   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11761    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11762    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11763     0.007     0.205     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11764     0.008     0.181     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11765     0.007     0.027     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11766     0.003     0.185     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11767     0.011     0.439     0.450 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11768     0.011     0.056     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11769     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11770     0.007     0.028     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11771    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11772     0.007     0.015     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11773    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11774    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11775    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11776    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11777    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11778    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11779    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11780     0.003     0.087     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11781     0.007     0.070     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11782     0.003     0.050     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11783     0.011     0.152     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11784     0.011     0.214     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11785    18.689   190.070   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11786    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11787     0.003     0.095     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11788    18.694   190.183   208.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11789     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11790     0.007     0.157     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11791     0.010     0.317     0.327 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11792    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11793     0.007     0.085     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11794    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11795    18.694   190.077   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11796     0.007     0.124     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11797     0.003     0.394     0.397 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11798     0.011     0.209     0.220 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11799     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11800     0.011     0.157     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11801     0.007     0.090     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11802     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11803     0.003     0.113     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11804     0.015     0.194     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11805     0.010     0.315     0.325 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11806     0.011     0.315     0.326 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11807    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11808    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11809    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11810    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11811    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11812    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11813    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11814     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11815     0.011     0.050     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11816     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11817     0.010     0.158     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11818     0.010     0.051     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11819     0.011     0.068     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11820     0.010     0.080     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11821     0.007     0.099     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11822     0.010     0.095     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11823     0.003     0.069     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11824     0.015     0.211     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11825     0.011     0.083     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11826     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11827     0.007     0.032     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11828     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11829     0.015     0.186     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11830     0.011     0.150     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11831     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11832     0.011     0.158     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11833     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11834     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11835     0.011     0.158     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11836     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11837     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11838     0.011     0.133     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11839     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11840     0.011     0.025     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11841     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11842     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11843     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11844     0.011     0.157     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11845     0.011     0.175     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11846     0.011     0.025     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11847     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11848     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11849     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11850     0.011     0.140     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11851     0.011     0.149     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11852     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11853     0.011     0.152     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11854     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11855     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11856     0.011     0.169     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11857     0.015     0.211     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11858     0.011     0.313     0.324 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11859    18.689   190.085   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11860    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11861    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11862    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11863     0.008     0.018     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11864     0.011     0.076     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11865     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11866     0.007     0.027     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11867     0.003     0.014     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11868     0.007     0.033     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11869     0.003     0.058     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11870     0.007     0.069     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11871     0.003     0.259     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11872    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11873     0.010     0.133     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11874    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11875    18.694   190.103   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11876    18.689   190.078   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11877    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11878    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11879     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11880     0.011     0.141     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11881     0.007     0.145     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11882    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11883     0.008     0.039     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11884     0.008     0.142     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11885     0.010     0.185     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11886    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11887     0.007     0.037     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11888     0.003     0.093     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11889     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11890     0.003     0.211     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11891    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11892    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11893    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11894    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11895     0.008     0.057     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11896    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11897    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11898     0.011     0.133     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11899     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11900     0.003     0.045     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11901     0.008     0.090     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11902     0.003     0.957     0.960 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11903     0.008     0.320     0.328 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11904     0.003     0.166     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11905    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11906    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11907     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11908     0.007     0.112     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11909     0.011     0.164     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11910     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11911     0.011     0.174     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11912     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11913    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11914    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11915    18.694   190.161   208.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11916     0.007     0.084     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11917    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11918    18.694   190.132   208.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11919     0.007     0.091     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11920    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11921    18.694   190.133   208.827 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11922     0.008     0.068     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11923     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11924     0.011     0.155     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11925     0.010     0.050     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11926     0.008     0.071     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11927     0.010     0.120     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11928     0.008     0.039     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11929     0.007     0.098     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11930     0.008     0.061     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11931     0.010     0.116     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11932     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11933     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11934     0.011     0.178     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11935     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11936     0.011     0.025     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11937     0.011     0.164     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11938     0.007     0.104     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11939     0.010     0.077     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11940     0.008     0.320     0.328 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11941     0.008     0.079     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11942     0.011     0.098     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11943     0.007     0.035     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11944     0.008     0.099     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11945     0.011     0.046     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11946     0.015     0.227     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11947     0.011     0.445     0.456 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11948    18.689   190.113   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11949    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11950    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11951    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11952     0.010     0.064     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11953     0.003     0.113     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11954    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11955     0.008     0.110     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11956    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11957    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11958    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11959    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11960     0.008     0.108     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11961     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11962     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11963     0.011     0.036     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11964     0.010     0.231     0.241 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11965     0.011     0.117     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11966     0.010     0.193     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11967    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11968     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11969    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11970    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11971    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11972    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11973     0.008     0.194     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11974     0.008     0.072     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11975    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11976     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11977    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11978    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11979     0.011     0.186     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11980     0.007     0.099     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11981     0.008     0.185     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11982    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11983     0.008     0.244     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11984     0.008     0.127     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11985     0.010     0.202     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11986    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11987    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11988    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11989     0.011     0.093     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11990     0.007     0.031     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11991     0.010     0.050     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11992     0.008     0.030     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11993     0.010     0.133     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11994     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11995    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11996     0.008     0.119     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11997     0.011     0.146     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11998     0.003     0.042     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 11999     0.008     0.031     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12000    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12001    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12002    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12003    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12004    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12005    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12006    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12007    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12008     0.010     0.422     0.431 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12009     0.008     0.185     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12010     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12011     0.011     0.022     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12012    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12013    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12014    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12015     0.011     0.090     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12016     0.007     0.062     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12017     0.010     0.250     0.260 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12018    18.689   190.140   208.828 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12019    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12020     0.007     0.033     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12021    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12022     0.011     0.048     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12023     0.010     0.045     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12024     0.003     0.083     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12025    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12026     0.008     0.076     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12027     0.008     0.152     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12028     0.003     0.585     0.588 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12029    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12030     0.007     0.065     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12031     0.008     0.039     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12032     0.007     0.030     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12033     0.003     0.059     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12034     0.008     0.132     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12035     0.007     0.024     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12036     0.003     0.474     0.477 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12037     0.003     0.034     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12038     0.007     0.030     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12039     0.008     0.057     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12040     0.011     0.073     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12041     0.010     0.169     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12042     0.011     0.055     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12043     0.011     0.144     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12044     0.011     0.025     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12045     0.011     0.146     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12046     0.015     0.211     0.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12047     0.008     0.089     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12048     0.007     0.062     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12049     0.015     0.268     0.283 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12050     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12051    18.689   190.189   208.878 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12052    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12053    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12054    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12055    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12056    18.689   190.167   208.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12057    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12058     0.007     0.084     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12059    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12060    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12061    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12062     0.007     0.017     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12063    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12064    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12065    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12066    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12067    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12068    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12069    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12070    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12071    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12072    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12073    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12074    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12075    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12076     0.007     0.011     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12077    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12078    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12079    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12080     0.007     0.019     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12081    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12082    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12083    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12084    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12085    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12086    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12087    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12088    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12089    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12090    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12091    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12092    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12093     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12094    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12095    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12096    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12097    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12098    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12099     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12100    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12101    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12102     0.007     0.019     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12103     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12104    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12105    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12106    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12107    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12108    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12109    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12110    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12111    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12112    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12113    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12114    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12115    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12116    18.694   190.088   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12117     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12118     0.008     0.210     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12119     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12120     0.008     0.034     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12121     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12122     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12123     0.011     0.045     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12124     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12125     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12126     0.011     0.262     0.273 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12127     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12128     0.011     0.407     0.419 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12129     0.007     0.188     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12130     0.008     0.245     0.254 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12131     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12132     0.011     0.424     0.435 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12133     0.008     0.223     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12134     0.011     0.096     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12135    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12136    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12137    18.694   190.174   208.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12138    18.689   190.149   208.837 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12139    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12140    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12141    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12142    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12143    18.689   190.202   208.890 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12144    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12145    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12146    18.689   190.228   208.916 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12147    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12148     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12149    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12150    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12151     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12152     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12153    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12154     0.007     0.114     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12155     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12156     0.007     0.019     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12157    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12158    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12159    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12160    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12161    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12162    18.694   190.038   208.732 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12163    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12164    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12165    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12166    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12167    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12168    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12169    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12170    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12171    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12172    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12173     0.007     0.012     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12174    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12175    18.694   190.099   208.794 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12176    18.689   190.299   208.988 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12177    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12178     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12179     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12180    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12181     0.007     0.046     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12182     0.007     0.118     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12183    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12184    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12185     0.007     0.072     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12186    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12187    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12188     0.007     0.026     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12189    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12190    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12191     0.007     0.050     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12192     0.007     0.102     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12193    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12194     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12195     0.007     0.044     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12196     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12197    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12198    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12199    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12200     0.011     0.039     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12201    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12202    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12203    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12204    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12205    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12206    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12207    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12208    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12209    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12210    18.694   190.086   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12211    18.689   190.286   208.975 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12212    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12213     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12214     0.007     0.103     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12215    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12216     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12217     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12218    18.694   190.106   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12219    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12220    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12221     0.011     0.218     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12222     0.007     0.019     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12223     0.008     0.057     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12224     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12225     0.008     0.037     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12226     0.011     0.068     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12227     0.008     0.058     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12228     0.011     0.082     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12229     0.011     0.262     0.273 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12230     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12231     0.011     0.334     0.345 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12232     0.007     0.224     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12233    18.689   190.207   208.896 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12234    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12235     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12236     0.007     0.114     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12237    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12238     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12239     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12240     0.008     0.469     0.477 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12241     0.011     0.169     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12242     0.015     0.338     0.353 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12243     0.007     0.307     0.314 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12244     0.011     0.384     0.395 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12245    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12246    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12247     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12248     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12249    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12250     0.007     0.119     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12251     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12252     0.011     0.096     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12253     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12254    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12255    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12256     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12257    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12258    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12259     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12260     0.007     0.045     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12261    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12262     0.007     0.112     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12263     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12264     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12265    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12266    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12267    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12268    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12269     0.007     0.002     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12270     0.011     0.071     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12271     0.010     0.187     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12272    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12273    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12274    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12275    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12276    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12277    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12278    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12279    18.694   190.095   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12280    18.689   190.286   208.975 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12281    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12282     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12283     0.007     0.041     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12284    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12285     0.007     0.110     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12286     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12287    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12288    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12289    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12290    18.694   190.140   208.834 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12291    18.689   190.153   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12293    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12294    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12295     0.007     0.019     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12296    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12297    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12298     0.007     0.026     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12299    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12300    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12301    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12302    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12303     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12304    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12305    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12306    18.694   190.154   208.849 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12307    18.689   190.176   208.865 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12308    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12309    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12310    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12311     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12312    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12313    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12314     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12315    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12316    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12317     0.007     0.032     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12318     0.003     0.213     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12319     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12320    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12321    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12322    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12323    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12324    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12325    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12326    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12327    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12328    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12329    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12330    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12331    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12332    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12333    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12334    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12335    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12336    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12337    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12338    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12339    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12340    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12341    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12342    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12343    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12344    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12345    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12346    18.689   190.067   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12347    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12348    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12349    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12350    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12351    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12352    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12353    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12354    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12355    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12356    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12357    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12358    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12359    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12360    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12361    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12362    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12363    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12364    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12365    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12366    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12367    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12368    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12369    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12370    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12371    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12372    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12373    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12374    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12375    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12376    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12377    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12378    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12379    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12380    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12381     0.007     0.041     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12382    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12383     0.007     0.025     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12384     0.008     0.347     0.355 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12385    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12386    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12387    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12388     0.007     0.026     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12389    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12390    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12391    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12392    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12393    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12394    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12395    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12396    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12397    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12398    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12399    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12400    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12401    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12402    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12403     0.007     0.003     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12404     0.011     0.111     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12405     0.011     0.293     0.304 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12406     0.011     0.300     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12407     0.011     0.266     0.278 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12408     0.015     0.303     0.318 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12409     0.010     0.233     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12410     0.010     0.213     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12411     0.008     0.165     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12412     0.007     0.131     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12413    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12414    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12415    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12416    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12417    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12418    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12419    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12420    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12421    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12422    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12423    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12424    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12425    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12426    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12427     0.007     0.044     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12428    18.694   190.100   208.794 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12429    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12430    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12431     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12432     0.011     0.254     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12433     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12434    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12435    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12436    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12437    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12438    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12439     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12440    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12441    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12442    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12443    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12444    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12445    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12446    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12447    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12448    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12449    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12450    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12451    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12452    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12453    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12454    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12455    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12456    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12457    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12458    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12459    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12460     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12461     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12462     0.011     0.075     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12463     0.011     0.251     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12464     0.011     0.347     0.358 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12465     0.011     0.109     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12466     0.008     0.117     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12467     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12468     0.015     0.341     0.356 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12469     0.011     0.019     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12470     0.008     0.064     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12471     0.007     0.146     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12472     0.011     0.101     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12473    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12474    18.689   190.219   208.908 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12475    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12476    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12477     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12478    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12479    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12480    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12481    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12482    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12483    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12484    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12485    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12486    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12487    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12488    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12489    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12490    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12491    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12492    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12493    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12494    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12495    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12496    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12497    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12498    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12499    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12500    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12501    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12502    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12503    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12504     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12505     0.003     0.314     0.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12506    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12507     0.010     0.019     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12508    18.694   190.092   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12509    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12510    18.694   190.165   208.859 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12511     0.008     0.069     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12512     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12513     0.003     0.112     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12514     0.011     0.345     0.356 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12515     0.008     0.127     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12516     0.015     0.194     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12517     0.008     0.047     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12518     0.007     0.037     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12519     0.011     0.182     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12520     0.011     0.057     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12521     0.008     0.074     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12522     0.008     0.092     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12523     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12524     0.007     0.030     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12525    18.689   190.171   208.860 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12526    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12527    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12528     0.008     0.463     0.471 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12529    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12530     0.011     0.223     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12531     0.011     0.069     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12532     0.011     0.043     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12533     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12534     0.008     0.029     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12535     0.011     0.028     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12536     0.003     0.919     0.922 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12537    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12538    18.689   190.126   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12539    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12540     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12541     0.008     0.181     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12542     0.011     0.301     0.312 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12543     0.011     0.246     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12544     0.011     0.164     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12545     0.007     0.093     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12546     0.008     0.050     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12547     0.008     0.208     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12548     0.010     0.206     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12549     0.008     0.139     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12550     0.010     0.236     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12551     0.008     0.303     0.312 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12552     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12553     0.008     0.161     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12554     0.011     0.102     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12555     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12556     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12557    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12558    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12559     0.007     0.027     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12560    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12561    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12562     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12563     0.007     0.069     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12564    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12565     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12566     0.007     0.109     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12567     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12568    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12569    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12570    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12571    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12572    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12573    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12574    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12575    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12576    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12577    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12578    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12579    18.689   190.299   208.988 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12580    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12581     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12582     0.007     0.113     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12583    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12584     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12585     0.007     0.042     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12586    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12587    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12588     0.011     0.304     0.315 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12589     0.011     0.145     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12590     0.011     0.130     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12591     0.008     0.104     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12592    18.689   190.065   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12593    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12594    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12595     0.007     0.152     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12596     0.007     0.594     0.600 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12597     0.011     0.752     0.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12598    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12599    18.694   190.136   208.830 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12600     0.008     0.073     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12601     0.011     0.039     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12602     0.010     0.137     0.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12603     0.007     0.075     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12604    18.689   190.169   208.858 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12605    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12606     0.007     0.042     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12607     0.008     0.243     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12608     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12609    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12610    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12611    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12612    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12613    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12614    18.694   190.037   208.731 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12615    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12616    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12617    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12618    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12619    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12620     0.007     0.005     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12621     0.011     0.132     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12622     0.011     0.256     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12623     0.003     0.156     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12624     0.011     0.341     0.352 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12625     0.015     0.300     0.315 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12626     0.008     0.118     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12627     0.010     0.173     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12628    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12629    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12630    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12631    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12632    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12633    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12634    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12635    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12636    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12637    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12638    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12639    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12640    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12641    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12642    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12643    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12644     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12645     0.008     0.027     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12646    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12647    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12648     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12649     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12650     0.003     0.190     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12651     0.015     0.503     0.519 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12652    18.689   190.293   208.981 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12653    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12654     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12655     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12656    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12657     0.007     0.104     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12658     0.007     0.066     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12659    18.689   190.299   208.988 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12660    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12661     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12662     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12663    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12664     0.007     0.115     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12665     0.007     0.065     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12666     0.011     0.074     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12667     0.008     0.109     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12668     0.011     0.182     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12669     0.010     0.334     0.343 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12670     0.011     0.085     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12671    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12672    18.694   190.129   208.823 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12673     0.011     0.365     0.376 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12674     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12675    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12676    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12677    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12678    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12679    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12680    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12681    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12682    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12683    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12684    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12685    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12686    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12687    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12688    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12689    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12690    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12691    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12692    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12693    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12694    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12695    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12696    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12697    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12698    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12699    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12700     0.008     0.081     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12701     0.011     0.088     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12702     0.015     0.598     0.613 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12703    18.689   190.319   209.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12704    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12705     0.007     0.123     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12706    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12707    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12708    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12709    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12710    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12711    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12712    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12713    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12714    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12715    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12716    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12717    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12718    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12719    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12720    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12721     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12722    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12723     0.007     0.046     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12724     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12725    18.689   190.299   208.988 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12726    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12727     0.007     0.109     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12728     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12729    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12730     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12731    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12732    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12733    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12734    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12735    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12736    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12737    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12738    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12739    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12740    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12741    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12742    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12743    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12744    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12745    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12746     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12747     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12748     0.011     0.263     0.275 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12749     0.011     0.220     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12750     0.011     0.252     0.263 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12751     0.007     0.214     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12752     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12753    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12754    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12755     0.011     0.096     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12756     0.011     0.114     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12757     0.010     0.132     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12758     0.008     0.322     0.331 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12759     0.007     0.028     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12760    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12761    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12762    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12763    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12764    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12765    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12766    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12767    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12768    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12769    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12770    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12771    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12772    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12773    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12774    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12775    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12776    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12777    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12778    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12779    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12780     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12781    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12782    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12783    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12784    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12785    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12786    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12787    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12788    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12789     0.008     0.085     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12790     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12791     0.015     0.572     0.587 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12792     0.008     0.148     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12793     0.008     0.091     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12794     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12795     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12796     0.008     0.188     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12797     0.007     0.109     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12798     0.011     0.120     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12799    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12800    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12801     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12802     0.007     0.043     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12803    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12804     0.007     0.100     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12805     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12806     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12807     0.011     0.062     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12808     0.011     0.309     0.320 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12809     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12810    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12811    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12812    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12813    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12814     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12815    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12816     0.008     0.019     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12817     0.008     0.027     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12818    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12819    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12820    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12821     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12823    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12824     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12825    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12826    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12827     0.008     0.047     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12828    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12829     0.008     0.008     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12830    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12831    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12832    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12833    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12834     0.007     0.039     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12835    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12836     0.008     0.009     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12837    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12838    18.694   190.038   208.732 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12839     0.008     0.028     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12840     0.008     0.035     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12841     0.010     0.088     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12842    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12843     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12844    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12845     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12846     0.011     0.032     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12847    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12848    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12849     0.008     0.049     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12850    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12851     0.008     0.078     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12852     0.007     0.050     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12853     0.003     0.286     0.289 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12854     0.015     0.238     0.254 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12855     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12856     0.011     0.235     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12857     0.008     0.193     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12858     0.008     0.221     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12859     0.007     0.219     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12860     0.003     0.049     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12861     0.015     0.454     0.469 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12862    18.689   190.306   208.994 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12863    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12864     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12865     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12866    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12867     0.007     0.109     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12868     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12869    18.689   190.226   208.914 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12870    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12871     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12872     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12873    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12874     0.007     0.119     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12875     0.007     0.065     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12876     0.011     0.101     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12877     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12878     0.007     0.035     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12879     0.011     0.136     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12880    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12881     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12882     0.003     0.017     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12883     0.011     0.040     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12884     0.011     0.033     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12885     0.008     0.043     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12886     0.008     0.000     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12887     0.011     0.018     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12888     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12889     0.007     0.060     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12890     0.011     0.375     0.387 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12891     0.008     0.189     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12892    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12893    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12894     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12895    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12896    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12897     0.007     0.065     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12898    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12899    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12900    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12901    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12902    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12903    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12904    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12905    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12906    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12907    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12908    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12909    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12910    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12911    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12912    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12913     0.007     0.050     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12914    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12915    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12916    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12917    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12918    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12919    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12920    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12921    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12922    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12923    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12924    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12925    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12926    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12927    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12928    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12929    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12930     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12931     0.007     0.107     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12932     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12933    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12934    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12935    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12936    18.694   190.058   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12937    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12938    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12939     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12940    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12941    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12942    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12943    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12944     0.007     0.060     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12945     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12946    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12947    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12948    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12949    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12950    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12951    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12952     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12953    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12954    18.694   190.101   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12955    18.689   190.312   209.001 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12956    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12957     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12958    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12959    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12960    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12961    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12962    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12963    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12964    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12965    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12966    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12967    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12968    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12969    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12970    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12971    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12972    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12973     0.007     0.062     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12974    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12975    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12976    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12977    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12978    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12979    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12980    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12981    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12982    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12983    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12984    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12985    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12986    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12987    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12988    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12989    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12990     0.007     0.113     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12991    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12992    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12993    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12994    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12995    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12996    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12997    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12998    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 12999    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13000    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13001    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13002    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13003    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13004    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13005    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13006     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13007    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13008    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13009    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13010    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13011    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13012    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13013    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13014    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13015    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13016    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13017    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13018    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13019    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13020    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13021    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13022    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13023    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13024     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13025     0.008     0.364     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13026     0.007     0.027     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13027     0.007     0.126     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13028     0.010     0.307     0.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13029     0.011     0.438     0.449 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13030     0.008     0.257     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13031     0.003     0.456     0.458 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13032     0.007     0.187     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13033    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13034    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13035     0.007     0.021     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13036    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13037    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13038     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13039     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13040    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13041     0.007     0.107     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13042     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13043     0.003     0.055     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13044     0.010     0.147     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13045     0.007     0.020     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13046    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13047    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13048    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13049     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13050     0.007     0.043     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13051    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13052    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13053     0.008     0.159     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13054     0.008     0.028     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13055    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13056    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13057     0.003     0.010     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13058     0.011     0.026     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13059     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13060     0.008     0.079     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13061     0.010     0.077     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13062     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13063     0.010     0.292     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13064     0.008     0.110     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13065     0.003     0.172     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13066     0.011     0.009     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13067     0.008     0.050     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13068    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13069    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13070     0.008     0.011     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13071    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13072     0.008     0.060     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13073     0.010     0.143     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13074     0.008     0.022     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13075     0.008     0.083     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13076    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13077    18.694   190.098   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13078    18.689   190.312   209.001 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13079    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13080     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13081     0.007     0.123     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13082    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13083     0.007     0.050     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13084     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13085     0.010     0.531     0.540 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13086     0.003     0.148     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13087    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13088     0.007     0.022     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13089     0.003     0.185     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13090     0.011     0.437     0.448 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13091     0.011     0.146     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13092     0.008     0.197     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13093     0.010     0.164     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13094     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13095     0.007     0.031     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13096     0.003     0.286     0.289 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13097     0.003     0.169     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13098     0.008     0.202     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13099     0.008     0.192     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13100     0.007     0.070     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13101     0.003     0.092     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13102     0.011     0.434     0.445 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13103    18.689   190.026   208.715 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13104    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13105    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13106    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13107    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13108    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13109     0.008     0.172     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13110     0.011     0.358     0.369 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13111     0.011     0.337     0.348 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13112     0.007     0.149     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13113    18.689   190.035   208.724 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13114    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13115     0.003     0.134     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13116    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13117     0.011     0.948     0.959 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13118     0.011     0.139     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13119     0.010     0.132     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13120     0.003     0.039     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13121     0.003     0.310     0.313 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13122     0.008     0.219     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13123     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13124     0.008     0.030     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13125     0.011     0.048     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13126     0.008     0.466     0.474 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13127     0.008     0.151     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13128     0.008     0.007     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13129     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13130     0.008     0.132     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13131     0.007     0.088     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13132     0.008     0.097     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13133     0.010     0.098     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13134     0.011     0.012     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13135     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13136     0.011     0.011     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13137     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13138     0.010     0.047     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13139     0.011     0.627     0.638 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13140     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13141     0.008     0.082     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13142     0.011     0.097     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13143     0.011     0.299     0.310 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13144     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13145     0.011     0.128     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13146     0.010     0.087     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13147     0.010     0.122     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13148     0.011     0.368     0.379 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13149     0.007     0.230     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13150    18.689   190.239   208.928 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13151    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13152     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13153     0.007     0.130     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13154    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13155     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13156     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13157     0.008     0.471     0.479 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13158     0.011     0.146     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13159     0.008     0.171     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13160     0.008     0.257     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13161     0.003     0.491     0.494 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13162     0.008     0.345     0.353 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13163     0.003     0.248     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13164     0.007     0.216     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13165     0.015     0.271     0.286 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13166     0.007     0.151     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13167     0.011     0.231     0.242 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13168     0.010     0.449     0.458 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13169     0.008     0.545     0.554 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13170    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13171    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13172     0.015     0.781     0.796 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13173     0.014     0.485     0.499 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13174     0.003     0.254     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13175     0.011     0.787     0.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13176     0.007     0.121     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13177     0.007     0.086     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13178     0.003     0.641     0.643 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13179     0.015     0.781     0.796 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13180     0.011     0.374     0.385 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13181     0.007     0.529     0.536 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13182     0.011     0.340     0.351 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13183     0.003     0.213     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13184     0.011     0.478     0.489 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13185     0.007     0.122     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13186     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13187     0.003     0.310     0.313 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13188    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13189     0.003     1.917     1.920 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13190     0.007     0.181     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13191     0.015     1.330     1.345 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13192     0.011     0.408     0.420 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13193     0.007     0.451     0.458 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13194     0.011     0.296     0.307 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13195     0.003     0.202     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13196     0.008     0.251     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13197     0.007     0.120     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13198     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13199    18.689   190.212   208.901 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13200    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13201     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13202     0.007     2.582     2.589 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13203     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13204     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13205     0.010     2.145     2.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13206    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13207     0.007     0.112     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13208     0.003     4.691     4.694 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13209     0.008     0.410     0.418 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13210     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13211     0.003     2.477     2.480 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13212     0.008     0.421     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13213     0.015     0.759     0.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13214     0.011     0.434     0.445 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13215     0.011     0.705     0.716 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13216     0.007     0.141     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13217     0.003     0.249     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13218     0.011     0.880     0.891 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13219     0.007     0.132     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13220     0.007     0.075     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13221     0.003     0.404     0.407 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13222     0.008     0.403     0.411 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13223     0.007     0.137     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13224     0.007     0.064     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13225     0.003     0.383     0.386 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13226     0.008     0.308     0.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13227     0.011     0.173     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13228     0.007     0.078     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13229     0.010     0.130     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13230     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13231     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13232     0.008     1.430     1.438 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13233     0.010     0.284     0.294 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13234     0.010     0.134     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13235     0.015     0.108     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13236     0.008     0.116     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13237     0.010     0.079     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13238     0.011     0.183     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13239     0.007     0.126     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13240     0.003     0.104     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13241     0.008     0.135     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13242     0.008     0.171     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13243     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13244     0.010     0.123     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13245     0.010     0.264     0.274 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13246     0.010     0.277     0.287 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13247    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13248    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13249     0.010     0.598     0.608 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13250     0.007     0.176     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13251    18.694   190.154   208.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13252     0.011     1.144     1.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13253     0.011     0.169     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13254     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13255     0.011     0.175     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13256     0.011     0.181     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13257     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13258     0.011     0.183     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13259     0.011     0.175     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13260     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13261     0.010     0.076     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13262     0.003     0.071     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13263     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13264     0.011     0.183     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13265     0.015     0.210     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13266     0.011     0.496     0.508 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13267     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13268     0.011     0.055     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13269     0.010     0.152     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13270     0.003     0.100     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13271     0.007     0.074     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13272     0.008     0.288     0.297 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13273     0.003     0.058     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13274     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13275     0.011     0.000     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13276     0.008     0.022     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13277     0.008     0.002     0.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13278     0.003     0.013     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13279     0.011     0.058     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13280     0.008     0.152     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13281     0.003     0.071     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13282     0.008     0.032     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13283     0.010     0.052     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13284     0.003     0.092     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13285    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13286    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13287    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13288    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13289     0.011     1.451     1.462 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13290     0.011     0.464     0.475 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13291     0.008     0.108     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13292     0.011     0.180     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13293    18.689   190.442   209.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13294    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13295    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13296    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13297    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13298    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13299    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13300    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13301    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13302    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13303    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13304    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13305    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13306    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13307    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13308    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13309    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13310    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13311    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13312    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13313    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13314    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13315    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13316    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13317    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13318    18.694   190.058   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13319    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13320    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13321    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13322    18.694   190.124   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13323    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13324    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13325    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13326     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13327     0.008     0.873     0.882 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13328    18.689   190.408   209.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13329    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13330    18.694   190.164   208.859 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13331    18.689   190.605   209.294 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13332    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13333    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13334    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13335    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13336    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13337    18.694   190.119   208.813 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13338    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13339    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13340    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13341    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13342    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13343    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13344    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13345    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13346    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13347    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13348    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13349    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13350    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13351    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13352    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13353    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13354    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13355    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13356    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13357    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13358    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13359    18.694   190.077   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13360    18.694   190.117   208.811 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13361    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13362    18.694   190.082   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13363    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13364    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13365    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13366    18.694   190.101   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13367     0.008     0.510     0.518 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13368    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13369    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13370    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13371    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13372    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13373    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13374    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13375    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13376    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13377    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13378    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13379     0.015     0.098     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13380     0.003     0.761     0.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13381    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13382    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13383     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13384    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13385     0.011     0.025     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13386     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13387     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13388     0.010     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13389     0.007     0.196     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13390    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13391     0.010     0.008     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13392     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13393     0.008     0.012     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13394     0.008     0.027     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13395     0.010     0.175     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13396     0.008     0.075     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13397     0.008     0.008     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13398     0.011     0.051     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13399     0.011     0.021     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13400     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13401     0.011     0.014     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13402     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13403     0.011     0.061     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13404     0.008     0.155     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13405     0.010     0.206     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13406     0.008     0.243     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13407     0.011     0.250     0.261 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13408     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13409     0.003     0.176     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13410     0.007     0.114     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13411     0.003     0.150     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13412     0.007     0.095     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13413     0.011     0.319     0.330 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13414     0.008     0.156     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13415     0.003     0.049     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13416     0.008     0.248     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13417     0.011     0.243     0.255 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13418     0.008     0.149     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13419     0.008     0.111     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13420     0.007     0.170     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13421     0.011     0.140     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13422     0.011     0.129     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13423     0.011     0.133     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13424     0.007     0.075     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13425     0.008     0.121     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13426    18.689   190.088   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13427    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13428     0.007     0.018     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13429     0.003     0.046     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13430     0.007     0.071     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13431    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13432     0.008     0.038     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13433     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13434     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13435     0.011     0.300     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13436     0.011     0.167     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13437     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13438     0.011     0.175     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13439     0.015     0.164     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13440     0.010     0.067     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13441     0.010     0.011     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13442     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13443     0.015     0.232     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13444     0.003     0.009     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13445     0.015     0.046     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13446     0.011     0.170     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13447     0.011     0.128     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13448     0.007     0.068     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13449     0.003     0.123     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13450     0.015     0.112     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13451     0.011     0.124     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13452     0.008     0.094     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13453     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13454     0.011     0.155     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13455     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13456     0.011     0.088     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13457     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13458     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13459     0.003     0.014     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13460     0.015     0.108     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13461     0.003     0.044     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13462     0.011     0.159     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13463     0.010     0.193     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13464     0.003     0.302     0.305 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13465     0.008     0.141     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13466     0.015     0.190     0.205 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13467     0.011     0.790     0.801 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13468     0.011     0.180     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13469     0.007     0.062     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13470     0.008     0.122     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13471     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13472     0.008     0.173     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13473     0.011     0.186     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13474     0.011     0.078     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13475     0.015     0.259     0.274 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13476     0.003     0.062     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13477     0.015     0.205     0.220 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13478     0.003     0.056     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13479     0.007     0.091     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13480     0.003     0.067     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13481     0.007     0.067     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13482     0.007     0.132     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13483     0.010     0.086     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13484     0.007     0.258     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13485     0.015     0.213     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13486     0.003     0.213     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13487     0.011     1.045     1.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13488     0.011     0.286     0.297 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13489     0.011     0.294     0.305 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13490     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13491     0.011     0.261     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13492     0.015     0.268     0.283 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13493     0.010     0.168     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13494     0.010     0.120     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13495     0.015     0.299     0.314 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13496     0.015     0.285     0.300 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13497     0.011     0.192     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13498     0.008     0.337     0.345 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13499     0.011     0.175     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13500     0.010     0.183     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13501     0.008     0.139     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13502     0.003     0.208     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13503     0.011     0.591     0.602 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13504     0.011     0.200     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13505     0.007     0.092     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13506     0.008     0.149     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13507     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13508     0.003     0.049     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13509     0.010     0.187     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13510     0.011     0.240     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13511     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13512     0.003     0.127     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13513     0.015     0.249     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13514     0.015     0.297     0.312 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13515     0.011     0.191     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13516     0.015     0.359     0.374 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13517     0.003     0.122     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13518     0.003     0.127     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13519     0.015     0.241     0.256 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13520     0.008     0.241     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13521     0.011     0.130     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13522     0.011     0.144     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13523     0.007     0.068     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13524     0.015     0.145     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13525     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13526     0.011     0.126     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13527     0.007     0.057     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13528     0.015     0.242     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13529     0.003     0.104     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13530     0.003     0.118     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13531     0.015     0.213     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13532     0.007     0.080     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13533     0.011     0.117     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13534     0.011     0.093     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13535     0.015     0.184     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13536     0.003     0.078     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13537     0.011     0.167     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13538     0.008     0.087     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13539     0.011     0.056     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13540     0.008     0.061     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13541     0.011     0.124     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13542     0.011     0.097     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13543     0.010     0.122     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13544     0.010     0.090     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13545     0.011     0.107     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13546     0.015     0.145     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13547     0.008     0.168     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13548     0.008     0.089     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13549     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13550     0.008     0.199     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13551     0.008     0.078     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13552     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13553     0.007     0.045     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13554     0.011     0.083     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13555     0.011     0.110     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13556     0.011     0.160     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13557     0.008     0.100     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13558     0.011     0.391     0.403 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13559     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13560     0.011     0.232     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13561     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13562     0.015     0.198     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13563     0.010     0.159     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13564     0.010     0.115     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13565     0.015     0.215     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13566     0.011     0.168     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13567     0.003     0.086     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13568     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13569     0.015     0.280     0.296 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13570     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13571     0.011     0.234     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13572     0.008     0.097     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13573     0.007     0.039     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13574     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13575     0.011     0.149     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13576     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13577     0.011     0.117     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13578     0.011     0.102     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13579     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13580     0.011     0.155     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13581     0.011     0.171     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13582     0.011     0.234     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13583     0.008     0.086     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13584     0.011     0.073     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13585     0.008     0.079     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13586     0.011     0.122     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13587     0.011     0.071     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13588     0.011     0.114     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13589     0.003     0.046     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13590     0.007     0.062     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13591     0.008     0.122     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13592     0.015     0.234     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13593     0.003     0.163     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13594     0.011     0.584     0.595 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13595     0.007     0.078     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13596     0.007     0.083     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13597     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13598     0.011     0.193     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13599    18.689   190.075   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13600    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13601     0.007     0.072     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13602    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13603     0.011     0.139     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13604     0.015     0.278     0.293 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13605     0.003     0.049     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13606     0.003     0.091     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13607     0.015     0.196     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13608     0.003     0.109     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13609     0.011     0.185     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13610     0.015     0.184     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13611     0.011     0.346     0.357 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13612     0.011     0.125     0.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13613     0.011     0.136     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13614     0.011     0.093     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13615     0.010     0.139     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13616     0.010     0.090     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13617     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13618     0.003     0.082     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13619     0.015     0.151     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13620     0.015     0.220     0.235 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13621     0.007     0.082     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13622     0.007     0.063     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13623     0.015     0.181     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13624     0.003     0.077     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13625     0.008     0.182     0.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13626     0.008     0.086     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13627     0.011     0.082     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13628     0.008     0.139     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13629     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13630     0.011     0.122     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13631     0.007     0.042     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13632     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13633     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13634     0.015     0.154     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13635     0.008     0.115     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13636     0.008     0.085     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13637     0.011     0.102     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13638     0.008     0.072     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13639     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13640     0.007     0.044     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13641     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13642     0.007     0.044     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13643     0.008     0.102     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13644     0.011     0.171     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13645     0.011     0.183     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13646     0.011     0.127     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13647     0.003     0.269     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13648     0.011     0.428     0.439 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13649     0.007     0.067     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13650     0.008     0.112     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13651     0.011     0.164     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13652     0.015     0.180     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13653     0.010     0.156     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13654     0.010     0.076     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13655     0.015     0.220     0.235 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13656     0.011     0.141     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13657     0.015     0.207     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13658     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13659     0.015     0.227     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13660     0.008     0.214     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13661     0.011     0.114     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13662     0.011     0.222     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13663     0.008     0.078     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13664     0.011     0.039     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13665     0.008     0.069     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13666     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13667     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13668     0.011     0.088     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13669     0.003     0.049     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13670     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13671     0.003     0.068     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13672     0.008     0.083     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13673     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13674     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13675     0.011     0.163     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13676     0.008     0.072     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13677     0.011     0.093     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13678     0.008     0.076     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13679     0.011     0.121     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13680     0.011     0.080     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13681     0.010     0.112     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13682     0.010     0.093     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13683     0.011     0.099     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13684     0.011     0.216     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13685     0.011     0.071     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13686     0.011     0.228     0.239 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13687     0.008     0.233     0.241 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13688     0.015     0.207     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13689     0.003     0.092     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13690     0.011     0.731     0.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13691     0.011     0.208     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13692     0.011     0.208     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13693    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13694    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13695     0.007     0.073     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13696    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13697     0.008     0.105     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13698     0.015     0.209     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13699     0.011     0.162     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13700     0.015     0.290     0.305 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13701     0.015     0.288     0.303 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13702     0.011     0.183     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13703     0.010     0.183     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13704     0.011     0.162     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13705     0.010     0.188     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13706     0.003     0.221     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13707     0.007     0.075     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13708     0.003     0.140     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13709     0.011     0.627     0.638 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13710     0.007     0.091     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13711     0.007     0.092     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13712     0.011     0.188     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13713     0.011     0.156     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13714     0.003     0.046     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13715     0.010     0.164     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13716     0.011     0.229     0.240 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13717     0.011     0.171     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13718     0.008     0.171     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13719     0.011     0.087     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13720     0.011     0.123     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13721     0.008     0.120     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13722     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13723     0.015     0.269     0.284 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13724     0.003     0.131     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13725     0.015     0.134     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13726     0.011     0.166     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13727     0.003     0.082     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13728     0.015     0.177     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13729     0.003     0.123     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13730     0.011     0.317     0.328 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13731     0.011     0.143     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13732     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13733     0.011     0.102     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13734     0.015     0.183     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13735     0.010     0.144     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13736     0.010     0.094     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13737     0.015     0.171     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13738     0.011     0.138     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13739     0.007     0.076     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13740     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13741     0.011     0.089     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13742     0.015     0.205     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13743     0.003     0.033     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13744     0.011     0.176     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13745     0.008     0.085     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13746     0.011     0.057     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13747     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13748     0.011     0.111     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13749     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13750     0.010     0.122     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13751     0.010     0.087     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13752     0.011     0.081     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13753     0.003     0.046     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13754     0.015     0.191     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13755     0.008     0.171     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13756     0.008     0.087     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13757     0.011     0.073     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13758     0.008     0.188     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13759     0.008     0.075     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13760     0.011     0.128     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13761     0.007     0.047     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13762     0.011     0.088     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13763     0.007     0.036     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13764     0.015     0.293     0.308 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13765     0.011     0.413     0.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13766     0.011     0.095     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13767     0.011     0.127     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13768     0.011     0.080     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13769     0.015     0.134     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13770     0.010     0.151     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13771     0.010     0.102     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13772     0.015     0.186     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13773     0.003     0.023     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13774     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13775     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13776     0.011     0.160     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13777     0.011     0.126     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13778     0.003     0.056     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13779     0.015     0.221     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13780     0.008     0.118     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13781     0.008     0.053     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13782     0.011     0.022     0.034 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13783     0.008     0.111     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13784     0.008     0.049     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13785     0.011     0.079     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13786     0.007     0.033     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13787     0.007     0.042     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13788     0.007     0.059     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13789     0.015     0.217     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13790     0.003     0.077     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13791     0.011     0.259     0.270 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13792     0.008     0.096     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13793     0.011     0.086     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13794     0.008     0.083     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13795     0.011     0.127     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13796     0.007     0.038     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13797     0.007     0.050     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13798     0.011     0.091     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13799     0.008     0.093     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13800     0.008     0.147     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13801     0.011     0.274     0.285 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13802     0.011     0.195     0.206 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13803     0.011     0.200     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13804     0.003     0.159     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13805     0.011     0.645     0.656 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13806     0.007     0.086     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13807     0.007     0.084     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13808     0.011     0.212     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13809     0.011     0.184     0.195 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13810     0.003     0.041     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13811     0.010     0.240     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13812     0.011     0.219     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13813    18.689   190.062   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13814    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13815     0.011     0.157     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13816     0.003     0.169     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13817     0.007     0.085     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13818    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13819     0.011     0.216     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13820     0.015     0.202     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13821     0.015     0.131     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13822     0.011     0.202     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13823     0.015     0.300     0.315 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13824     0.011     0.429     0.440 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13825     0.011     0.120     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13826     0.011     0.129     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13827     0.011     0.105     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13828     0.015     0.189     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13829     0.010     0.159     0.169 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13830     0.010     0.139     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13831     0.015     0.191     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13832     0.011     0.107     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13833     0.007     0.069     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13834     0.011     0.178     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13835     0.011     0.155     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13836     0.015     0.249     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13837     0.008     0.215     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13838     0.008     0.094     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13839     0.011     0.077     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13840     0.008     0.166     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13841     0.008     0.079     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13842     0.011     0.111     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13843     0.007     0.044     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13844     0.011     0.093     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13845     0.003     0.044     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13846     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13847     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13848     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13849     0.015     0.233     0.248 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13850     0.003     0.044     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13851     0.011     0.225     0.236 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13852     0.008     0.107     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13853     0.011     0.086     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13854     0.008     0.072     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13855     0.011     0.097     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13856     0.011     0.086     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13857     0.010     0.132     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13858     0.010     0.090     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13859     0.011     0.080     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13860     0.003     0.127     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13861     0.015     0.237     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13862     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13863     0.011     0.311     0.322 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13864     0.011     0.152     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13865     0.011     0.162     0.173 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13866     0.011     0.092     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13867     0.015     0.131     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13868     0.010     0.119     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13869     0.010     0.090     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13870     0.015     0.183     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13871     0.011     0.151     0.162 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13872     0.003     0.095     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13873     0.007     0.071     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13874     0.011     0.129     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13875     0.011     0.133     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13876     0.015     0.179     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13877     0.003     0.054     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13878     0.011     0.186     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13879     0.008     0.082     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13880     0.011     0.076     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13881     0.008     0.079     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13882     0.011     0.128     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13883     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13884     0.007     0.046     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13885     0.007     0.044     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13886     0.008     0.097     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13887     0.015     0.201     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13888     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13889     0.008     0.170     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13890     0.008     0.095     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13891     0.011     0.080     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13892     0.008     0.133     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13893     0.008     0.074     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13894     0.011     0.122     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13895     0.007     0.043     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13896     0.007     0.046     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13897     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13898     0.010     0.080     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13899     0.011     0.313     0.324 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13900    18.689   190.065   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13901    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13902     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13903    18.694   190.129   208.823 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13904     0.007     0.065     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13905     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13906    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13907    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13908     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13909     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13910     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13911     0.011     0.043     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13912     0.008     0.146     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13913    18.689   190.271   208.960 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13914    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13915     0.007     0.128     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13916     0.008     0.266     0.274 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13917     0.011     0.192     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13918     0.010     0.227     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13919     0.010     0.017     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13920    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13921    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13922    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13923     0.007     0.109     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13924    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13925    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13926     0.008     0.084     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13927     0.011     0.031     0.042 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13928     0.008     0.059     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13929    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13930     0.007     0.044     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13931     0.003     0.294     0.296 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13932    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13933     0.008     0.107     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13934     0.011     0.226     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13935     0.007     0.084     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13936    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13937     0.015     0.128     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13938     0.007     0.168     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13939     0.007     0.037     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13940    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13941    18.694   190.187   208.881 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13942     0.007     0.107     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13943     0.007     0.037     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13944    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13945    18.694   190.095   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13946    18.689   190.127   208.816 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13947    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13948     0.010     0.015     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13949     0.003     0.587     0.590 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13950     0.003     0.093     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13951    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13952    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13953     0.010     0.045     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13954    18.694   190.092   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13955     0.011     0.186     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13956     0.007     0.052     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13957     0.008     0.082     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13958     0.007     0.113     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13959     0.007     0.033     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13960     0.010     0.261     0.271 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13961     0.010     0.079     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13962     0.008     0.011     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13963     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13964     0.008     0.075     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13965     0.003     0.530     0.533 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13966     0.010     0.277     0.287 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13967     0.011     0.037     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13968     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13969     0.011     0.066     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13970     0.011     0.051     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13971     0.010     0.050     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13972     0.003     0.086     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13973     0.011     0.091     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13974     0.011     0.112     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13975     0.011     0.020     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13976     0.010     0.075     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13977     0.003     0.474     0.477 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13978     0.007     0.037     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13979     0.015     0.123     0.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13980     0.008     0.005     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13981     0.008     0.020     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13982     0.010     0.052     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13983     0.008     0.053     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13984     0.015     0.162     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13985     0.003     0.217     0.220 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13986     0.011     0.261     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13987     0.011     0.070     0.081 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13988     0.008     0.029     0.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13989     0.003     0.140     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13990     0.015     0.209     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13991     0.008     0.364     0.372 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13992    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13993    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13994    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13995     0.007     0.070     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13996     0.008     0.309     0.317 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13997     0.008     0.059     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13998     0.010     0.252     0.262 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 13999    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14000     0.007     0.120     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14001     0.008     0.391     0.399 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14002     0.008     0.096     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14003     0.010     0.123     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14004     0.008     0.180     0.188 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14005    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14006     0.008     0.089     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14007     0.011     0.089     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14008     0.008     0.077     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14009     0.011     1.268     1.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14010     0.008     0.298     0.307 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14011     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14012     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14013     0.007     0.243     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14014     0.011     1.060     1.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14015     0.008     0.247     0.255 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14016     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14017     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14018     0.007     0.201     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14019     0.011     1.078     1.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14020     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14021     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14022     0.011     0.223     0.234 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14023     0.011     0.889     0.900 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14024     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14025     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14026     0.011     0.186     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14027     0.011     0.593     0.604 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14028     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14029     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14030     0.011     0.237     0.248 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14031     0.011     0.614     0.625 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14032     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14033     0.008     1.089     1.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14034     0.011     0.218     0.229 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14035     0.011     0.546     0.557 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14036     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14037     0.008     1.089     1.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14038     0.011     0.217     0.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14039    18.689   190.941   209.630 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14040    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14041    18.694   190.149   208.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14042    18.689   190.597   209.285 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14043    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14044    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14045    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14046    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14047    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14048    18.694   190.112   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14049    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14050    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14051    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14052    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14053    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14054    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14055    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14056    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14057    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14058    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14059    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14060    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14061    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14062    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14063    18.694   190.087   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14064    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14065    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14066    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14067    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14068    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14069    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14070    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14071    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14072    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14073    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14074    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14075    18.694   190.101   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14076     0.008     0.801     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14077    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14078    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14079    18.689   191.239   209.927 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14080    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14081    18.694   190.188   208.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14082    18.689   190.588   209.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14083    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14084    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14085    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14086    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14087    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14088    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14089    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14090    18.694   190.131   208.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14091    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14092    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14093    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14094    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14095    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14096    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14097    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14098    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14099    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14100    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14101    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14102    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14103    18.694   190.121   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14104    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14105    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14106    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14107    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14108    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14109    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14110    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14111    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14112    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14113    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14114    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14115     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14116     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14117     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14118    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14119    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14120     0.011     0.214     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14121     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14122     0.008     1.234     1.242 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14123     0.011     0.164     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14124    18.689   190.660   209.349 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14125    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14126    18.694   190.195   208.889 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14127    18.689   190.226   208.915 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14128    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14129    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14130    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14131    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14132    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14133    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14134    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14135    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14136    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14137    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14138    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14139    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14140    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14141    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14142    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14143    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14144    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14145    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14146    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14147    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14148    18.694   190.128   208.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14149    18.694   190.092   208.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14150    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14151    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14152    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14153    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14154    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14155    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14156    18.694   190.084   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14157    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14158    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14159    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14160     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14161     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14162     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14163    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14164    18.694   190.087   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14165    18.689   190.341   209.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14166    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14167    18.694   190.137   208.831 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14168    18.689   190.436   209.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14169    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14170    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14171    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14172    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14173    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14174    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14175    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14176    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14177    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14178    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14179    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14180    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14181    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14182    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14183    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14184    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14185    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14186    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14187    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14188    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14189    18.694   190.095   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14190    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14191    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14192    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14193    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14194    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14195    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14196    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14197    18.694   190.122   208.816 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14198    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14199    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14200    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14201     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14202     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14203     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14204    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14205    18.694   190.083   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14206     0.003     0.026     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14207    18.689   190.469   209.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14208    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14209    18.694   190.157   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14210    18.689   190.416   209.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14211    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14212    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14213    18.694   190.086   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14214    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14215    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14216    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14217    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14218    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14219    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14220    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14221    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14222    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14223    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14224    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14225    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14226    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14227    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14228    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14229    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14230    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14231    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14232    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14233    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14234    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14235    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14236    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14237    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14238    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14239    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14240    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14241    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14242    18.694   190.055   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14243     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14244     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14245     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14246    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14247     0.007     0.037     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14248    18.689   190.455   209.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14249    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14250     0.007     0.041     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14251    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14252    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14253    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14254    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14255    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14256    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14257    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14258    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14259    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14260    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14261    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14262    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14263    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14264    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14265    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14266    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14267    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14268    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14269    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14270    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14271    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14272    18.694   190.110   208.804 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14273    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14274    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14275    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14276    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14277    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14278    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14279    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14280    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14281    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14282    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14283    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14284    18.694   190.168   208.862 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14285    18.689   190.672   209.361 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14286    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14287    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14288    18.694   190.119   208.813 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14289    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14290    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14291    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14293    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14294    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14295    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14296    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14297    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14298    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14299    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14300    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14301    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14302    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14303    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14304    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14305    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14306    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14307    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14308    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14309    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14310    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14311    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14312    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14313    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14314    18.694   190.116   208.810 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14315    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14316    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14317    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14318    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14319     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14320     0.003     0.240     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14321     0.008     0.655     0.663 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14322     0.011     0.113     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14323    18.689   190.445   209.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14324    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14325     0.007     0.032     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14326    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14327    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14328    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14329    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14330    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14331    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14332    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14333    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14334    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14335    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14336    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14337    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14338    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14339    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14340    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14341    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14342    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14343    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14344    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14345    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14346    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14347    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14348    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14349    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14350    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14351    18.694   190.058   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14352    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14353    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14354    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14355    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14356    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14357    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14358    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14359     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14360    18.694   190.169   208.863 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14361    18.689   190.442   209.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14362    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14363    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14364    18.694   190.121   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14365    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14366    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14367    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14368    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14369    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14370    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14371    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14372    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14373    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14374    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14375    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14376    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14377    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14378    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14379    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14380    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14381    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14382    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14383    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14384    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14385    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14386    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14387    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14388    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14389    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14390    18.694   190.127   208.821 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14391    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14392    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14393    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14394    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14395     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14396     0.003     0.240     0.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14397     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14398     0.011     0.115     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14399     0.011     3.042     3.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14400     0.011     0.535     0.546 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14401     0.008     0.100     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14402     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14403     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14404     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14405     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14406    18.689   190.423   209.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14407    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14408    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14409    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14410    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14411    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14412    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14413    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14414    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14415    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14416    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14417    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14418    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14419    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14420    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14421    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14422    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14423    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14424    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14425    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14426    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14427    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14428    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14429    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14430    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14431    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14432    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14433    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14434    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14435    18.694   190.123   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14436    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14437    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14438    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14439     0.011     2.691     2.702 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14440     0.011     0.493     0.504 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14441     0.008     0.105     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14442     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14443     0.008     0.801     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14444     0.011     0.182     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14445    18.689   190.455   209.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14446    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14447    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14448    18.694   190.110   208.804 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14449    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14450    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14451    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14452    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14453    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14454    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14455    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14456    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14457    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14458    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14459    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14460    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14461    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14462    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14463    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14464    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14465    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14466    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14467    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14468    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14469    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14470    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14471    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14472    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14473    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14474    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14475    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14476    18.694   190.077   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14477    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14478     0.011     1.614     1.625 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14479     0.011     0.560     0.571 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14480     0.008     0.090     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14481     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14482     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14483     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14484     0.011     0.155     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14485    18.689   190.462   209.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14486    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14487    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14488    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14489    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14490    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14491    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14492    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14493    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14494    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14495    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14496    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14497    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14498    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14499    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14500    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14501    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14502    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14503    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14504    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14505    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14506    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14507    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14508    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14509    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14510    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14511    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14512    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14513    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14514    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14515    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14516    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14517    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14518     0.011     1.296     1.307 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14519     0.011     0.438     0.449 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14520     0.008     0.120     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14521     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14522     0.008     0.801     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14523     0.011     0.206     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14524    18.689   190.475   209.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14525    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14526    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14527    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14528    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14529    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14530    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14531    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14532    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14533    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14534    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14535    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14536    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14537    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14538    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14539    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14540    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14541    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14542    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14543    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14544    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14545    18.694   190.097   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14546    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14547    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14548    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14549    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14550    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14551    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14552    18.694   190.082   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14553    18.694   190.121   208.816 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14554    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14555    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14556    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14557     0.011     0.256     0.268 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14558     0.007     0.055     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14559     0.003     0.310     0.313 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14560     0.008     0.873     0.882 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14561     0.011     0.206     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14562     0.011     1.343     1.354 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14563     0.011     0.459     0.470 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14564     0.008     0.090     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14565     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14566     0.008     0.801     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14567     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14568    18.689   190.462   209.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14569    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14570    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14571    18.694   190.092   208.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14572    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14573    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14574    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14575    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14576    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14577    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14578    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14579    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14580    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14581    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14582    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14583    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14584    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14585    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14586    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14587    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14588    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14589    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14590    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14591    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14592    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14593    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14594    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14595    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14596    18.694   190.079   208.773 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14597    18.694   190.136   208.830 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14598    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14599    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14600    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14601     0.011     1.425     1.436 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14602     0.011     0.496     0.507 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14603     0.008     0.089     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14604     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14605     0.008     0.801     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14606     0.011     0.155     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14607    18.689   190.501   209.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14608    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14609    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14610    18.694   190.088   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14611    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14612    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14613    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14614    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14615    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14616    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14617    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14618    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14619    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14620    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14621    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14622    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14623    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14624    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14625    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14626    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14627    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14628    18.694   190.087   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14629    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14630    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14631    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14632    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14633    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14634    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14635    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14636    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14637    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14638    18.694   190.091   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14639    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14640     0.011     1.487     1.498 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14641     0.011     0.486     0.497 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14642    18.689   190.987   209.676 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14643    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14644    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14645    18.694   190.109   208.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14646    18.694   190.075   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14647    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14648    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14649    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14650    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14651    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14652    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14653    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14654    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14655    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14656    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14657    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14658    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14659    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14660    18.694   190.092   208.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14661    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14662    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14663    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14664    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14665    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14666    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14667    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14668    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14669    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14670    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14671     0.008     0.699     0.707 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14672     0.011     0.227     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14673     0.008     0.109     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14674     0.011     0.181     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14675    18.689   190.410   209.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14676    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14677    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14678    18.694   190.087   208.781 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14679    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14680    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14681    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14682    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14683    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14684    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14685    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14686    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14687    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14688    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14689    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14690    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14691    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14692    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14693    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14694    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14695    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14696    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14697    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14698    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14699    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14700    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14701    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14702    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14703    18.694   190.084   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14704    18.694   190.136   208.831 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14705    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14706    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14707    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14708     0.008     1.043     1.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14709     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14710     0.008     0.801     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14711     0.011     0.549     0.560 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14712     0.011     0.434     0.445 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14713    18.689   190.546   209.235 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14714    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14715    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14716    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14717    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14718    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14719    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14720    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14721    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14722    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14723    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14724    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14725    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14726    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14727    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14728    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14729    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14730    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14731    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14732    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14733    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14734    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14735    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14736    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14737    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14738    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14739    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14740    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14741    18.694   190.084   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14742    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14743    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14744    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14745    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14746     0.008     0.063     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14747     0.011     0.114     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14748    18.689   190.844   209.533 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14749    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14750    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14751    18.694   190.115   208.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14752    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14753    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14754    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14755    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14756    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14757    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14758    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14759    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14760    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14761    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14762    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14763    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14764    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14765    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14766    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14767    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14768    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14769    18.694   190.134   208.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14770    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14771    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14772    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14773    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14774    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14775    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14776    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14777    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14778    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14779    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14780    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14781     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14782     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14783     0.011     2.388     2.399 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14784     0.011     0.491     0.502 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14785    18.689   190.630   209.319 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14786    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14787    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14788    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14789    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14790    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14791    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14792    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14793    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14794    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14795    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14796    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14797    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14798    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14799    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14800    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14801    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14802    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14803    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14804    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14805    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14806    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14807    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14808    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14809    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14810    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14811    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14812    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14813    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14814    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14815    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14816    18.694   190.085   208.779 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14817    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14818     0.008     0.059     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14819     0.011     0.097     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14820    18.689   190.720   209.409 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14821    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14823    18.694   190.097   208.791 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14824    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14825    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14826    18.694   190.049   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14827    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14828    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14829    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14830    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14831    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14832    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14833    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14834    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14835    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14836    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14837    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14838    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14839    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14840    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14841    18.694   190.136   208.831 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14842    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14843    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14844    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14845    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14846    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14847    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14848    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14849    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14850    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14851    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14852    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14853     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14854     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14855     0.011     1.152     1.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14856     0.011     0.477     0.488 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14857    18.689   190.597   209.285 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14858    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14859    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14860    18.694   190.099   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14861    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14862    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14863    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14864    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14865    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14866    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14867    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14868    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14869    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14870    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14871    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14872    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14873    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14874    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14875    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14876    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14877    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14878    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14879    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14880    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14881    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14882    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14883    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14884    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14885    18.694   190.077   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14886    18.694   190.148   208.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14887    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14888    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14889    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14890     0.008     0.062     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14891     0.011     0.110     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14892    18.689   190.886   209.574 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14893    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14894    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14895    18.694   190.121   208.816 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14896    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14897    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14898    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14899    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14900    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14901    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14902    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14903    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14904    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14905    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14906    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14907    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14908    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14909    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14910    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14911    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14912    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14913    18.694   190.153   208.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14914    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14915    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14916    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14917    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14918    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14919    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14920    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14921    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14922    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14923    18.694   190.079   208.773 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14924    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14925     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14926     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14927     0.011     1.102     1.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14928     0.011     0.444     0.455 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14929    18.689   190.588   209.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14930    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14931    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14932    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14933    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14934    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14935    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14936    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14937    18.694   190.099   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14938    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14939    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14940    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14941    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14942    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14943    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14944    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14945    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14946    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14947    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14948    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14949    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14950    18.694   190.117   208.811 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14951    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14952    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14953    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14954    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14955    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14956    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14957    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14958    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14959    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14960    18.694   190.079   208.773 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14961    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14962     0.008     0.063     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14963     0.011     0.104     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14964    18.689   190.710   209.398 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14965    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14966    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14967    18.694   190.139   208.833 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14968    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14969    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14970    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14971    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14972    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14973    18.694   190.049   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14974    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14975    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14976    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14977    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14978    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14979    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14980    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14981    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14982    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14983    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14984    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14985    18.694   190.120   208.814 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14986    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14987    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14988    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14989    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14990    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14991    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14992    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14993    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14994    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14995    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14996    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14997     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14998     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 14999     0.011     1.067     1.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15000     0.011     0.419     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15001    18.689   190.555   209.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15002    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15003    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15004    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15005    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15006    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15007    18.694   190.099   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15008    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15009    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15010    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15011    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15012    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15013    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15014    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15015    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15016    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15017    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15018    18.694   190.055   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15019    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15020    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15021    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15022    18.694   190.095   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15023    18.694   190.075   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15024    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15025    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15026    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15027    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15028    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15029    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15030    18.694   190.117   208.811 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15031    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15032    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15033    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15034     0.008     0.059     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15035     0.011     0.101     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15036    18.689   190.772   209.460 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15037    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15038    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15039    18.694   190.127   208.821 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15040    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15041    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15042    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15043    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15044    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15045    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15046    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15047    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15048    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15049    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15050    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15051    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15052    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15053    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15054    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15055    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15056    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15057    18.694   190.125   208.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15058    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15059    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15060    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15061    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15062    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15063    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15064    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15065    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15066    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15067    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15068    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15069     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15070     0.008     0.728     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15071     0.011     1.164     1.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15072     0.007     0.224     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15073    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15074    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15075    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15076    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15077    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15078    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15079    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15080    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15081    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15082    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15083    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15084    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15085    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15086    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15087    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15088    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15089    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15090    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15091    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15092    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15093    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15094    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15095    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15096    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15097    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15098    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15099    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15100    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15101    18.694   190.089   208.783 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15102    18.694   190.118   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15103    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15104    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15105    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15106     0.003     0.123     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15107     0.008     0.257     0.265 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15108     0.011     0.085     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15109     0.008     0.059     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15110     0.011     0.095     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15111    18.689   190.787   209.476 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15112    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15113    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15114    18.694   190.124   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15115    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15116    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15117     0.008     0.263     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15118     0.008     0.057     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15119    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15120     0.008     0.155     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15121     0.008     0.098     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15122    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15123    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15124    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15125    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15126    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15127    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15128    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15129    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15130    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15131    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15132    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15133    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15134    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15135    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15136    18.694   190.111   208.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15137    18.694   190.083   208.777 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15138    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15139    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15140    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15141    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15142    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15143    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15144    18.694   190.092   208.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15145    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15146    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15147    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15148     0.008     0.155     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15149     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15150     0.008     0.801     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15151     0.011     0.577     0.588 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15152     0.011     0.206     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15153    18.689   190.901   209.590 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15154    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15155    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15156    18.694   190.127   208.821 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15157     0.008     1.191     1.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15158    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15159     0.008     0.488     0.497 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15160    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15161    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15162     0.008     0.494     0.502 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15163     0.010     0.339     0.349 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15164    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15165     0.008     0.425     0.433 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15166     0.010     0.285     0.294 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15167    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15168    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15169    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15170     0.008     0.484     0.493 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15171     0.010     0.249     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15172    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15173     0.008     0.607     0.615 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15174    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15175    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15176     0.008     0.553     0.562 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15177     0.010     0.238     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15178     0.003     0.188     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15179    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15180    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15181    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15182    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15183     0.008     2.029     2.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15184    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15185     0.008     1.263     1.271 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15186     0.010     0.213     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15187    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15188    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15189     0.008     0.544     0.552 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15190    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15191     0.008     0.426     0.435 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15192     0.010     0.441     0.451 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15193     0.010     0.164     0.174 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15194    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15195    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15196    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15197     0.008     0.743     0.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15198     0.008     0.100     0.108 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15199    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15200     0.008     1.070     1.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15201     0.008     0.134     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15202     0.003     0.277     0.280 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15203    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15204    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15205     0.008     1.067     1.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15206     0.010     0.360     0.369 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15207     0.010     0.298     0.308 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15208    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15209     0.008     0.810     0.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15210     0.008     0.133     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15211     0.003     0.327     0.330 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15212     0.010     0.404     0.413 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15213     0.003     0.319     0.322 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15214     0.008     0.687     0.695 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15215     0.003     0.364     0.367 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15216     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15217     0.008     1.525     1.533 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15218     0.011     0.245     0.256 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15219     0.011     0.040     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15220    18.689   190.076   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15221    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15223    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15224     0.015     0.257     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15225     0.008     0.158     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15226     0.015     0.413     0.428 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15227     0.011     0.239     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15228     0.008     0.184     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15229     0.011     0.645     0.656 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15230     0.011     0.297     0.308 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15231     0.011     0.271     0.282 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15232     0.007     0.092     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15233     0.011     0.134     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15234     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15235     0.011     0.230     0.241 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15236     0.008     0.146     0.154 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15237     0.003     0.222     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15238     0.015     0.268     0.284 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15239     0.010     0.095     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15240     0.008     0.194     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15241     0.007     0.128     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15242     0.011     0.050     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15243    18.689   190.042   208.730 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15244    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15245    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15246     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15247     0.011     0.305     0.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15248     0.011     0.241     0.252 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15249     0.003     0.113     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15250     0.015     0.333     0.349 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15251     0.011     0.818     0.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15252     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15253     0.015     0.470     0.485 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15254    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15255    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15256    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15257    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15258    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15259    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15260    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15261    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15262    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15263    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15264    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15265    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15266    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15267    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15268    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15269    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15270    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15271    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15272    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15273    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15274    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15275    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15276    18.694   190.086   208.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15277    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15278    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15279    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15280    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15281    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15282    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15283    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15284    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15285     0.003     0.145     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15286     0.008     0.185     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15287     0.011     0.249     0.260 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15288     0.011     0.216     0.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15289     0.007     0.205     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15290     0.011     0.234     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15291    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15292    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15293    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15294     0.011     0.029     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15295     0.008     0.067     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15296    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15297    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15298    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15299     0.008     0.075     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15300     0.008     0.512     0.520 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15301     0.010     0.241     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15302    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15303    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15304     0.011     0.080     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15305     0.008     0.097     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15306    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15307    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15308    18.694   190.099   208.794 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15309     0.011     0.222     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15310     0.007     0.202     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15311    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15312    18.694   190.101   208.795 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15313     0.008     0.134     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15314    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15315     0.008     0.133     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15316     0.010     0.134     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15317    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15318     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15319     0.011     0.067     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15320     0.008     0.276     0.285 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15321     0.010     0.131     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15322     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15323     0.010     0.126     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15324     0.008     0.190     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15325     0.015     0.739     0.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15326     0.011     1.129     1.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15327     0.011     0.192     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15328     0.008     0.181     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15329     0.011     0.126     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15330     0.015     0.589     0.604 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15331    18.689   190.160   208.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15332    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15333    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15334    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15335    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15336    18.694   190.093   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15337    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15338    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15339    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15340    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15341    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15342    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15343    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15344    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15345    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15346    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15347    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15348    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15349    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15350    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15351    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15352    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15353    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15354    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15355    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15356    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15357    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15358    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15359    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15360    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15361    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15362     0.011     0.342     0.353 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15363     0.015     0.664     0.679 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15364     0.011     1.006     1.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15365     0.011     0.195     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15366     0.008     0.142     0.150 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15367     0.011     0.109     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15368     0.015     0.590     0.606 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15369    18.689   190.188   208.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15370    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15371    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15372    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15373    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15374    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15375    18.694   190.127   208.821 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15376    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15377    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15378    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15379    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15380    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15381    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15382    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15383    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15384    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15385    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15386    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15387    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15388    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15389    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15390    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15391    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15392    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15393    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15394    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15395    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15396    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15397    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15398    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15399    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15400     0.011     0.283     0.294 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15401     0.015     0.307     0.322 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15402     0.011     0.707     0.718 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15403     0.007     0.055     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15404     0.015     0.685     0.700 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15405    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15406    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15407    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15408    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15409    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15410    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15411    18.694   190.105   208.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15412    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15413    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15414    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15415    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15416    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15417    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15418    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15419    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15420    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15421    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15422    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15423    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15424    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15425    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15426    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15427    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15428    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15429    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15430    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15431    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15432    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15433    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15434    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15435    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15436     0.003     0.186     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15437     0.008     0.157     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15438     0.011     0.236     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15439     0.011     0.205     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15440     0.015     0.373     0.388 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15441     0.003     0.248     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15442     0.011     0.710     0.721 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15443     0.007     0.064     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15444     0.015     0.633     0.649 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15445    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15446    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15447    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15448    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15449    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15450    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15451    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15452    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15453    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15454    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15455    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15456    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15457    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15458    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15459    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15460    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15461    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15462    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15463    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15464    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15465    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15466    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15467    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15468    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15469    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15470    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15471    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15472    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15473    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15474    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15475    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15476     0.003     0.163     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15477     0.008     0.158     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15478     0.011     0.259     0.270 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15479     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15480     0.015     0.260     0.275 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15481     0.011     1.131     1.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15482     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15483     0.015     0.581     0.596 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15484    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15485    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15486    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15487    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15488    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15489    18.694   190.093   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15490    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15491    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15492    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15493    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15494    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15495    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15496    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15497    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15498    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15499    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15500     0.003     0.092     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15501    18.689   190.119   208.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15502    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15503    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15504    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15505    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15506    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15507    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15508    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15509    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15510    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15511    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15512    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15513    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15514    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15515    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15516     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15517     0.008     0.192     0.200 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15518     0.011     0.211     0.222 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15519     0.011     0.272     0.283 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15520     0.015     0.230     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15521     0.011     0.844     0.855 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15522     0.011     0.114     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15523     0.015     0.569     0.584 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15524    18.689   190.147   208.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15525    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15526    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15527    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15528    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15529    18.694   190.088   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15530    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15531    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15532    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15533    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15534    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15535    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15536    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15537    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15538    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15539    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15540    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15541    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15542    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15543    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15544    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15545    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15546    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15547    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15548    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15549    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15550    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15551    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15552    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15553    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15554    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15555     0.008     0.169     0.177 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15556     0.011     0.187     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15557     0.011     0.272     0.283 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15558     0.015     0.229     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15559     0.011     0.909     0.920 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15560     0.011     0.105     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15561     0.015     0.534     0.549 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15562    18.689   190.157   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15563    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15564    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15565    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15566    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15567    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15568    18.694   190.117   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15569    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15570    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15571    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15572    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15573    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15574    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15575    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15576    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15577    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15578    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15579    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15580    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15581    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15582    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15583    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15584    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15585    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15586    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15587    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15588    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15589    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15590    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15591    18.694   190.073   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15592    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15593     0.008     0.177     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15594     0.011     0.202     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15595     0.011     0.242     0.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15596     0.015     0.233     0.248 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15597     0.011     0.905     0.916 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15598     0.011     0.101     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15599     0.015     0.614     0.629 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15600    18.689   190.165   208.853 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15601    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15602    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15603    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15604    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15605    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15606    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15607    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15608    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15609    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15610    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15611    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15612    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15613    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15614    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15615    18.694   190.049   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15616    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15617    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15618    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15619    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15620    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15621    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15622    18.694   190.082   208.776 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15623    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15624    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15625    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15626    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15627    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15628    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15629    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15630    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15631     0.008     0.169     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15632     0.011     0.208     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15633     0.011     0.262     0.273 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15634     0.015     0.245     0.260 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15635     0.011     0.906     0.917 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15636     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15637     0.015     0.560     0.575 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15638    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15639    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15640    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15641    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15642    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15643    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15644    18.694   190.102   208.796 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15645    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15646    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15647    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15648    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15649    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15650    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15651    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15652    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15653    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15654    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15655    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15656    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15657    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15658    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15659    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15660    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15661    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15662    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15663    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15664    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15665    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15666    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15667    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15668    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15669     0.003     0.159     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15670     0.008     0.159     0.167 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15671     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15672     0.011     0.227     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15673     0.015     0.217     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15674     0.011     0.823     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15675     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15676     0.015     0.659     0.674 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15677    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15678    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15679    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15680    18.694   190.068   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15681    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15682    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15683    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15684    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15685    18.694   190.069   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15686    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15687    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15688    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15689    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15690    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15691    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15692    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15693    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15694    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15695    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15696    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15697    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15698    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15699    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15700    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15701    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15702    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15703    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15704    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15705    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15706    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15707    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15708     0.003     0.145     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15709     0.008     0.173     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15710     0.011     0.226     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15711     0.011     0.250     0.261 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15712     0.015     0.236     0.251 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15713     0.011     0.927     0.938 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15714     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15715     0.015     0.741     0.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15716    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15717    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15718    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15719    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15720    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15721    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15722    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15723    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15724    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15725    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15726    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15727    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15728    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15729    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15730    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15731    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15732    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15733    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15734    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15735    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15736    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15737    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15738    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15739    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15740    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15741    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15742    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15743    18.694   190.071   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15744    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15745    18.694   190.076   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15746    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15747     0.003     0.163     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15748     0.008     0.184     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15749     0.011     0.235     0.246 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15750     0.011     0.275     0.286 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15751     0.015     0.307     0.323 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15752     0.011     1.234     1.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15753     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15754     0.015     0.647     0.662 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15755    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15756    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15757    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15758    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15759    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15760    18.694   190.090   208.784 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15761    18.694   190.114   208.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15762    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15763    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15764    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15765    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15766    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15767    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15768    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15769    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15770    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15771    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15772    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15773    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15774    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15775    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15776    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15777    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15778    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15779    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15780    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15781    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15782    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15783    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15784    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15785    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15786     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15787     0.008     0.210     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15788     0.011     0.200     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15789     0.011     0.286     0.297 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15790     0.015     0.195     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15791     0.011     0.755     0.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15792     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15793     0.015     0.664     0.679 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15794    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15795    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15796    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15797    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15798    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15799    18.694   190.079   208.773 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15800    18.694   190.111   208.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15801    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15802    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15803    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15804    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15805    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15806    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15807    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15808    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15809    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15810    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15811    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15812    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15813    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15814    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15815    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15816    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15817    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15818    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15819    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15820    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15821    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15823    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15824    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15825     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15826     0.008     0.151     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15827     0.011     0.188     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15828     0.011     0.230     0.241 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15829     0.011     0.131     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15830     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15831     0.008     0.090     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15832     0.003     0.044     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15833     0.011     0.116     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15834     0.008     0.185     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15835     0.008     0.209     0.217 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15836     0.011     0.599     0.610 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15837     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15838     0.015     0.587     0.602 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15839    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15840    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15841    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15842    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15843    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15844    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15845    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15846    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15847    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15848    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15849    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15850    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15851    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15852    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15853    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15854    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15855    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15856    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15857    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15858    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15859    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15860    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15861    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15862    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15863    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15864    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15865    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15866     0.003     0.159     0.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15867     0.008     0.188     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15868     0.011     0.279     0.290 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15869     0.010     0.305     0.315 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15870     0.008     0.357     0.366 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15871     0.010     0.118     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15872     0.011     0.199     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15873     0.015     0.245     0.261 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15874     0.011     0.994     1.006 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15875     0.007     0.051     0.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15876     0.015     0.601     0.616 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15877    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15878    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15879    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15880    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15881    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15882    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15883    18.694   190.122   208.816 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15884    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15885    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15886    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15887    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15888    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15889    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15890    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15891    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15892    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15893    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15894    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15895    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15896    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15897    18.694   190.050   208.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15898    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15899    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15900    18.694   190.053   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15901    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15902    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15903    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15904    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15905    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15906    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15907    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15908     0.003     0.140     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15909     0.008     0.190     0.198 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15910     0.011     0.226     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15911     0.011     0.263     0.274 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15912     0.015     0.267     0.282 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15913     0.011     1.057     1.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15914     0.007     0.061     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15915     0.015     0.677     0.693 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15916    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15917    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15918    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15919    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15920    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15921    18.694   190.099   208.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15922    18.694   190.123   208.817 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15923    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15924    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15925    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15926    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15927    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15928    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15929    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15930    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15931    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15932    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15933    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15934    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15935    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15936    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15937    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15938    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15939    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15940    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15941    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15942    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15943    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15944    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15945    18.694   190.075   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15946    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15947     0.003     0.122     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15948     0.008     0.179     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15949     0.011     0.196     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15950     0.011     0.275     0.286 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15951     0.015     0.229     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15952     0.011     0.906     0.917 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15953     0.007     0.058     0.065 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15954     0.015     0.615     0.630 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15955    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15956    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15957    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15958    18.694   190.068   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15959    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15960    18.694   190.096   208.790 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15961    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15962    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15963    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15964    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15965    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15966    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15967    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15968    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15969    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15970    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15971    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15972    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15973    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15974    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15975    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15976    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15977    18.694   190.080   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15978    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15979    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15980    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15981    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15982    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15983    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15984    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15985    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15986     0.003     0.131     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15987     0.008     0.164     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15988     0.011     0.198     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15989     0.011     0.246     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15990     0.015     0.252     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15991     0.011     1.041     1.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15992     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15993     0.015     0.703     0.718 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15994    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15995    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15996    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15997    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15998    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 15999    18.694   190.093   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16000    18.694   190.117   208.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16001    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16002    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16003    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16004    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16005    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16006    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16007    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16008    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16009    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16010    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16011    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16012    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16013    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16014    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16015    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16016    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16017    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16018    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16019    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16020    18.694   190.064   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16021    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16022    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16023    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16024    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16025     0.003     0.163     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16026     0.008     0.203     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16027     0.011     0.229     0.240 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16028     0.011     0.256     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16029     0.015     0.309     0.324 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16030     0.011     0.787     0.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16031     0.011     0.174     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16032     0.008     0.116     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16033     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16034     0.015     0.600     0.616 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16035    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16036    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16037    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16038    18.694   190.075   208.769 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16039    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16040    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16041    18.694   190.099   208.794 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16042    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16043    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16044    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16045    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16046    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16047    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16048    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16049    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16050    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16051    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16052    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16053    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16054    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16055    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16056    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16057    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16058    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16059    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16060    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16061    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16062    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16063    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16064    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16065    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16066     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16067     0.011     0.227     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16068     0.015     0.273     0.289 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16069     0.011     1.080     1.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16070     0.011     0.207     0.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16071     0.008     0.121     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16072     0.007     0.049     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16073     0.015     0.647     0.663 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16074    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16075    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16076    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16077    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16078    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16079    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16080    18.694   190.108   208.802 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16081    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16082    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16083    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16084    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16085    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16086    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16087    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16088    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16089    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16090    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16091    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16092    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16093    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16094    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16095    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16096    18.694   190.071   208.765 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16097    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16098    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16099    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16100    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16101    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16102    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16103    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16104    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16105     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16106     0.011     0.244     0.255 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16107     0.015     0.241     0.256 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16108     0.011     0.919     0.930 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16109     0.011     0.208     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16110     0.008     0.156     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16111     0.007     0.062     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16112     0.015     0.657     0.672 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16113    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16114    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16115    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16116    18.694   190.075   208.770 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16117    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16118    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16119    18.694   190.121   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16120    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16121    18.694   190.062   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16122    18.694   190.055   208.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16123    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16124    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16125    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16126    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16127    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16128    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16129    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16130    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16131    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16132    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16133    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16134    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16135    18.694   190.078   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16136    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16137    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16138    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16139    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16140    18.694   190.066   208.760 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16141    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16142    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16143    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16144     0.003     0.131     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16145     0.011     0.302     0.313 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16146     0.015     0.247     0.263 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16147     0.011     0.949     0.960 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16148     0.007     0.054     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16149     0.015     0.636     0.651 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16150     0.003     0.674     0.677 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16151     0.003     0.150     0.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16152    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16153    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16154    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16155    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16156    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16157    18.694   190.084   208.778 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16158     0.008     1.182     1.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16159     0.010     0.162     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16160     0.003     0.113     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16161    18.694   190.094   208.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16162     0.008     1.482     1.491 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16163     0.010     0.177     0.187 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16164    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16165    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16166    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16167    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16168    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16169    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16170    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16171    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16172    18.694   190.060   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16173    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16174    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16175    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16176    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16177    18.694   190.051   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16178    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16179    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16180    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16181    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16182    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16183    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16184    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16185    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16186    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16187    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16188     0.003     0.644     0.647 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16189     0.008     0.173     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16190     0.011     0.196     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16191     0.011     0.257     0.268 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16192     0.011     0.037     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16193     0.011     0.024     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16194     0.010     0.215     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16195     0.008     0.020     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16196     0.010     0.048     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16197     0.008     0.060     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16198     0.003     0.168     0.170 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16199     0.008     0.294     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16200     0.008     0.437     0.445 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16201     0.011     2.969     2.980 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16202     0.011     0.035     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16203     0.011     0.469     0.480 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16204     0.010     0.137     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16205     0.003     0.235     0.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16206     0.008     0.186     0.194 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16207     0.003     0.104     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16208     0.010     0.468     0.478 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16209    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16210    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16211     0.003     0.361     0.364 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16212    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16213     0.008     0.064     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16214     0.010     0.304     0.314 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16215     0.008     0.172     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16216     0.011     0.238     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16217     0.011     0.199     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16218     0.010     0.198     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16219     0.003     0.333     0.335 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16220    18.689   190.359   209.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16221    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16222     0.007     0.051     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16223     0.007     0.129     0.135 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16224     0.003     0.186     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16225    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16226     0.003     0.140     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16227     0.008     0.194     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16228    18.694   190.153   208.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16229     0.010     0.117     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16230     0.003     0.091     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16231     0.011     0.247     0.258 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16232     0.011     0.092     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16233     0.015     0.506     0.521 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16234    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16235    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16236    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16237     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16238    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16239     0.007     0.068     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16240    18.694   190.060   208.754 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16241     0.008     0.229     0.237 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16242     0.010     0.171     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16243    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16244    18.694   190.179   208.873 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16245     0.007     0.134     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16246    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16247    18.694   190.069   208.763 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16248     0.010     0.100     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16249    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16250     0.008     0.293     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16251     0.010     0.122     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16252    18.689   190.126   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16253    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16254    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16255    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16256     0.010     0.418     0.428 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16257    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16258     0.010     0.618     0.628 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16259     0.003     0.163     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16260     0.010     0.492     0.502 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16261    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16262    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16263     0.010     0.544     0.554 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16264    18.694   190.048   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16265     0.010     0.145     0.155 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16266    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16267    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16268    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16269    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16270    18.694   190.051   208.745 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16271     0.010     0.279     0.289 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16272    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16273     0.010     0.280     0.290 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16274     0.007     0.134     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16275    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16276    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16277     0.010     0.949     0.958 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16278    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16279     0.010     0.480     0.490 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16280    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16281    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16282    18.694   190.068   208.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16283     0.010     0.553     0.563 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16284    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16285     0.010     0.479     0.489 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16286    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16287    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16288     0.010     0.744     0.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16289     0.007     0.195     0.202 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16290    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16291     0.010     0.350     0.360 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16292     0.007     0.212     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16293     0.003     0.188     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16294     0.007     0.209     0.216 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16295     0.003     0.175     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16296    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16297    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16298     0.010     0.288     0.297 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16299     0.007     0.397     0.404 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16300     0.003     0.162     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16301    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16302     0.010     0.477     0.486 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16303     0.007     0.184     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16304     0.007     0.154     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16305     0.003     0.188     0.191 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16306     0.008     0.273     0.281 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16307    18.689   190.098   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16308    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16309    18.694   190.053   208.747 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16310     0.010     0.060     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16311    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16312    18.694   190.063   208.757 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16313     0.008     0.273     0.281 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16314     0.010     0.094     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16315    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16316     0.008     0.152     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16317    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16318     0.007     0.085     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16319    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16320    18.694   190.070   208.764 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16321    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16322     0.011     0.171     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16323     0.008     2.657     2.665 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16324    18.689   190.387   209.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16325    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16326    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16327    18.694   190.079   208.773 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16328     0.010     0.209     0.219 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16329    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16330    18.694   190.090   208.785 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16331     0.007     0.048     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16332     0.008     0.037     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16333     0.015     0.133     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16334     0.008     0.134     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16335     0.003     0.328     0.331 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16336    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16337    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16338     0.010     0.197     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16339    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16340    18.694   190.061   208.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16341     0.010     0.091     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16342    18.694   190.094   208.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16343     0.010     0.172     0.182 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16344    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16345    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16346     0.007     0.114     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16347     0.003     0.488     0.490 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16348     0.008     0.660     0.669 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16349    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16350     0.011     0.058     0.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16351     0.008     0.266     0.275 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16352     0.010     0.535     0.545 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16353    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16354    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16355    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16356    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16357     0.008     0.168     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16358     0.007     0.116     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16359     0.011     0.105     0.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16360     0.007     0.100     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16361     0.008     0.651     0.659 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16362     0.010     0.070     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16363    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16364    18.694   190.072   208.766 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16365     0.010     0.050     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16366    18.694   190.066   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16367     0.010     0.518     0.528 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16368     0.008     0.222     0.230 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16369     0.010     0.271     0.281 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16370    18.689   190.085   208.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16371    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16372    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16373     0.008     0.353     0.362 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16374    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16375    18.694   190.106   208.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16376     0.008     0.251     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16377     0.010     0.143     0.153 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16378    18.694   190.155   208.849 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16379     0.007     0.114     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16380     0.008     0.309     0.318 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16381    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16382    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16383     0.007     0.109     0.115 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16384     0.003     0.218     0.221 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16385     0.008     0.236     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16386     0.007     0.060     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16387    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16388     0.007     0.070     0.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16389     0.003     0.277     0.280 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16390    18.689   190.303   208.992 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16391    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16392    18.694   190.172   208.866 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16393     0.011     0.118     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16394     0.015     0.271     0.287 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16395     0.008     0.131     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16396     0.011     0.168     0.180 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16397     0.011     0.403     0.414 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16398     0.007     0.070     0.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16399     0.011     0.161     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16400     0.003     0.193     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16401     0.008     0.314     0.322 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16402     0.011     0.153     0.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16403     0.003     0.063     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16404     0.008     0.110     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16405     0.011     0.074     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16406     0.008     0.216     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16407     0.003     0.124     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16408     0.008     0.094     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16409     0.008     0.080     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16410     0.003     0.036     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16411     0.011     0.128     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16412     0.011     0.060     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16413     0.008     0.063     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16414     0.008     0.015     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16415     0.011     0.042     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16416     0.011     0.037     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16417    18.689   190.029   208.718 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16418    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16419     0.010     0.113     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16420    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16421     0.003     0.117     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16422    18.689   190.039   208.728 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16423    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16424    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16425     0.011     0.030     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16426     0.011     0.103     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16427    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16428    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16429    18.694   190.057   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16430     0.010     0.019     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16431     0.008     0.326     0.335 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16432     0.011     0.172     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16433     0.007     0.059     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16434     0.008     0.116     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16435    18.689   190.162   208.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16436    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16437    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16438    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16439    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16440    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16441    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16442    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16443    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16444    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16445    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16446    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16447    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16448    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16449    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16450    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16451    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16452    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16453    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16454    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16455    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16456    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16457    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16458    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16459     0.003     0.018     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16460    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16461    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16462    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16463    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16464    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16465    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16466    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16467     0.003     0.014     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16468    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16469    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16470    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16471     0.011     0.073     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16472     0.011     0.182     0.193 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16473    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16474    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16475    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16476    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16477    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16478    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16479    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16480    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16481    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16482    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16483     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16484     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16485    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16486    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16487    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16488     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16489     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16490     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16491     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16492     0.003     0.110     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16493    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16494    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16495     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16496     0.003     0.005     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16497     0.003     0.104     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16498    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16499    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16500    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16501     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16502     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16503     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16504    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16505     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16506     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16507     0.007     0.019     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16508     0.003     0.123     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16509    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16510     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16511     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16512     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16513     0.003     0.123     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16514    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16515    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16516     0.007     0.009     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16517     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16518    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16519    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16520     0.007     0.014     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16521     0.003     0.130     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16522    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16523    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16524    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16525    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16526    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16527     0.007     0.010     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16528     0.003     0.117     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16529    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16530    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16531     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16532     0.003     0.014     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16533     0.003     0.110     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16534    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16535     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16536     0.003     0.009     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16537     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16538    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16539    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16540    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16541    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16542     0.007     0.011     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16543     0.003     0.009     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16544     0.003     0.130     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16545    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16546     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16547     0.003     0.013     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16548     0.003     0.110     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16549    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16550    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16551    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16552    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16553     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16554     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16555     0.007     0.006     0.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16556     0.003     0.084     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16557    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16558     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16559     0.003     0.110     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16560     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16561     0.003     0.110     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16562    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16563    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16564    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16565     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16566     0.003     0.110     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16567    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16568     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16569     0.003     0.006     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16570     0.003     0.123     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16571    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16572     0.008     0.060     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16573     0.003     0.168     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16574    18.689   190.126   208.815 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16575    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16576    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16577    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16578    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16579    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16580     0.008     0.031     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16581    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16582    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16583     0.008     0.030     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16584     0.008     0.043     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16585    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16586     0.008     0.047     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16587     0.008     0.192     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16588    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16589     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16590     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16591     0.008     0.015     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16592     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16593    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16594     0.010     0.034     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16595    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16596    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16597     0.007     0.007     0.014 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16598     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16599     0.008     0.020     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16600     0.003     0.068     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16601    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16602     0.008     0.021     0.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16603     0.003     0.005     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16604     0.011     0.064     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16605    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16606    18.694   190.046   208.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16607     0.010     0.024     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16608    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16609     0.008     0.025     0.033 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16610    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16611    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16612    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16613    18.694   190.040   208.734 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16614     0.010     0.014     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16615     0.003     0.023     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16616    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16617     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16618     0.003     0.025     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16619     0.008     0.038     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16620     0.008     0.058     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16621     0.003     0.082     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16622     0.007     0.015     0.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16623     0.003     0.023     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16624     0.010     0.075     0.085 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16625     0.003     0.072     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16626    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16627    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16628     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16629     0.007     0.010     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16630     0.007     0.010     0.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16631     0.007     0.039     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16632     0.003     0.082     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16633    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16634    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16635    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16636     0.003     0.006     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16637     0.007     0.021     0.027 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16638     0.011     0.082     0.093 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16639    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16640     0.003     0.008     0.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16641     0.011     0.057     0.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16642     0.008     0.039     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16643    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16644    18.694   190.047   208.742 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16645     0.003     0.014     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16646     0.011     0.056     0.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16647     0.008     0.035     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16648    18.694   190.041   208.735 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16649     0.008     0.027     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16650     0.008     0.041     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16651    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16652    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16653    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16654    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16655    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16656     0.003     0.009     0.012 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16657     0.011     0.043     0.055 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16658     0.008     0.270     0.278 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16659     0.008     0.045     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16660    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16661    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16662     0.010     0.011     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16663    18.694   190.052   208.746 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16664     0.008     0.043     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16665    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16666    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16667     0.008     0.041     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16668     0.007     0.011     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16669     0.003     0.005     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16670     0.008     0.033     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16671     0.003     0.015     0.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16672     0.011     0.106     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16673     0.003     0.077     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16674    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16675    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16676    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16677     0.010     0.036     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16678    18.694   190.044   208.738 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16679     0.008     0.033     0.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16680    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16681    18.694   190.047   208.741 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16682     0.010     0.039     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16683     0.003     0.018     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16684     0.007     0.008     0.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16685     0.003     0.005     0.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16686     0.008     0.031     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16687     0.008     0.049     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16688     0.010     0.123     0.132 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16689     0.003     0.068     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16690    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16691    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16692    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16693     0.007     0.013     0.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16694     0.003     0.005     0.008 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16695     0.010     0.036     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16696     0.003     0.143     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16697     0.003     0.086     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16698    18.694   190.038   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16699     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16700     0.007     0.010     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16701    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16702     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16703     0.007     0.047     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16704     0.003     0.329     0.331 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16705     0.003     0.082     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16706    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16707     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16708     0.007     0.014     0.021 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16709     0.011     0.080     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16710     0.010     0.168     0.178 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16711     0.003     0.109     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16712    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16713    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16714    18.694   190.042   208.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16715     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16716     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16717     0.008     0.036     0.044 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16718    18.694   190.039   208.733 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16719     0.003     0.000     0.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16720     0.011     0.015     0.026 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16721     0.008     0.037     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16722     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16723     0.011     0.327     0.338 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16724    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16725    18.694   190.043   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16726     0.008     0.027     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16727    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16728     0.008     0.042     0.051 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16729     0.008     0.032     0.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16730     0.010     0.215     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16731     0.003     0.168     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16732     0.010     0.314     0.324 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16733     0.003     0.210     0.213 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16734     0.003     0.201     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16735     0.010     0.139     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16736     0.008     0.125     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16737     0.008     0.133     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16738     0.007     0.084     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16739     0.008     0.485     0.493 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16740     0.010     0.590     0.600 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16741     0.003     0.201     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16742    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16743    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16744    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16745     0.003     0.676     0.679 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16746    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16747    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16748    18.694   190.058   208.752 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16749     0.011     0.253     0.264 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16750     0.011     0.197     0.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16751     0.007     0.080     0.087 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16752     0.010     0.215     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16753     0.008     0.319     0.327 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16754     0.010     0.175     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16755    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16756    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16757    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16758     0.011     0.129     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16759    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16760    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16761    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16762    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16763     0.011     0.080     0.091 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16764     0.008     0.080     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16765     0.008     0.461     0.469 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16766    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16767     0.011     0.038     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16768     0.008     0.061     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16769     0.008     0.118     0.127 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16770     0.011     0.043     0.054 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16771     0.010     0.171     0.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16772     0.003     0.327     0.330 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16773     0.010     1.067     1.077 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16774    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16775     0.008     0.167     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16776     0.008     0.071     0.079 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16777    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16778    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16779    18.694   190.074   208.768 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16780    18.689   190.093   208.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16781    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16782    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16783     0.007     0.076     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16784     0.008     0.143     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16785    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16786     0.011     0.089     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16787     0.003     0.419     0.422 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16788     0.011     0.840     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16789     0.010     0.122     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16790    18.694   190.073   208.767 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16791     0.010     0.195     0.204 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16792    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16793     0.007     0.103     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16794    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16795    18.694   190.077   208.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16796     0.011     0.203     0.214 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16797     0.007     0.100     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16798     0.003     0.156     0.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16799    18.694   190.062   208.756 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16800     0.011     0.088     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16801     0.011     0.053     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16802     0.010     0.565     0.575 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16803     0.007     0.138     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16804     0.007     0.090     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16805    18.689   190.062   208.751 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16806    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16807    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16808    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16809    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16810     0.003     0.050     0.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16811     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16812     0.011     0.086     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16813     0.008     0.048     0.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16814     0.011     0.397     0.408 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16815     0.007     0.081     0.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16816     0.003     0.110     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16817     0.010     0.146     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16818     0.011     0.200     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16819     0.010     0.433     0.442 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16820     0.003     0.111     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16821    18.689   190.137   208.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16822    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16823    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16824     0.008     0.256     0.264 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16825     0.008     0.152     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16826     0.007     0.016     0.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16827    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16828     0.011     0.248     0.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16829     0.007     0.043     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16830     0.011     0.265     0.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16831     0.003     0.032     0.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16832     0.008     0.090     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16833    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16834    18.694   190.183   208.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16835    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16836     0.007     0.219     0.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16837     0.010     0.261     0.271 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16838     0.003     0.514     0.517 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16839     0.011     0.283     0.294 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16840     0.007     0.213     0.220 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16841     0.007     0.216     0.223 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16842     0.015     0.253     0.268 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16843     0.007     0.089     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16844     0.008     0.136     0.144 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16845     0.011     0.053     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16846     0.008     0.123     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16847     0.011     0.055     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16848     0.008     0.106     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16849     0.007     0.114     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16850     0.003     0.858     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16851     0.003     0.500     0.503 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16852     0.008     0.291     0.299 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16853     0.010     0.116     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16854     0.010     0.136     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16855     0.008     0.094     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16856    18.689   190.060   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16857    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16858    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16859    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16860    18.694   190.033   208.727 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16861    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16862     0.011     0.098     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16863     0.003     0.341     0.344 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16864     0.011     0.706     0.717 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16865     0.011     0.154     0.165 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16866     0.010     0.282     0.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16867     0.003     0.468     0.471 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16868     0.008     0.375     0.383 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16869     0.011     0.050     0.062 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16870     0.008     0.276     0.284 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16871     0.008     0.082     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16872     0.007     0.224     0.231 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16873     0.008     0.110     0.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16874     0.008     0.111     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16875    18.689   190.208   208.897 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16876    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16877    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16878     0.008     0.019     0.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16879     0.008     0.184     0.192 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16880     0.008     0.118     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16881     0.008     0.051     0.059 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16882     0.010     0.175     0.184 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16883     0.008     0.138     0.147 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16884     0.003     0.476     0.478 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16885     0.008     0.395     0.403 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16886     0.007     0.102     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16887     0.008     0.299     0.307 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16888    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16889    18.694   190.045   208.739 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16890     0.008     0.106     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16891     0.010     0.113     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16892    18.694   190.093   208.787 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16893    18.689   190.072   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16894    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16895    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16896     0.008     0.519     0.527 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16897     0.008     0.204     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16898    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16899    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16900    18.694   190.049   208.743 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16901     0.011     0.012     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16902     0.011     0.034     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16903     0.008     0.310     0.318 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16904     0.003     0.753     0.755 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16905     0.008     0.089     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16906     0.010     0.834     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16907     0.011     0.021     0.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16908     0.008     0.381     0.389 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16909     0.008     0.042     0.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16910    18.694   190.054   208.748 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16911     0.011     0.108     0.119 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16912     0.011     0.062     0.073 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16913     0.008     0.362     0.371 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16914     0.010     0.091     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16915     0.003     0.424     0.427 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16916     0.008     0.114     0.122 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16917     0.011     0.063     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16918     0.010     0.304     0.314 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16919     0.007     0.053     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16920     0.003     0.145     0.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16921     0.008     0.113     0.121 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16922    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16923    18.694   190.064   208.758 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16924     0.010     0.600     0.610 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16925     0.008     0.097     0.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16926     0.008     0.619     0.627 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16927     0.010     0.142     0.151 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16928    18.694   190.135   208.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16929    18.689   190.129   208.818 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16930    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16931    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16932     0.008     0.237     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16933     0.008     0.134     0.142 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16934     0.008     0.732     0.740 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16935    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16936    18.694   190.065   208.759 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16937     0.011     0.132     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16938     0.011     0.096     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16939     0.010     0.115     0.124 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16940     0.003     0.296     0.299 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16941     0.011     0.145     0.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16942     0.011     0.178     0.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16943     0.011     0.155     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16944     0.010     0.822     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16945     0.010     0.176     0.186 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16946     0.008     0.141     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16947     0.007     0.106     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16948     0.003     0.471     0.474 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16949     0.003     0.419     0.422 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16950     0.011     0.157     0.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16951     0.011     0.282     0.294 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16952     0.010     0.241     0.250 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16953     0.008     0.201     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16954     0.008     0.464     0.472 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16955     0.010     0.169     0.179 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16956     0.008     0.289     0.298 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16957     0.008     0.074     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16958     0.010     0.236     0.245 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16959     0.010     0.992     1.001 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16960    18.694   190.104   208.798 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16961     0.010     1.166     1.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16962     0.008     0.630     0.639 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16963    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16964     0.015     0.170     0.185 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16965     0.010     0.093     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16966    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16967     0.007     0.040     0.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16968     0.003     0.514     0.517 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16969     0.008     0.429     0.437 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16970     0.003     0.097     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16971     0.008     0.248     0.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16972     0.007     0.077     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16973     0.003     0.374     0.377 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16974     0.008     0.376     0.384 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16975     0.003     1.339     1.342 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16976     0.007     0.038     0.045 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16977    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16978    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16979    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16980     0.008     0.070     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16981     0.010     0.062     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16982     0.003     0.364     0.367 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16983     0.008     0.604     0.612 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16984     0.008     0.061     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16985     0.010     0.253     0.263 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16986     0.003     0.400     0.403 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16987     0.008     0.682     0.690 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16988     0.003     1.802     1.805 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16989     0.010     0.166     0.176 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16990     0.003     0.404     0.407 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16991     0.010     1.600     1.609 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16992    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16993    18.694   190.081   208.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16994     0.008     0.224     0.233 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16995     0.010     0.873     0.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16996     0.010     0.189     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16997     0.003     0.536     0.539 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16998     0.008     0.522     0.531 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 16999    18.694   190.134   208.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17000     0.011     0.229     0.240 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17001     0.007     0.091     0.098 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17002     0.003     0.269     0.272 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17003     0.008     0.216     0.224 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17004     0.011     0.256     0.267 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17005    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17006    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17007    18.694   190.152   208.846 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17008     0.003     1.544     1.547 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17009    18.689   190.103   208.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17010    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17011     0.008     1.049     1.058 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17012    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17013     0.003     0.619     0.622 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17014     0.008     0.472     0.480 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17015     0.003     1.390     1.393 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17016     0.007     0.033     0.039 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17017     0.011     0.083     0.094 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17018     0.010     0.532     0.542 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17019     0.010     0.139     0.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17020     0.003     0.957     0.960 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17021     0.008     0.721     0.729 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17022     0.003     2.327     2.330 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17023     0.003     0.656     0.659 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17024     0.008     0.501     0.509 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17025     0.003     1.423     1.426 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17026     0.007     0.056     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17027     0.008     0.715     0.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17028     0.003     0.666     0.669 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17029     0.003     0.068     0.071 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17030     0.008     0.319     0.327 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17031    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17032    18.694   190.059   208.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17033    18.689   190.034   208.723 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17034    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17035    18.694   190.042   208.737 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17036     0.008     0.122     0.130 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17037     0.010     0.132     0.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17038     0.008     0.040     0.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17039     0.011     0.164     0.175 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17040     0.007     0.024     0.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17041     0.003     0.907     0.910 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17042     0.007     0.051     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17043    18.689   190.202   208.891 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17044    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17045     0.003     0.345     0.348 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17046    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17047     0.003     0.109     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17048     0.008     0.207     0.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17049     0.008     0.201     0.209 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17050     0.008     0.324     0.332 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17051     0.003     0.727     0.730 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17052    18.694   190.056   208.750 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17053     0.010     0.149     0.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17054     0.003     0.114     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17055     0.008     0.158     0.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17056     0.008     0.121     0.129 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17057     0.011     0.200     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17058     0.007     0.057     0.064 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17059     0.003     0.243     0.246 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17060     0.008     0.199     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17061     0.003     0.796     0.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17062     0.010     0.189     0.199 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17063     0.008     0.675     0.684 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17064    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17065    18.694   190.067   208.761 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17066     0.011     0.196     0.207 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17067     0.011     0.192     0.203 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17068     0.011     0.185     0.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17069     0.011     0.199     0.210 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17070     0.007     0.094     0.101 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17071     0.008     0.075     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17072     0.010     0.173     0.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17073     0.008     0.203     0.211 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17074     0.008     0.403     0.411 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17075     0.015     0.217     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17076     0.011     0.190     0.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17077     0.007     0.094     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17078     0.008     0.256     0.264 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17079     0.008     0.308     0.317 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17080     0.003     0.456     0.459 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17081     0.003     0.407     0.409 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17082     0.010     0.148     0.157 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17083     0.010     0.296     0.305 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17084     0.008     0.300     0.308 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17085     0.003     0.728     0.731 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17086     0.008     0.236     0.244 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17087     0.011     0.152     0.163 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17088     0.008     0.294     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17089     0.003     0.345     0.348 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17090     0.008     0.241     0.249 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17091     0.010     0.421     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17092     0.003     0.875     0.878 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17093     0.007     0.012     0.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17094     0.011     0.046     0.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17095     0.008     0.967     0.975 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17096     0.003     2.149     2.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17097     0.008     0.028     0.036 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17098     0.011     0.005     0.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17099     0.011     0.012     0.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17100     0.011     0.032     0.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17101     0.010     0.124     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17102     0.007     0.018     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17103     0.003     0.093     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17104     0.008     0.248     0.256 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17105     0.008     0.502     0.510 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17106     0.003     0.293     0.295 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17107     0.008     0.239     0.247 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17108     0.003     1.779     1.782 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17109     0.003     0.057     0.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17110    18.689   190.083   208.772 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17111    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17112    37.372   380.052   417.424 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17113     0.008     0.116     0.125 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17114     0.010     0.396     0.405 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17115     0.008     0.082     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17116     0.010     0.544     0.553 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17117     0.010     0.376     0.385 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17118     0.003     0.077     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17119    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17120    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17121     0.003     0.071     0.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17122     0.008     0.076     0.084 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17123     0.003     1.288     1.291 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17124     0.010     0.020     0.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17125     0.003     0.957     0.960 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17126     0.010     0.015     0.025 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17127     0.003     0.006     0.009 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17128    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17129    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17130     0.003     1.193     1.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17131     0.007     0.107     0.113 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17132     0.010     0.187     0.197 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17133     0.008     0.673     0.682 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17134     0.008     0.530     0.539 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17135     0.003     1.178     1.181 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17136     0.003     0.567     0.570 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17137     0.008     0.394     0.402 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17138     0.003     0.123     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17139     0.008     0.163     0.172 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17140    18.686   190.026   208.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17141     0.010     1.028     1.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17142     0.010     2.598     2.608 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17143     0.003     0.136     0.139 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17144     0.003     1.483     1.486 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17145     0.008     0.057     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17146     0.008     0.104     0.112 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17147     0.010     0.344     0.354 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17148     0.003     0.794     0.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17150     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17151     0.015     0.045     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17156     0.050     0.284     0.334 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17157     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17162     0.050     0.253     0.303 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17163     0.018     0.265     0.283 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17168     0.050     0.277     0.327 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17169     0.015     0.066     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17174     0.050     0.399     0.449 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17175     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17180     0.050     0.945     0.995 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17181     0.050     0.380     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17182     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17187     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17188     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17189     0.050     0.694     0.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17190     0.015     0.051     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17195     0.050     0.940     0.990 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17196     0.015     0.083     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17201     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17202     0.050     0.839     0.889 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17203     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17208     0.050     1.111     1.161 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17209     0.050     1.530     1.580 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17210     0.015     0.096     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17215     0.050     1.017     1.068 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17216     0.050     0.810     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17217     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17218     0.050     0.811     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17219     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17224     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17225     0.050     0.871     0.922 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17226     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17227     0.050     0.867     0.918 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17228     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17229     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17230     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17231     0.050     0.867     0.918 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17232     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17233     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17234     0.050     0.991     1.041 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17235     0.015     0.108     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17240     0.050     2.106     2.156 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17241     0.050     0.970     1.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17242     0.015     0.085     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17247     0.050     0.827     0.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17248     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17249     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17250     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17255     0.050     1.316     1.366 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17256     0.015     0.119     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17261     0.050     0.877     0.927 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17262     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17267     0.050     2.561     2.612 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17268     0.015     0.110     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17273     0.050     1.916     1.966 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17274     0.015     0.091     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17279     0.050     0.951     1.002 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17280     0.050     1.744     1.794 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17281     0.015     0.122     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17286     0.050     1.099     1.149 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17287     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17288     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17289     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17290     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17291     0.050     0.896     0.947 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17292     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17297     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17298     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17299     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17300     0.050     0.834     0.884 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17301     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17302     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17303     0.050     0.790     0.840 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17304     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17309     0.050     0.861     0.911 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17310     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17311     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17312     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17313     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17318     0.050     0.891     0.941 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17319     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17324     0.050     1.088     1.138 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17325     0.050     0.969     1.019 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17326     0.050     0.354     0.404 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17327     0.050     0.251     0.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17328     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17333     0.050     0.354     0.404 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17334     0.050     0.182     0.232 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17335     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17340     0.050     0.626     0.676 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17341     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17346     0.050     0.110     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17347     0.015     0.023     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17352     0.050     0.110     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17353     0.015     0.023     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17358     0.050     0.162     0.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17359     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17364     0.050     0.658     0.708 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17365     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17370     0.050     0.750     0.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17371     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17376     0.050     0.325     0.375 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17377     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17382     0.050     0.448     0.498 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17383     0.050     0.385     0.436 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17384     0.050     0.699     0.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17385     0.050     0.385     0.436 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17386     0.050     0.461     0.511 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17387     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17392     0.050     0.420     0.470 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17393     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17398     0.050     0.339     0.389 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17399     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17404     0.050     0.322     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17405     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17406     0.050     0.922     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17407     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17412     0.050     0.948     0.998 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17413     0.050     1.372     1.422 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17414     0.015     0.130     0.145 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17419     0.050     1.109     1.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17420     0.050     0.814     0.864 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17421     0.050     0.833     0.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17422     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17423     0.050     0.996     1.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17424     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17429     0.050     0.814     0.864 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17430     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17431     0.050     0.889     0.939 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17432     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17437     0.050     0.998     1.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17438     0.050     1.238     1.288 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17439     0.015     0.102     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17444     0.050     1.224     1.275 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17445     0.050     0.836     0.886 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17446     0.050     0.865     0.916 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17447     0.050     0.900     0.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17448     0.050     0.858     0.909 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17449     0.050     0.862     0.912 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17450     0.050     0.833     0.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17451     0.050     0.849     0.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17452     0.050     0.858     0.909 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17453     0.050     0.865     0.916 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17454     0.050     0.865     0.916 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17455     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17456     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17457     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17458     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17459     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17464     0.050     0.862     0.913 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17465     0.015     0.113     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17470     0.050     0.986     1.037 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17471     0.050     1.028     1.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17472     0.015     0.110     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17477     0.050     0.971     1.022 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17478     0.050     0.897     0.947 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17479     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17480     0.050     0.420     0.470 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17481     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17486     0.050     0.380     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17487     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17492     0.050     0.322     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17493     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17494     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17495     0.050     0.918     0.968 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17496     0.050     0.843     0.893 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17497     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17502     0.050     0.922     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17503     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17508     0.050     2.515     2.565 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17509     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17514     0.050     2.260     2.310 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17515     0.015     0.117     0.133 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17520     0.050     0.918     0.969 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17521     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17522     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17523     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17524     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17525     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17526     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17527     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17528     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17529     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17530     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17531     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17532     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17533     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17534     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17535     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17536     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17537     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17538     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17539     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17540     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17541     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17542     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17543     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17544     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17545     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17546     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17547     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17548     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17549     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17550     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17551     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17552     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17553     0.050     1.022     1.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17554     0.050     0.960     1.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17555     0.050     0.322     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17556     0.050     0.310     0.361 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17557     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17562     0.050     0.308     0.358 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17563     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17568     0.050     0.380     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17569     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17574     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17575     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17576     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17577     0.050     0.502     0.552 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17578     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17583     0.050     0.834     0.884 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17584     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17589     0.050     0.841     0.891 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17590     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17595     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17596     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17597     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17598     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17599     0.050     1.311     1.361 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17600     0.050     1.269     1.319 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17601     0.050     1.006     1.056 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17602     0.015     0.091     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17607     0.050     1.794     1.845 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17608     0.015     0.156     0.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17613     0.050     1.228     1.278 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17614     0.015     0.122     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17619     0.050     3.347     3.398 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17620     0.015     0.144     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17625     0.050     1.116     1.166 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17626     0.050     0.875     0.925 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17627     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17628     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17629     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17630     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17631     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17632     0.050     0.953     1.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17633     0.015     0.085     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17638     0.050     0.862     0.912 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17639     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17640     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17641     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17642     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17643     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17644     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17645     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17650     0.050     1.265     1.316 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17651     0.050     1.361     1.412 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17652     0.015     0.124     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17657     0.050     1.365     1.416 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17658     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17659     0.050     0.867     0.918 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17660     0.050     0.891     0.941 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17661     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17662     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17663     0.050     0.788     0.838 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17664     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17665     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17666     0.050     0.753     0.804 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17667     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17672     0.050     0.814     0.864 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17673     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17674     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17675     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17676     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17677     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17678     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17679     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17684     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17685     0.050     0.836     0.886 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17686     0.050     0.813     0.864 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17687     0.050     0.891     0.941 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17688     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17689     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17690     0.050     0.867     0.918 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17691     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17692     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17693     0.050     0.788     0.838 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17694     0.050     0.788     0.838 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17695     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17696     0.050     0.762     0.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17697     0.050     0.862     0.912 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17698     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17703     0.050     0.862     0.912 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17704     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17705     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17706     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17707     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17708     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17709     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17710     0.050     0.834     0.884 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17711     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17712     0.050     1.161     1.212 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17713     0.015     0.102     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17718     0.050     1.010     1.060 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17719     0.050     0.861     0.911 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17720     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17725     0.050     1.241     1.292 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17726     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17731     0.050     1.841     1.892 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17732     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17737     0.050     2.829     2.880 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17738     0.015     0.116     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17743     0.050     2.909     2.960 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17744     0.015     0.102     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17749     0.050     3.178     3.228 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17750     0.015     0.122     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17755     0.050     2.312     2.362 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17756     0.015     0.096     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17761     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17762     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17767     0.050     0.952     1.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17768     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17773     0.050     0.924     0.974 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17774     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17775     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17776     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17777     0.050     0.900     0.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17778     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17779     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17780     0.050     0.814     0.864 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17781     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17782     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17783     0.050     0.712     0.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17784     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17789     0.050     2.382     2.432 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17790     0.015     0.127     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17795     0.050     0.984     1.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17796     0.050     0.662     0.712 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17797     0.015     0.031     0.046 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17802     0.050     0.849     0.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17803     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17808     0.050     0.849     0.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17809     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17810     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17811     0.050     0.765     0.816 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17812     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17813     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17814     0.050     1.013     1.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17815     0.050     0.996     1.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17816     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17817     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17818     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17819     0.050     0.839     0.889 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17820     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17825     0.050     0.981     1.032 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17826     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17827     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17828     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17829     0.050     0.849     0.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17830     0.050     0.827     0.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17831     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17832     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17833     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17834     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17835     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17836     0.050     0.685     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17837     0.015     0.048     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17842     0.050     1.348     1.398 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17843     0.015     0.113     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17848     0.050     1.157     1.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17849     0.050     0.884     0.934 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17850     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17851     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17852     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17853     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17854     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17855     0.050     0.920     0.970 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17856     0.050     0.904     0.955 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17857     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17858     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17859     0.050     0.793     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17860     0.050     0.855     0.905 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17861     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17866     0.050     0.633     0.684 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17867     0.015     0.037     0.052 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17872     0.050     1.457     1.507 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17873     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17878     0.050     1.441     1.492 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17879     0.050     0.913     0.964 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17880     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17881     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17882     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17883     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17884     0.050     0.923     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17885     0.050     0.922     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17886     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17891     0.050     1.024     1.074 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17892     0.050     0.792     0.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17893     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17894     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17895     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17896     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17897     0.050     0.847     0.898 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17898     0.050     0.828     0.878 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17899     0.050     0.837     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17900     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17901     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17902     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17903     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17904     0.050     0.840     0.890 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17905     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17906     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17907     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17908     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17909     0.050     0.888     0.938 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17910     0.050     0.849     0.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17911     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17912     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17913     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17914     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17915     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17916     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17917     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17918     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17919     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17920     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17921     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17922     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17923     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17924     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17925     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17926     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17927     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17928     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17929     0.050     0.836     0.886 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17930     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17931     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17932     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17933     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17934     0.050     0.824     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17935     0.050     0.924     0.974 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17936     0.050     0.888     0.938 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17937     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17938     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17939     0.050     0.880     0.931 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17940     0.050     0.912     0.962 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17941     0.050     0.880     0.930 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17942     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17943     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17944     0.050     1.140     1.190 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17945     0.050     0.849     0.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17946     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17947     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17948     0.050     0.788     0.838 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17949     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17950     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17951     0.050     1.254     1.304 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17952     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17957     0.050     1.210     1.260 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17958     0.015     0.110     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17963     0.050     0.942     0.993 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17964     0.050     0.322     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17965     0.050     0.339     0.389 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17966     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17971     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17972     0.050     0.786     0.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17973     0.050     0.844     0.894 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17974     0.015     0.048     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17979     0.050     0.605     0.655 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17980     0.015     0.023     0.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17985     0.050     0.877     0.927 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17986     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17991     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17992     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17997     0.050     0.883     0.933 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17998     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 17999     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18000     0.050     0.998     1.048 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18001     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18006     0.050     0.724     0.774 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18007     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18008     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18009     0.050     0.380     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18010     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18015     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18016     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18017     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18018     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18023     0.050     0.841     0.891 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18024     0.050     0.322     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18025     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18026     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18027     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18032     0.050     0.912     0.962 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18033     0.050     0.968     1.018 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18034     0.050     1.038     1.088 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18035     0.050     0.848     0.898 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18036     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18041     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18042     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18043     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18044     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18045     0.050     0.786     0.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18046     0.050     0.951     1.001 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18047     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18048     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18049     0.050     1.013     1.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18050     0.050     0.891     0.941 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18051     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18056     0.050     2.054     2.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18057     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18062     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18063     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18064     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18065     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18066     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18067     0.050     0.836     0.886 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18068     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18069     0.050     0.866     0.917 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18070     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18075     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18076     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18081     0.050     1.146     1.196 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18082     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18087     0.050     0.953     1.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18088     0.050     0.836     0.886 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18089     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18090     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18091     0.050     0.901     0.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18092     0.050     0.797     0.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18093     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18098     0.050     0.775     0.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18099     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18100     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18101     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18102     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18103     0.050     0.836     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18104     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18109     0.050     0.834     0.884 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18110     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18111     0.050     0.944     0.994 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18112     0.050     0.871     0.922 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18113     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18114     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18115     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18116     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18117     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18118     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18119     0.050     0.946     0.996 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18120     0.050     0.859     0.909 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18121     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18122     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18123     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18124     0.050     0.934     0.985 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18125     0.050     0.792     0.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18126     0.015     0.051     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18131     0.050     0.929     0.980 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18132     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18133     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18134     0.050     0.867     0.918 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18135     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18136     0.015     0.045     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18141     0.050     0.811     0.862 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18142     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18147     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18148     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18153     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18154     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18159     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18160     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18161     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18162     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18163     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18164     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18165     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18166     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18167     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18168     0.050     0.749     0.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18169     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18170     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18171     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18172     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18173     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18174     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18175     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18176     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18177     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18178     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18179     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18180     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18181     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18182     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18183     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18184     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18185     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18186     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18187     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18188     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18189     0.050     0.749     0.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18190     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18191     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18192     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18193     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18194     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18195     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18196     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18201     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18202     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18207     0.050     0.797     0.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18208     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18213     0.050     0.811     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18214     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18219     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18220     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18221     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18222     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18223     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18224     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18225     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18226     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18227     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18228     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18233     0.050     0.834     0.884 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18234     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18239     0.050     0.844     0.895 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18240     0.015     0.085     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18245     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18246     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18247     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18248     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18249     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18250     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18251     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18252     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18253     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18254     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18255     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18256     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18257     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18258     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18259     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18260     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18261     0.050     0.841     0.891 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18262     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18267     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18268     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18269     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18270     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18271     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18272     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18273     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18274     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18275     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18276     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18277     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18278     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18279     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18280     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18281     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18282     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18283     0.050     0.841     0.891 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18284     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18289     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18290     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18291     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18292     0.050     0.749     0.799 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18293     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18294     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18295     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18296     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18297     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18298     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18299     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18300     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18301     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18302     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18303     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18304     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18305     0.050     0.811     0.862 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18306     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18311     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18312     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18313     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18314     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18315     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18316     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18317     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18318     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18319     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18320     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18321     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18322     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18323     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18324     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18325     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18326     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18327     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18328     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18333     0.050     0.738     0.788 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18334     0.015     0.048     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18339     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18340     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18345     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18346     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18351     0.050     0.836     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18352     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18357     0.050     0.902     0.953 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18358     0.050     0.322     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18359     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18360     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18361     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18362     0.050     1.114     1.164 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18363     0.015     0.124     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18368     0.050     1.025     1.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18369     0.015     0.108     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18374     0.050     1.016     1.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18375     0.015     0.119     0.134 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18380     0.050     0.356     0.406 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18381     0.015     0.096     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18386     0.050     0.380     0.430 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18387     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18392     0.050     0.420     0.470 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18393     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18398     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18399     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18400     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18401     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18402     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18403     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18404     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18405     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18406     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18407     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18408     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18409     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18410     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18411     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18412     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18413     0.050     0.926     0.976 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18414     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18419     0.050     1.000     1.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18420     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18425     0.050     1.347     1.397 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18426     0.015     0.051     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18431     0.050     0.803     0.854 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18432     0.015     0.081     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18437     0.050     1.464     1.514 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18438     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18443     0.050     1.177     1.227 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18444     0.015     0.099     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18449     0.050     1.206     1.257 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18450     0.015     0.108     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18455     0.050     1.226     1.276 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18456     0.015     0.108     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18461     0.050     1.309     1.359 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18462     0.015     0.113     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18467     0.050     1.176     1.226 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18468     0.015     0.110     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18473     0.050     1.222     1.273 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18474     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18479     0.050     1.252     1.302 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18480     0.015     0.113     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18485     0.050     1.151     1.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18486     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18491     0.050     1.109     1.159 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18492     0.015     0.091     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18497     0.050     1.151     1.201 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18498     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18503     0.050     1.224     1.274 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18504     0.015     0.108     0.123 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18509     0.050     1.069     1.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18510     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18515     0.050     1.158     1.208 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18516     0.015     0.099     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18521     0.050     1.165     1.215 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18522     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18527     0.050     1.219     1.269 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18528     0.015     0.102     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18533     0.050     1.203     1.253 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18534     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18539     0.050     1.274     1.325 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18540     0.015     0.116     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18545     0.050     1.402     1.452 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18546     0.015     0.127     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18551     0.050     1.283     1.333 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18552     0.015     0.127     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18557     0.050     0.963     1.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18558     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18563     0.050     1.021     1.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18564     0.050     0.888     0.938 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18565     0.050     0.699     0.749 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18566     0.050     1.323     1.374 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18567     0.050     0.930     0.980 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18568     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18573     0.050     0.952     1.002 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18574     0.015     0.124     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18579     0.050     0.793     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18580     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18585     0.050     0.889     0.939 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18586     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18591     0.050     0.736     0.786 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18592     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18597     0.050     1.118     1.168 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18598     0.015     0.091     0.106 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18603     0.050     1.193     1.243 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18604     0.015     0.096     0.111 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18609     0.050     1.012     1.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18610     0.015     0.085     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18615     0.050     0.712     0.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18616     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18621     0.050     1.250     1.300 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18622     0.050     1.216     1.266 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18623     0.050     1.275     1.325 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18624     0.050     1.187     1.238 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18625     0.050     1.066     1.116 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18626     0.050     1.175     1.225 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18627     0.050     0.959     1.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18628     0.050     1.617     1.668 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18629     0.015     0.122     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18634     0.050     1.068     1.118 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18635     0.050     0.899     0.949 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18636     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18641     0.050     0.882     0.932 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18642     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18647     0.050     0.804     0.854 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18648     0.050     0.815     0.865 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18649     0.050     0.760     0.811 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18650     0.050     0.775     0.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18651     0.050     2.198     2.248 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18652     0.015     0.127     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18657     0.050     0.800     0.850 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18658     0.050     2.227     2.277 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18659     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18664     0.050     0.840     0.890 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18665     0.050     1.763     1.813 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18666     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18671     0.050     0.779     0.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18672     0.050     1.852     1.902 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18673     0.015     0.110     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18678     0.050     0.804     0.854 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18679     0.050     2.581     2.631 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18680     0.015     0.113     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18685     0.050     0.822     0.872 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18686     0.050     2.108     2.158 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18687     0.015     0.110     0.126 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18692     0.050     0.977     1.028 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18693     0.050     0.851     0.902 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18694     0.050     0.818     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18695     0.050     1.651     1.702 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18696     0.015     0.127     0.143 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18701     0.050     1.407     1.457 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18702     0.050     1.096     1.146 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18703     0.050     1.224     1.274 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18704     0.050     1.167     1.218 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18705     0.050     1.120     1.171 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18706     0.050     0.793     0.843 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18707     0.050     1.208     1.259 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18708     0.050     1.603     1.653 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18709     0.050     0.775     0.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18710     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18711     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18712     0.050     0.862     0.912 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18713     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18714     0.050     0.656     0.707 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18715     0.015     0.034     0.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18720     0.050     0.921     0.972 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18721     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18726     0.050     1.318     1.368 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18727     0.015     0.105     0.120 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18732     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18733     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18738     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18739     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18740     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18741     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18742     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18743     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18744     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18745     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18746     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18747     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18748     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18749     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18750     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18751     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18752     0.050     0.788     0.838 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18753     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18754     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18755     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18756     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18757     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18758     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18759     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18760     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18761     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18762     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18763     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18764     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18765     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18766     0.050     0.952     1.002 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18767     0.050     0.897     0.947 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18768     0.050     0.965     1.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18769     0.050     0.875     0.925 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18770     0.050     0.852     0.903 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18771     0.050     0.891     0.941 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18772     0.050     0.900     0.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18773     0.050     0.948     0.999 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18774     0.050     0.935     0.986 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18775     0.050     0.981     1.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18776     0.050     0.939     0.989 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18777     0.050     0.900     0.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18778     0.050     0.900     0.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18779     0.050     0.935     0.986 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18780     0.050     0.878     0.928 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18781     0.050     0.897     0.947 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18782     0.050     0.926     0.976 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18783     0.050     0.888     0.938 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18784     0.050     0.875     0.925 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18785     0.050     0.961     1.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18786     0.050     0.862     0.912 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18787     0.050     0.961     1.011 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18788     0.050     0.939     0.989 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18789     0.050     0.939     0.989 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18790     0.050     0.884     0.934 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18791     0.050     0.897     0.947 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18792     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18793     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18794     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18795     0.050     0.743     0.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18796     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18797     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18798     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18799     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18800     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18801     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18802     0.050     0.743     0.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18803     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18804     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18805     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18806     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18807     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18808     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18809     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18810     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18811     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18812     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18813     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18814     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18815     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18816     0.050     0.762     0.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18817     0.050     0.788     0.838 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18818     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18819     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18820     0.050     0.762     0.813 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18821     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18822     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18823     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18824     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18825     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18826     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18827     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18828     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18829     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18830     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18831     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18832     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18833     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18834     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18835     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18836     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18837     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18838     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18839     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18840     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18841     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18842     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18843     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18844     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18845     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18846     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18847     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18848     0.050     0.839     0.889 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18849     0.050     0.846     0.896 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18850     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18851     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18852     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18853     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18854     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18855     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18856     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18857     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18858     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18859     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18860     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18861     0.050     0.833     0.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18862     0.050     0.846     0.896 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18863     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18864     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18865     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18866     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18867     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18868     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18869     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18870     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18871     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18872     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18873     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18874     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18875     0.050     0.833     0.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18876     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18877     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18878     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18879     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18880     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18881     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18882     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18883     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18884     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18885     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18886     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18887     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18888     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18889     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18890     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18891     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18892     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18893     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18894     0.050     0.833     0.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18895     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18896     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18897     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18898     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18899     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18900     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18901     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18902     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18903     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18904     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18905     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18906     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18907     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18908     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18909     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18910     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18911     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18912     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18913     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18914     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18915     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18916     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18917     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18918     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18919     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18920     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18921     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18922     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18923     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18924     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18925     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18926     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18927     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18928     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18929     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18930     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18931     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18932     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18933     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18934     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18935     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18936     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18937     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18938     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18939     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18940     0.050     0.743     0.793 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18941     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18942     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18943     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18944     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18945     0.050     0.746     0.796 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18946     0.050     0.753     0.803 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18947     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18948     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18949     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18950     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18951     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18952     0.050     0.829     0.879 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18953     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18958     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18959     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18960     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18961     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18962     0.050     0.867     0.918 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18963     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18964     0.050     0.864     0.915 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18965     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18966     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18967     0.050     0.930     0.980 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18968     0.050     1.091     1.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18969     0.050     1.019     1.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18970     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18971     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18972     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18973     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18974     0.050     0.846     0.896 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18975     0.050     1.055     1.105 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18976     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18977     0.050     0.818     0.869 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18978     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18983     0.050     0.730     0.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18984     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18989     0.050     0.804     0.854 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18990     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18995     0.050     0.960     1.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 18996     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19001     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19002     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19007     0.050     0.900     0.950 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19008     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19013     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19014     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19019     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19020     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19025     0.050     0.941     0.991 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19026     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19031     0.050     0.841     0.891 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19032     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19037     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19038     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19043     0.050     0.870     0.921 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19044     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19049     0.050     0.797     0.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19050     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19055     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19056     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19061     0.050     0.811     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19062     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19067     0.050     0.922     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19068     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19073     0.050     0.906     0.956 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19074     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19079     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19080     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19085     0.050     0.797     0.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19086     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19091     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19092     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19097     0.050     0.960     1.010 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19098     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19103     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19104     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19109     0.050     0.922     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19110     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19115     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19116     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19121     0.050     0.922     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19122     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19127     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19128     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19133     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19134     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19139     0.050     0.849     0.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19140     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19145     0.050     0.836     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19146     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19151     0.050     0.811     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19152     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19157     0.050     0.797     0.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19158     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19163     0.050     0.811     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19164     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19169     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19170     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19175     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19176     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19181     0.050     0.836     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19182     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19187     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19188     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19193     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19194     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19199     0.050     0.836     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19200     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19205     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19206     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19211     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19212     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19217     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19218     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19223     0.050     0.849     0.899 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19224     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19229     0.050     0.836     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19230     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19235     0.050     0.811     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19236     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19241     0.050     0.870     0.921 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19242     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19247     0.050     0.836     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19248     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19253     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19254     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19259     0.050     0.811     0.861 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19260     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19265     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19266     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19271     0.050     0.685     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19272     0.015     0.048     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19277     0.050     1.000     1.050 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19278     0.015     0.092     0.107 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19283     0.050     0.757     0.807 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19284     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19289     0.050     0.989     1.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19290     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19295     0.050     0.694     0.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19296     0.015     0.051     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19301     0.050     1.006     1.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19302     0.015     0.095     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19307     0.050     0.712     0.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19308     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19313     0.050     0.956     1.007 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19314     0.015     0.086     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19319     0.050     0.730     0.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19320     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19325     0.050     1.086     1.136 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19326     0.015     0.099     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19331     0.050     0.721     0.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19332     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19337     0.050     0.979     1.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19338     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19343     0.050     0.694     0.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19344     0.015     0.051     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19349     0.050     0.970     1.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19350     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19355     0.050     0.730     0.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19356     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19361     0.050     0.966     1.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19362     0.015     0.086     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19367     0.050     0.730     0.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19368     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19373     0.050     1.006     1.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19374     0.015     0.095     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19379     0.050     0.730     0.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19380     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19385     0.050     0.973     1.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19386     0.015     0.089     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19391     0.050     0.712     0.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19392     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19397     0.050     0.973     1.023 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19398     0.015     0.089     0.104 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19403     0.050     0.685     0.736 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19404     0.015     0.048     0.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19409     0.050     0.953     1.003 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19410     0.015     0.085     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19415     0.050     0.694     0.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19416     0.015     0.051     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19421     0.050     0.943     0.993 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19422     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19427     0.050     0.721     0.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19428     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19433     0.050     1.003     1.053 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19434     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19439     0.050     0.712     0.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19440     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19445     0.050     1.016     1.067 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19446     0.015     0.095     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19451     0.050     0.712     0.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19452     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19457     0.050     0.966     1.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19458     0.015     0.086     0.102 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19463     0.050     0.721     0.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19464     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19469     0.050     0.936     0.986 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19470     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19475     0.050     0.730     0.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19476     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19481     0.050     0.979     1.030 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19482     0.015     0.088     0.103 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19487     0.050     0.676     0.727 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19488     0.015     0.045     0.061 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19493     0.050     0.860     0.910 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19494     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19499     0.050     0.703     0.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19500     0.015     0.054     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19505     0.050     0.967     1.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19506     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19511     0.050     0.739     0.789 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19512     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19517     0.050     0.949     1.000 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19518     0.015     0.083     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19523     0.050     0.703     0.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19524     0.015     0.054     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19529     0.050     0.931     0.981 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19530     0.015     0.074     0.090 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19535     0.050     0.730     0.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19536     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19541     0.050     1.006     1.057 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19542     0.015     0.095     0.110 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19547     0.050     0.712     0.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19548     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19553     0.050     0.919     0.970 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19554     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19559     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19560     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19565     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19566     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19571     0.050     0.797     0.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19572     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19577     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19578     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19583     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19584     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19589     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19590     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19595     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19596     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19601     0.050     0.904     0.954 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19602     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19607     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19608     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19613     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19614     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19619     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19620     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19625     0.050     0.797     0.847 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19626     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19631     0.050     0.997     1.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19632     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19637     0.050     0.900     0.950 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19638     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19643     0.050     0.941     0.991 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19644     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19649     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19650     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19655     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19656     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19661     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19662     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19667     0.050     0.922     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19668     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19673     0.050     0.856     0.906 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19674     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19679     0.050     0.941     0.991 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19680     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19685     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19686     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19691     0.050     0.900     0.950 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19692     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19697     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19698     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19703     0.050     0.889     0.939 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19704     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19709     0.050     0.870     0.921 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19710     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19715     0.050     1.019     1.070 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19716     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19717     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19718     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19719     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19720     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19721     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19722     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19723     0.050     1.289     1.339 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19724     0.015     0.122     0.137 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19729     0.050     0.996     1.047 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19730     0.050     1.361     1.412 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19731     0.015     0.124     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19736     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19737     0.050     1.139     1.189 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19738     0.015     0.099     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19743     0.050     0.924     0.974 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19744     0.015     0.099     0.114 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19749     0.050     0.775     0.825 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19750     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19751     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19752     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19753     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19754     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19755     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19756     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19757     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19758     0.050     0.984     1.035 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19759     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19760     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19761     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19762     0.050     0.877     0.927 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19763     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19764     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19765     0.050     0.981     1.031 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19766     0.050     0.827     0.877 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19767     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19768     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19769     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19770     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19771     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19772     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19773     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19774     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19775     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19776     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19777     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19778     0.050     1.219     1.269 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19779     0.015     0.102     0.117 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19784     0.050     0.862     0.912 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19785     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19786     0.050     0.775     0.826 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19787     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19788     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19789     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19790     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19791     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19792     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19793     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19794     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19795     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19796     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19797     0.050     0.974     1.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19798     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19799     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19800     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19801     0.050     0.974     1.024 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19802     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19803     0.050     0.788     0.838 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19804     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19805     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19806     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19807     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19808     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19809     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19810     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19811     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19812     0.050     0.999     1.049 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19813     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19814     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19815     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19816     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19817     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19818     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19819     0.050     0.934     0.985 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19820     0.050     0.703     0.753 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19821     0.015     0.054     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19826     0.050     0.923     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19827     0.015     0.081     0.096 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19832     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19833     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19838     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19839     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19844     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19845     0.050     0.922     0.973 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19846     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19851     0.050     0.885     0.935 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19852     0.015     0.076     0.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19857     0.050     0.906     0.956 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19858     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19863     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19864     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19869     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19870     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19875     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19876     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19881     0.050     0.939     0.989 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19882     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19887     0.050     0.909     0.960 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19888     0.050     0.821     0.871 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19889     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19890     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19891     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19892     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19893     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19894     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19895     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19896     0.050     0.901     0.951 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19897     0.050     1.217     1.268 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19898     0.015     0.116     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19903     0.050     1.253     1.303 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19904     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19905     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19910     0.050     0.694     0.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19911     0.015     0.051     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19916     0.050     0.859     0.909 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19917     0.015     0.066     0.082 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19922     0.050     1.290     1.340 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19923     0.015     0.113     0.128 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19928     0.050     0.815     0.866 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19929     0.050     0.950     1.000 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19930     0.050     0.966     1.016 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19931     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19932     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19933     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19934     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19935     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19936     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19937     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19938     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19939     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19940     0.050     1.133     1.183 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19941     0.050     1.098     1.148 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19942     0.050     0.886     0.936 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19943     0.050     0.291     0.341 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19944     0.050     0.322     0.373 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19945     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19946     0.050     0.970     1.020 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19947     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19948     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19949     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19950     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19951     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19952     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19953     0.050     0.786     0.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19954     0.050     1.025     1.076 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19955     0.050     0.339     0.389 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19956     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19961     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19962     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19963     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19964     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19965     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19966     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19967     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19968     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19969     0.050     1.091     1.141 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19970     0.050     0.819     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19971     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19972     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19973     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19974     0.050     0.261     0.311 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19975     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19976     0.050     0.949     1.000 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19977     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19978     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19979     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19980     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19981     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19982     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19983     0.050     0.786     0.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19984     0.050     0.930     0.980 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19985     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19986     0.050     0.966     1.017 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19987     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19988     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19989     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19990     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19991     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19992     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19993     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19994     0.050     0.949     0.999 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19995     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19996     0.050     1.013     1.063 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19997     0.050     0.862     0.912 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19998     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 19999     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20000     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20001     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20002     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20003     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20004     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20005     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20006     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20007     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20008     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20009     0.050     0.833     0.883 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20010     0.050     0.965     1.015 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20011     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20012     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20013     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20014     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20015     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20016     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20017     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20018     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20019     0.050     0.801     0.851 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20020     0.050     0.988     1.038 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20021     0.050     0.730     0.780 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20022     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20027     0.050     0.919     0.970 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20028     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20033     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20034     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20039     0.050     0.826     0.876 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20040     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20045     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20046     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20047     0.050     0.872     0.923 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20048     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20053     0.050     0.870     0.921 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20054     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20059     0.050     0.978     1.029 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20060     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20065     0.050     0.939     0.989 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20066     0.015     0.079     0.095 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20071     0.050     0.889     0.939 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20072     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20077     0.050     0.870     0.921 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20078     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20083     0.050     0.889     0.939 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20084     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20089     0.050     0.941     0.991 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20090     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20095     0.050     0.229     0.279 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20096     0.050     0.954     1.005 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20097     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20098     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20099     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20100     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20101     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20102     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20103     0.050     0.786     0.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20104     0.050     0.742     0.792 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20105     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20106     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20107     0.050     0.817     0.868 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20108     0.050     0.721     0.771 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20109     0.015     0.059     0.075 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20114     0.050     0.963     1.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20115     0.015     0.085     0.100 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20120     0.050     0.798     0.848 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20121     0.015     0.065     0.080 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20126     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20127     0.050     0.963     1.013 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20128     0.050     0.836     0.887 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20129     0.015     0.074     0.089 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20134     0.050     0.694     0.744 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20135     0.015     0.051     0.066 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20140     0.050     0.993     1.043 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20141     0.015     0.093     0.109 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20146     0.050     0.785     0.835 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20147     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20152     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20153     0.050     1.042     1.092 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20154     0.050     0.786     0.836 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20155     0.050     0.834     0.884 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20156     0.015     0.082     0.097 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20161     0.050     0.841     0.891 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20162     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20167     0.050     0.759     0.809 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20168     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20169     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20170     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20171     0.050     0.807     0.857 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20172     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20173     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20174     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20175     0.050     0.772     0.822 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20176     0.050     0.762     0.812 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20177     0.050     0.917     0.967 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20178     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20179     0.050     0.820     0.870 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20180     0.050     0.930     0.980 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20181     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20182     0.050     0.792     0.842 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20183     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20184     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20185     0.050     0.794     0.844 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20186     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20187     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20188     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20189     0.050     0.756     0.806 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20190     0.050     0.712     0.762 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20191     0.015     0.057     0.072 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20196     0.050     0.949     1.000 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20197     0.015     0.083     0.099 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20202     0.050     0.823     0.874 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20203     0.015     0.071     0.086 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20208     0.050     0.781     0.832 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20209     0.050     0.851     0.901 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20210     0.050     0.829     0.879 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20211     0.050     0.851     0.901 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20212     0.050     0.847     0.898 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20213     0.050     0.915     0.966 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20214     0.050     0.907     0.958 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20215     0.050     0.746     0.797 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20216     0.015     0.054     0.069 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20221     0.050     0.779     0.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20222     0.015     0.068     0.083 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20227     0.050     1.236     1.287 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20228     0.015     0.116     0.131 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20233     0.050     0.955     1.006 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20234     0.050     1.102     1.152 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20235     0.015     0.124     0.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20240     0.050     0.750     0.800 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20241     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20246     0.050     0.864     0.914 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20247     0.050     0.757     0.808 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20248     0.015     0.062     0.078 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20253     0.050     1.090     1.140 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20254     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20255     0.050     0.768     0.819 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20256     0.050     0.779     0.829 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20257     0.018     3.021     3.040 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20262     0.050     0.725     0.775 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20263     0.018    17.602    17.620 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20268     0.050     0.110     0.160 
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v 20269     0.018     1.785     1.804 
