<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Platform-specific intrinsics for the `wasm32` platform."><meta name="keywords" content="rust, rustlang, rust-lang, wasm32"><title>core::arch::wasm32 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../logo.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../core/index.html"><div class="logo-container"><img class="rust-logo" src="../../../logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../core/index.html"><div class="logo-container"><img class="rust-logo" src="../../../logo.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Module wasm32</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#structs">Structs</a></li><li><a href="#functions">Functions</a></li></ul></div></section><div id="sidebar-vars" data-name="wasm32" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../core/index.html"><img class="rust-logo" src="../../../logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Module <a href="../../index.html">core</a>::<wbr><a href="../index.html">arch</a>::<wbr><a class="mod" href="#">wasm32</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><span class="since" title="Stable since Rust version 1.33.0">1.33.0</span> · <a class="srclink" href="../../../src/core/up/up/stdarch/crates/core_arch/src/mod.rs.html#185-188">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><span class="item-info"><div class="stab portability">Available on <strong>WebAssembly</strong> only.</div></span><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Platform-specific intrinsics for the <code>wasm32</code> platform.</p>
<p>This module provides intrinsics specific to the WebAssembly
architecture. Here you’ll find intrinsics specific to WebAssembly that
aren’t otherwise surfaced somewhere in a cross-platform abstraction of
<code>std</code>, and you’ll also find functions for leveraging WebAssembly
proposals such as <a href="https://github.com/webassembly/threads">atomics</a> and <a href="https://github.com/webassembly/simd">simd</a>.</p>
<p>Intrinsics in the <code>wasm32</code> module are modeled after the WebAssembly
instructions that they represent. Most functions are named after the
instruction they intend to correspond to, and the arguments/results
correspond to the type signature of the instruction itself. Stable
WebAssembly instructions are <a href="https://webassembly.github.io/spec/core/valid/instructions.html">documented online</a>.</p>
<p>If a proposal is not yet stable in WebAssembly itself then the functions
within this function may be unstable and require the nightly channel of
Rust to use. As the proposal itself stabilizes the intrinsics in this
module should stabilize as well.</p>
<p>See the <a href="../index.html">module documentation</a> for general information
about the <code>arch</code> module and platform intrinsics.</p>
<h3 id="atomics"><a href="#atomics">Atomics</a></h3>
<p>The <a href="https://github.com/webassembly/threads">threads proposal</a> for WebAssembly adds a number of
instructions for dealing with multithreaded programs. Most instructions
added in the <a href="https://github.com/webassembly/threads">atomics</a> proposal are exposed in Rust through the
<code>std::sync::atomic</code> module. Some instructions, however, don’t have
direct equivalents in Rust so they’re exposed here instead.</p>
<p>Note that the instructions added in the <a href="https://github.com/webassembly/threads">atomics</a> proposal can work in
either a context with a shared wasm memory and without. These intrinsics
are always available in the standard library, but you likely won’t be
able to use them too productively unless you recompile the standard
library (and all your code) with <code>-Ctarget-feature=+atomics</code>.</p>
<p>It’s also worth pointing out that multi-threaded WebAssembly and its
story in Rust is still in a somewhat “early days” phase as of the time
of this writing. Pieces should mostly work but it generally requires a
good deal of manual setup. At this time it’s not as simple as “just call
<code>std::thread::spawn</code>”, but it will hopefully get there one day!</p>
<h3 id="simd"><a href="#simd">SIMD</a></h3>
<p>The <a href="https://github.com/webassembly/simd">simd proposal</a> for WebAssembly added a new <code>v128</code> type for a
128-bit SIMD register. It also added a large array of instructions to
operate on the <code>v128</code> type to perform data processing. Using SIMD on
wasm is intended to be similar to as you would on <code>x86_64</code>, for example.
You’d write a function such as:</p>

<div class='information'><div class='tooltip ignore'>ⓘ</div></div><div class="example-wrap"><pre class="rust rust-example-rendered ignore"><code><span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_arch</span> <span class="op">=</span> <span class="string">&quot;wasm32&quot;</span>)]</span>
<span class="attribute">#[<span class="ident">target_feature</span>(<span class="ident">enable</span> <span class="op">=</span> <span class="string">&quot;simd128&quot;</span>)]</span>
<span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">uses_simd</span>() {
    <span class="kw">use</span> <span class="ident">std::arch::wasm32</span>::<span class="kw-2">*</span>;
    <span class="comment">// ...</span>
}</code></pre><a class="test-arrow" target="_blank" href="https://play.rust-lang.org/?code=%23!%5Ballow(unused)%5D%0Afn%20main()%20%7B%0A%23%5Bcfg(target_arch%20%3D%20%22wasm32%22)%5D%0A%23%5Btarget_feature(enable%20%3D%20%22simd128%22)%5D%0Aunsafe%20fn%20uses_simd()%20%7B%0A%20%20%20%20use%20std%3A%3Aarch%3A%3Awasm32%3A%3A*%3B%0A%20%20%20%20%2F%2F%20...%0A%7D%0A%7D&amp;edition=2021">Run</a></div>
<p>Unlike <code>x86_64</code>, however, WebAssembly does not currently have dynamic
detection at runtime as to whether SIMD is supported (this is one of the
motivators for the <a href="https://github.com/webassembly/conditional-sections">conditional sections</a> and <a href="https://github.com/WebAssembly/feature-detection">feature
detection</a> proposals, but that is still pretty early days). This means
that your binary will either have SIMD and can only run on engines
which support SIMD, or it will not have SIMD at all. For compatibility
the standard library itself does not use any SIMD internally.
Determining how best to ship your WebAssembly binary with SIMD is
largely left up to you as it can can be pretty nuanced depending on
your situation.</p>
<p>To enable SIMD support at compile time you need to do one of two things:</p>
<ul>
<li>
<p>First you can annotate functions with <code>#[target_feature(enable = &quot;simd128&quot;)]</code>. This causes just that one function to have SIMD support
available to it, and intrinsics will get inlined as usual in this
situation.</p>
</li>
<li>
<p>Second you can compile your program with <code>-Ctarget-feature=+simd128</code>.
This compilation flag blanket enables SIMD support for your entire
compilation. Note that this does not include the standard library
unless you <a href="https://doc.rust-lang.org/nightly/cargo/reference/unstable.html#build-std">recompile the standard library</a>.</p>
</li>
</ul>
<p>If you enable SIMD via either of these routes then you’ll have a
WebAssembly binary that uses SIMD instructions, and you’ll need to ship
that accordingly. Also note that if you call SIMD intrinsics but don’t
enable SIMD via either of these mechanisms, you’ll still have SIMD
generated in your program. This means to generate a binary without SIMD
you’ll need to avoid both options above plus calling into any intrinsics
in this module.</p>
</div></details><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.v128.html" title="core::arch::wasm32::v128 struct">v128</a></div><div class="item-right docblock-short"><p>WASM-specific 128-bit wide SIMD vector type.</p>
</div></div></div><h2 id="functions" class="small-section-header"><a href="#functions">Functions</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.memory_atomic_notify.html" title="core::arch::wasm32::memory_atomic_notify fn">memory_atomic_notify</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `atomics` only"><code>atomics</code></span></div><div class="item-right docblock-short"><p>Corresponding intrinsic to wasm’s <a href="https://webassembly.github.io/threads/core/syntax/instructions.html#syntax-instr-atomic-memory"><code>memory.atomic.notify</code> instruction</a></p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.memory_atomic_wait32.html" title="core::arch::wasm32::memory_atomic_wait32 fn">memory_atomic_wait32</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `atomics` only"><code>atomics</code></span></div><div class="item-right docblock-short"><p>Corresponding intrinsic to wasm’s <a href="https://webassembly.github.io/threads/core/syntax/instructions.html#syntax-instr-atomic-memory"><code>memory.atomic.wait32</code> instruction</a></p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.memory_atomic_wait64.html" title="core::arch::wasm32::memory_atomic_wait64 fn">memory_atomic_wait64</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab unstable" title="">Experimental</span><span class="stab portability" title="Available with target feature `atomics` only"><code>atomics</code></span></div><div class="item-right docblock-short"><p>Corresponding intrinsic to wasm’s <a href="https://webassembly.github.io/threads/core/syntax/instructions.html#syntax-instr-atomic-memory"><code>memory.atomic.wait64</code> instruction</a></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4.html" title="core::arch::wasm32::f32x4 fn">f32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_abs.html" title="core::arch::wasm32::f32x4_abs fn">f32x4_abs</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Calculates the absolute value of each lane of a 128-bit vector interpreted
as four 32-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_add.html" title="core::arch::wasm32::f32x4_add fn">f32x4_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise addition of two 128-bit vectors interpreted as four 32-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_ceil.html" title="core::arch::wasm32::f32x4_ceil fn">f32x4_ceil</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding to the nearest integral value not smaller than the input.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_convert_i32x4.html" title="core::arch::wasm32::f32x4_convert_i32x4 fn">f32x4_convert_i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts a 128-bit vector interpreted as four 32-bit signed integers into a
128-bit vector of four 32-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_convert_u32x4.html" title="core::arch::wasm32::f32x4_convert_u32x4 fn">f32x4_convert_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts a 128-bit vector interpreted as four 32-bit unsigned integers into a
128-bit vector of four 32-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_demote_f64x2_zero.html" title="core::arch::wasm32::f32x4_demote_f64x2_zero fn">f32x4_demote_f64x2_zero</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Conversion of the two double-precision floating point lanes to two lower
single-precision lanes of the result. The two higher lanes of the result are
initialized to zero. If the conversion result is not representable as a
single-precision floating point number, it is rounded to the nearest-even
representable number.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_div.html" title="core::arch::wasm32::f32x4_div fn">f32x4_div</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise division of two 128-bit vectors interpreted as four 32-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_eq.html" title="core::arch::wasm32::f32x4_eq fn">f32x4_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_extract_lane.html" title="core::arch::wasm32::f32x4_extract_lane fn">f32x4_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 4 packed f32 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_floor.html" title="core::arch::wasm32::f32x4_floor fn">f32x4_floor</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding to the nearest integral value not greater than the input.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_ge.html" title="core::arch::wasm32::f32x4_ge fn">f32x4_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_gt.html" title="core::arch::wasm32::f32x4_gt fn">f32x4_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_le.html" title="core::arch::wasm32::f32x4_le fn">f32x4_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_lt.html" title="core::arch::wasm32::f32x4_lt fn">f32x4_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_max.html" title="core::arch::wasm32::f32x4_max fn">f32x4_max</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Calculates the lane-wise minimum of two 128-bit vectors interpreted
as four 32-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_min.html" title="core::arch::wasm32::f32x4_min fn">f32x4_min</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Calculates the lane-wise minimum of two 128-bit vectors interpreted
as four 32-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_mul.html" title="core::arch::wasm32::f32x4_mul fn">f32x4_mul</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise multiplication of two 128-bit vectors interpreted as four 32-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_ne.html" title="core::arch::wasm32::f32x4_ne fn">f32x4_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_nearest.html" title="core::arch::wasm32::f32x4_nearest fn">f32x4_nearest</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding to the nearest integral value; if two values are equally
near, rounds to the even one.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_neg.html" title="core::arch::wasm32::f32x4_neg fn">f32x4_neg</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Negates each lane of a 128-bit vector interpreted as four 32-bit floating
point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_pmax.html" title="core::arch::wasm32::f32x4_pmax fn">f32x4_pmax</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise maximum value, defined as <code>a &lt; b ? b : a</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_pmin.html" title="core::arch::wasm32::f32x4_pmin fn">f32x4_pmin</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise minimum value, defined as <code>b &lt; a ? b : a</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_replace_lane.html" title="core::arch::wasm32::f32x4_replace_lane fn">f32x4_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 4 packed f32 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_splat.html" title="core::arch::wasm32::f32x4_splat fn">f32x4_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_sqrt.html" title="core::arch::wasm32::f32x4_sqrt fn">f32x4_sqrt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Calculates the square root of each lane of a 128-bit vector interpreted as
four 32-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_sub.html" title="core::arch::wasm32::f32x4_sub fn">f32x4_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise subtraction of two 128-bit vectors interpreted as four 32-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f32x4_trunc.html" title="core::arch::wasm32::f32x4_trunc fn">f32x4_trunc</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding to the nearest integral value with the magnitude not
larger than the input.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2.html" title="core::arch::wasm32::f64x2 fn">f64x2</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_abs.html" title="core::arch::wasm32::f64x2_abs fn">f64x2_abs</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Calculates the absolute value of each lane of a 128-bit vector interpreted
as two 64-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_add.html" title="core::arch::wasm32::f64x2_add fn">f64x2_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise add of two 128-bit vectors interpreted as two 64-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_ceil.html" title="core::arch::wasm32::f64x2_ceil fn">f64x2_ceil</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding to the nearest integral value not smaller than the input.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_convert_low_i32x4.html" title="core::arch::wasm32::f64x2_convert_low_i32x4 fn">f64x2_convert_low_i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise conversion from integer to floating point.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_convert_low_u32x4.html" title="core::arch::wasm32::f64x2_convert_low_u32x4 fn">f64x2_convert_low_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise conversion from integer to floating point.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_div.html" title="core::arch::wasm32::f64x2_div fn">f64x2_div</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise divide of two 128-bit vectors interpreted as two 64-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_eq.html" title="core::arch::wasm32::f64x2_eq fn">f64x2_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_extract_lane.html" title="core::arch::wasm32::f64x2_extract_lane fn">f64x2_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 2 packed f64 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_floor.html" title="core::arch::wasm32::f64x2_floor fn">f64x2_floor</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding to the nearest integral value not greater than the input.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_ge.html" title="core::arch::wasm32::f64x2_ge fn">f64x2_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_gt.html" title="core::arch::wasm32::f64x2_gt fn">f64x2_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_le.html" title="core::arch::wasm32::f64x2_le fn">f64x2_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_lt.html" title="core::arch::wasm32::f64x2_lt fn">f64x2_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_max.html" title="core::arch::wasm32::f64x2_max fn">f64x2_max</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Calculates the lane-wise maximum of two 128-bit vectors interpreted
as two 64-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_min.html" title="core::arch::wasm32::f64x2_min fn">f64x2_min</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Calculates the lane-wise minimum of two 128-bit vectors interpreted
as two 64-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_mul.html" title="core::arch::wasm32::f64x2_mul fn">f64x2_mul</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise multiply of two 128-bit vectors interpreted as two 64-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_ne.html" title="core::arch::wasm32::f64x2_ne fn">f64x2_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_nearest.html" title="core::arch::wasm32::f64x2_nearest fn">f64x2_nearest</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding to the nearest integral value; if two values are equally
near, rounds to the even one.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_neg.html" title="core::arch::wasm32::f64x2_neg fn">f64x2_neg</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Negates each lane of a 128-bit vector interpreted as two 64-bit floating
point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_pmax.html" title="core::arch::wasm32::f64x2_pmax fn">f64x2_pmax</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise maximum value, defined as <code>a &lt; b ? b : a</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_pmin.html" title="core::arch::wasm32::f64x2_pmin fn">f64x2_pmin</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise minimum value, defined as <code>b &lt; a ? b : a</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_promote_low_f32x4.html" title="core::arch::wasm32::f64x2_promote_low_f32x4 fn">f64x2_promote_low_f32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Conversion of the two lower single-precision floating point lanes to the two
double-precision lanes of the result.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_replace_lane.html" title="core::arch::wasm32::f64x2_replace_lane fn">f64x2_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 2 packed f64 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_splat.html" title="core::arch::wasm32::f64x2_splat fn">f64x2_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_sqrt.html" title="core::arch::wasm32::f64x2_sqrt fn">f64x2_sqrt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Calculates the square root of each lane of a 128-bit vector interpreted as
two 64-bit floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_sub.html" title="core::arch::wasm32::f64x2_sub fn">f64x2_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise subtract of two 128-bit vectors interpreted as two 64-bit
floating point numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.f64x2_trunc.html" title="core::arch::wasm32::f64x2_trunc fn">f64x2_trunc</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding to the nearest integral value with the magnitude not
larger than the input.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16.html" title="core::arch::wasm32::i8x16 fn">i8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_abs.html" title="core::arch::wasm32::i8x16_abs fn">i8x16_abs</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise wrapping absolute value.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_add.html" title="core::arch::wasm32::i8x16_add fn">i8x16_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed sixteen 8-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_add_sat.html" title="core::arch::wasm32::i8x16_add_sat fn">i8x16_add_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed sixteen 8-bit signed
integers, saturating on overflow to <code>i8::MAX</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_all_true.html" title="core::arch::wasm32::i8x16_all_true fn">i8x16_all_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns true if all lanes are non-zero, false otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_bitmask.html" title="core::arch::wasm32::i8x16_bitmask fn">i8x16_bitmask</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_eq.html" title="core::arch::wasm32::i8x16_eq fn">i8x16_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_extract_lane.html" title="core::arch::wasm32::i8x16_extract_lane fn">i8x16_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 16 packed i8 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_ge.html" title="core::arch::wasm32::i8x16_ge fn">i8x16_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_gt.html" title="core::arch::wasm32::i8x16_gt fn">i8x16_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_le.html" title="core::arch::wasm32::i8x16_le fn">i8x16_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_lt.html" title="core::arch::wasm32::i8x16_lt fn">i8x16_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_max.html" title="core::arch::wasm32::i8x16_max fn">i8x16_max</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise signed integers, and returns the maximum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_min.html" title="core::arch::wasm32::i8x16_min fn">i8x16_min</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise signed integers, and returns the minimum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_narrow_i16x8.html" title="core::arch::wasm32::i8x16_narrow_i16x8 fn">i8x16_narrow_i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts two input vectors into a smaller lane vector by narrowing each
lane.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_ne.html" title="core::arch::wasm32::i8x16_ne fn">i8x16_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_neg.html" title="core::arch::wasm32::i8x16_neg fn">i8x16_neg</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Negates a 128-bit vectors interpreted as sixteen 8-bit signed integers</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_popcnt.html" title="core::arch::wasm32::i8x16_popcnt fn">i8x16_popcnt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Count the number of bits set to one within each lane.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_replace_lane.html" title="core::arch::wasm32::i8x16_replace_lane fn">i8x16_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 16 packed i8 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_shl.html" title="core::arch::wasm32::i8x16_shl fn">i8x16_shl</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the left by the specified number of bits.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_shr.html" title="core::arch::wasm32::i8x16_shr fn">i8x16_shr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the right by the specified number of bits, sign
extending.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_shuffle.html" title="core::arch::wasm32::i8x16_shuffle fn">i8x16_shuffle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns a new vector with lanes selected from the lanes of the two input
vectors <code>$a</code> and <code>$b</code> specified in the 16 immediate operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_splat.html" title="core::arch::wasm32::i8x16_splat fn">i8x16_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_sub.html" title="core::arch::wasm32::i8x16_sub fn">i8x16_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed sixteen 8-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_sub_sat.html" title="core::arch::wasm32::i8x16_sub_sat fn">i8x16_sub_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed sixteen 8-bit
signed integers, saturating on overflow to <code>i8::MIN</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i8x16_swizzle.html" title="core::arch::wasm32::i8x16_swizzle fn">i8x16_swizzle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns a new vector with lanes selected from the lanes of the first input
vector <code>a</code> specified in the second input vector <code>s</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8.html" title="core::arch::wasm32::i16x8 fn">i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_abs.html" title="core::arch::wasm32::i16x8_abs fn">i16x8_abs</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise wrapping absolute value.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_add.html" title="core::arch::wasm32::i16x8_add fn">i16x8_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed eight 16-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_add_sat.html" title="core::arch::wasm32::i16x8_add_sat fn">i16x8_add_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed eight 16-bit signed
integers, saturating on overflow to <code>i16::MAX</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_all_true.html" title="core::arch::wasm32::i16x8_all_true fn">i16x8_all_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns true if all lanes are non-zero, false otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_bitmask.html" title="core::arch::wasm32::i16x8_bitmask fn">i16x8_bitmask</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_eq.html" title="core::arch::wasm32::i16x8_eq fn">i16x8_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extadd_pairwise_i8x16.html" title="core::arch::wasm32::i16x8_extadd_pairwise_i8x16 fn">i16x8_extadd_pairwise_i8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extadd_pairwise_u8x16.html" title="core::arch::wasm32::i16x8_extadd_pairwise_u8x16 fn">i16x8_extadd_pairwise_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extend_high_i8x16.html" title="core::arch::wasm32::i16x8_extend_high_i8x16 fn">i16x8_extend_high_i8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, sign extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extend_high_u8x16.html" title="core::arch::wasm32::i16x8_extend_high_u8x16 fn">i16x8_extend_high_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extend_low_i8x16.html" title="core::arch::wasm32::i16x8_extend_low_i8x16 fn">i16x8_extend_low_i8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, sign extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extend_low_u8x16.html" title="core::arch::wasm32::i16x8_extend_low_u8x16 fn">i16x8_extend_low_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extmul_high_i8x16.html" title="core::arch::wasm32::i16x8_extmul_high_i8x16 fn">i16x8_extmul_high_i8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extmul_high_u8x16.html" title="core::arch::wasm32::i16x8_extmul_high_u8x16 fn">i16x8_extmul_high_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extmul_low_i8x16.html" title="core::arch::wasm32::i16x8_extmul_low_i8x16 fn">i16x8_extmul_low_i8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extmul_low_u8x16.html" title="core::arch::wasm32::i16x8_extmul_low_u8x16 fn">i16x8_extmul_low_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_extract_lane.html" title="core::arch::wasm32::i16x8_extract_lane fn">i16x8_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 8 packed i16 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_ge.html" title="core::arch::wasm32::i16x8_ge fn">i16x8_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_gt.html" title="core::arch::wasm32::i16x8_gt fn">i16x8_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_le.html" title="core::arch::wasm32::i16x8_le fn">i16x8_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_load_extend_i8x8.html" title="core::arch::wasm32::i16x8_load_extend_i8x8 fn">i16x8_load_extend_i8x8</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load eight 8-bit integers and sign extend each one to a 16-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_load_extend_u8x8.html" title="core::arch::wasm32::i16x8_load_extend_u8x8 fn">i16x8_load_extend_u8x8</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load eight 8-bit integers and zero extend each one to a 16-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_lt.html" title="core::arch::wasm32::i16x8_lt fn">i16x8_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_max.html" title="core::arch::wasm32::i16x8_max fn">i16x8_max</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise signed integers, and returns the maximum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_min.html" title="core::arch::wasm32::i16x8_min fn">i16x8_min</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise signed integers, and returns the minimum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_mul.html" title="core::arch::wasm32::i16x8_mul fn">i16x8_mul</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Multiplies two 128-bit vectors as if they were two packed eight 16-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_narrow_i32x4.html" title="core::arch::wasm32::i16x8_narrow_i32x4 fn">i16x8_narrow_i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts two input vectors into a smaller lane vector by narrowing each
lane.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_ne.html" title="core::arch::wasm32::i16x8_ne fn">i16x8_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_neg.html" title="core::arch::wasm32::i16x8_neg fn">i16x8_neg</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Negates a 128-bit vectors interpreted as eight 16-bit signed integers</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_q15mulr_sat.html" title="core::arch::wasm32::i16x8_q15mulr_sat fn">i16x8_q15mulr_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise saturating rounding multiplication in Q15 format.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_replace_lane.html" title="core::arch::wasm32::i16x8_replace_lane fn">i16x8_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 8 packed i16 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_shl.html" title="core::arch::wasm32::i16x8_shl fn">i16x8_shl</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the left by the specified number of bits.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_shr.html" title="core::arch::wasm32::i16x8_shr fn">i16x8_shr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the right by the specified number of bits, sign
extending.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_shuffle.html" title="core::arch::wasm32::i16x8_shuffle fn">i16x8_shuffle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Same as <a href="fn.i8x16_shuffle.html" title="i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were eight
16-bit integers, only taking 8 indices to shuffle.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_splat.html" title="core::arch::wasm32::i16x8_splat fn">i16x8_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_sub.html" title="core::arch::wasm32::i16x8_sub fn">i16x8_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed eight 16-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i16x8_sub_sat.html" title="core::arch::wasm32::i16x8_sub_sat fn">i16x8_sub_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed eight 16-bit
signed integers, saturating on overflow to <code>i16::MIN</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4.html" title="core::arch::wasm32::i32x4 fn">i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_abs.html" title="core::arch::wasm32::i32x4_abs fn">i32x4_abs</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise wrapping absolute value.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_add.html" title="core::arch::wasm32::i32x4_add fn">i32x4_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed four 32-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_all_true.html" title="core::arch::wasm32::i32x4_all_true fn">i32x4_all_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns true if all lanes are non-zero, false otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_bitmask.html" title="core::arch::wasm32::i32x4_bitmask fn">i32x4_bitmask</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_dot_i16x8.html" title="core::arch::wasm32::i32x4_dot_i16x8 fn">i32x4_dot_i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise multiply signed 16-bit integers in the two input vectors and add
adjacent pairs of the full 32-bit results.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_eq.html" title="core::arch::wasm32::i32x4_eq fn">i32x4_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extadd_pairwise_i16x8.html" title="core::arch::wasm32::i32x4_extadd_pairwise_i16x8 fn">i32x4_extadd_pairwise_i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extadd_pairwise_u16x8.html" title="core::arch::wasm32::i32x4_extadd_pairwise_u16x8 fn">i32x4_extadd_pairwise_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extend_high_i16x8.html" title="core::arch::wasm32::i32x4_extend_high_i16x8 fn">i32x4_extend_high_i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, sign extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extend_high_u16x8.html" title="core::arch::wasm32::i32x4_extend_high_u16x8 fn">i32x4_extend_high_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extend_low_i16x8.html" title="core::arch::wasm32::i32x4_extend_low_i16x8 fn">i32x4_extend_low_i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, sign extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extend_low_u16x8.html" title="core::arch::wasm32::i32x4_extend_low_u16x8 fn">i32x4_extend_low_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extmul_high_i16x8.html" title="core::arch::wasm32::i32x4_extmul_high_i16x8 fn">i32x4_extmul_high_i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extmul_high_u16x8.html" title="core::arch::wasm32::i32x4_extmul_high_u16x8 fn">i32x4_extmul_high_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extmul_low_i16x8.html" title="core::arch::wasm32::i32x4_extmul_low_i16x8 fn">i32x4_extmul_low_i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extmul_low_u16x8.html" title="core::arch::wasm32::i32x4_extmul_low_u16x8 fn">i32x4_extmul_low_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_extract_lane.html" title="core::arch::wasm32::i32x4_extract_lane fn">i32x4_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 4 packed i32 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_ge.html" title="core::arch::wasm32::i32x4_ge fn">i32x4_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_gt.html" title="core::arch::wasm32::i32x4_gt fn">i32x4_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_le.html" title="core::arch::wasm32::i32x4_le fn">i32x4_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_load_extend_i16x4.html" title="core::arch::wasm32::i32x4_load_extend_i16x4 fn">i32x4_load_extend_i16x4</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load four 16-bit integers and sign extend each one to a 32-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_load_extend_u16x4.html" title="core::arch::wasm32::i32x4_load_extend_u16x4 fn">i32x4_load_extend_u16x4</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load four 16-bit integers and zero extend each one to a 32-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_lt.html" title="core::arch::wasm32::i32x4_lt fn">i32x4_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_max.html" title="core::arch::wasm32::i32x4_max fn">i32x4_max</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise signed integers, and returns the maximum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_min.html" title="core::arch::wasm32::i32x4_min fn">i32x4_min</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise signed integers, and returns the minimum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_mul.html" title="core::arch::wasm32::i32x4_mul fn">i32x4_mul</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Multiplies two 128-bit vectors as if they were two packed four 32-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_ne.html" title="core::arch::wasm32::i32x4_ne fn">i32x4_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_neg.html" title="core::arch::wasm32::i32x4_neg fn">i32x4_neg</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Negates a 128-bit vectors interpreted as four 32-bit signed integers</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_replace_lane.html" title="core::arch::wasm32::i32x4_replace_lane fn">i32x4_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 4 packed i32 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_shl.html" title="core::arch::wasm32::i32x4_shl fn">i32x4_shl</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the left by the specified number of bits.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_shr.html" title="core::arch::wasm32::i32x4_shr fn">i32x4_shr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the right by the specified number of bits, sign
extending.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_shuffle.html" title="core::arch::wasm32::i32x4_shuffle fn">i32x4_shuffle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Same as <a href="fn.i8x16_shuffle.html" title="i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were four
32-bit integers, only taking 4 indices to shuffle.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_splat.html" title="core::arch::wasm32::i32x4_splat fn">i32x4_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_sub.html" title="core::arch::wasm32::i32x4_sub fn">i32x4_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed four 32-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_trunc_sat_f32x4.html" title="core::arch::wasm32::i32x4_trunc_sat_f32x4 fn">i32x4_trunc_sat_f32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts a 128-bit vector interpreted as four 32-bit floating point numbers
into a 128-bit vector of four 32-bit signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i32x4_trunc_sat_f64x2_zero.html" title="core::arch::wasm32::i32x4_trunc_sat_f64x2_zero fn">i32x4_trunc_sat_f64x2_zero</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Saturating conversion of the two double-precision floating point lanes to
two lower integer lanes using the IEEE <code>convertToIntegerTowardZero</code>
function.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2.html" title="core::arch::wasm32::i64x2 fn">i64x2</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_abs.html" title="core::arch::wasm32::i64x2_abs fn">i64x2_abs</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise wrapping absolute value.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_add.html" title="core::arch::wasm32::i64x2_add fn">i64x2_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed two 64-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_all_true.html" title="core::arch::wasm32::i64x2_all_true fn">i64x2_all_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns true if all lanes are non-zero, false otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_bitmask.html" title="core::arch::wasm32::i64x2_bitmask fn">i64x2_bitmask</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_eq.html" title="core::arch::wasm32::i64x2_eq fn">i64x2_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extend_high_i32x4.html" title="core::arch::wasm32::i64x2_extend_high_i32x4 fn">i64x2_extend_high_i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, sign extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extend_high_u32x4.html" title="core::arch::wasm32::i64x2_extend_high_u32x4 fn">i64x2_extend_high_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extend_low_i32x4.html" title="core::arch::wasm32::i64x2_extend_low_i32x4 fn">i64x2_extend_low_i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, sign extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extend_low_u32x4.html" title="core::arch::wasm32::i64x2_extend_low_u32x4 fn">i64x2_extend_low_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extmul_high_i32x4.html" title="core::arch::wasm32::i64x2_extmul_high_i32x4 fn">i64x2_extmul_high_i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extmul_high_u32x4.html" title="core::arch::wasm32::i64x2_extmul_high_u32x4 fn">i64x2_extmul_high_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extmul_low_i32x4.html" title="core::arch::wasm32::i64x2_extmul_low_i32x4 fn">i64x2_extmul_low_i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extmul_low_u32x4.html" title="core::arch::wasm32::i64x2_extmul_low_u32x4 fn">i64x2_extmul_low_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_extract_lane.html" title="core::arch::wasm32::i64x2_extract_lane fn">i64x2_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 2 packed i64 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_ge.html" title="core::arch::wasm32::i64x2_ge fn">i64x2_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_gt.html" title="core::arch::wasm32::i64x2_gt fn">i64x2_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_le.html" title="core::arch::wasm32::i64x2_le fn">i64x2_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_load_extend_i32x2.html" title="core::arch::wasm32::i64x2_load_extend_i32x2 fn">i64x2_load_extend_i32x2</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load two 32-bit integers and sign extend each one to a 64-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_load_extend_u32x2.html" title="core::arch::wasm32::i64x2_load_extend_u32x2 fn">i64x2_load_extend_u32x2</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load two 32-bit integers and zero extend each one to a 64-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_lt.html" title="core::arch::wasm32::i64x2_lt fn">i64x2_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_mul.html" title="core::arch::wasm32::i64x2_mul fn">i64x2_mul</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Multiplies two 128-bit vectors as if they were two packed two 64-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_ne.html" title="core::arch::wasm32::i64x2_ne fn">i64x2_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_neg.html" title="core::arch::wasm32::i64x2_neg fn">i64x2_neg</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Negates a 128-bit vectors interpreted as two 64-bit signed integers</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_replace_lane.html" title="core::arch::wasm32::i64x2_replace_lane fn">i64x2_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 2 packed i64 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_shl.html" title="core::arch::wasm32::i64x2_shl fn">i64x2_shl</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the left by the specified number of bits.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_shr.html" title="core::arch::wasm32::i64x2_shr fn">i64x2_shr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the right by the specified number of bits, sign
extending.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_shuffle.html" title="core::arch::wasm32::i64x2_shuffle fn">i64x2_shuffle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Same as <a href="fn.i8x16_shuffle.html" title="i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were two
64-bit integers, only taking 2 indices to shuffle.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_splat.html" title="core::arch::wasm32::i64x2_splat fn">i64x2_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.i64x2_sub.html" title="core::arch::wasm32::i64x2_sub fn">i64x2_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed two 64-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.memory_grow.html" title="core::arch::wasm32::memory_grow fn">memory_grow</a></div><div class="item-right docblock-short"><p>Corresponding intrinsic to wasm’s <a href="http://webassembly.github.io/spec/core/exec/instructions.html#exec-memory-grow"><code>memory.grow</code> instruction</a></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.memory_size.html" title="core::arch::wasm32::memory_size fn">memory_size</a></div><div class="item-right docblock-short"><p>Corresponding intrinsic to wasm’s <a href="http://webassembly.github.io/spec/core/exec/instructions.html#exec-memory-size"><code>memory.size</code> instruction</a></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16.html" title="core::arch::wasm32::u8x16 fn">u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_add.html" title="core::arch::wasm32::u8x16_add fn">u8x16_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed sixteen 8-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_add_sat.html" title="core::arch::wasm32::u8x16_add_sat fn">u8x16_add_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed sixteen 8-bit unsigned
integers, saturating on overflow to <code>u8::MAX</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_all_true.html" title="core::arch::wasm32::u8x16_all_true fn">u8x16_all_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns true if all lanes are non-zero, false otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_avgr.html" title="core::arch::wasm32::u8x16_avgr fn">u8x16_avgr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding average.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_bitmask.html" title="core::arch::wasm32::u8x16_bitmask fn">u8x16_bitmask</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_eq.html" title="core::arch::wasm32::u8x16_eq fn">u8x16_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_extract_lane.html" title="core::arch::wasm32::u8x16_extract_lane fn">u8x16_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 16 packed u8 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_ge.html" title="core::arch::wasm32::u8x16_ge fn">u8x16_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_gt.html" title="core::arch::wasm32::u8x16_gt fn">u8x16_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_le.html" title="core::arch::wasm32::u8x16_le fn">u8x16_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_lt.html" title="core::arch::wasm32::u8x16_lt fn">u8x16_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_max.html" title="core::arch::wasm32::u8x16_max fn">u8x16_max</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise unsigned integers, and returns the maximum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_min.html" title="core::arch::wasm32::u8x16_min fn">u8x16_min</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise unsigned integers, and returns the minimum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_narrow_i16x8.html" title="core::arch::wasm32::u8x16_narrow_i16x8 fn">u8x16_narrow_i16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts two input vectors into a smaller lane vector by narrowing each
lane.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_ne.html" title="core::arch::wasm32::u8x16_ne fn">u8x16_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_popcnt.html" title="core::arch::wasm32::u8x16_popcnt fn">u8x16_popcnt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Count the number of bits set to one within each lane.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_replace_lane.html" title="core::arch::wasm32::u8x16_replace_lane fn">u8x16_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 16 packed u8 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_shl.html" title="core::arch::wasm32::u8x16_shl fn">u8x16_shl</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the left by the specified number of bits.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_shr.html" title="core::arch::wasm32::u8x16_shr fn">u8x16_shr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the right by the specified number of bits, shifting in
zeros.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_shuffle.html" title="core::arch::wasm32::u8x16_shuffle fn">u8x16_shuffle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns a new vector with lanes selected from the lanes of the two input
vectors <code>$a</code> and <code>$b</code> specified in the 16 immediate operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_splat.html" title="core::arch::wasm32::u8x16_splat fn">u8x16_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_sub.html" title="core::arch::wasm32::u8x16_sub fn">u8x16_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed sixteen 8-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_sub_sat.html" title="core::arch::wasm32::u8x16_sub_sat fn">u8x16_sub_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed sixteen 8-bit
unsigned integers, saturating on overflow to 0.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u8x16_swizzle.html" title="core::arch::wasm32::u8x16_swizzle fn">u8x16_swizzle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns a new vector with lanes selected from the lanes of the first input
vector <code>a</code> specified in the second input vector <code>s</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8.html" title="core::arch::wasm32::u16x8 fn">u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_add.html" title="core::arch::wasm32::u16x8_add fn">u16x8_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed eight 16-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_add_sat.html" title="core::arch::wasm32::u16x8_add_sat fn">u16x8_add_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed eight 16-bit unsigned
integers, saturating on overflow to <code>u16::MAX</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_all_true.html" title="core::arch::wasm32::u16x8_all_true fn">u16x8_all_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns true if all lanes are non-zero, false otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_avgr.html" title="core::arch::wasm32::u16x8_avgr fn">u16x8_avgr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise rounding average.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_bitmask.html" title="core::arch::wasm32::u16x8_bitmask fn">u16x8_bitmask</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_eq.html" title="core::arch::wasm32::u16x8_eq fn">u16x8_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_extadd_pairwise_u8x16.html" title="core::arch::wasm32::u16x8_extadd_pairwise_u8x16 fn">u16x8_extadd_pairwise_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_extend_high_u8x16.html" title="core::arch::wasm32::u16x8_extend_high_u8x16 fn">u16x8_extend_high_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_extend_low_u8x16.html" title="core::arch::wasm32::u16x8_extend_low_u8x16 fn">u16x8_extend_low_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_extmul_high_u8x16.html" title="core::arch::wasm32::u16x8_extmul_high_u8x16 fn">u16x8_extmul_high_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_extmul_low_u8x16.html" title="core::arch::wasm32::u16x8_extmul_low_u8x16 fn">u16x8_extmul_low_u8x16</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_extract_lane.html" title="core::arch::wasm32::u16x8_extract_lane fn">u16x8_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 8 packed u16 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_ge.html" title="core::arch::wasm32::u16x8_ge fn">u16x8_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_gt.html" title="core::arch::wasm32::u16x8_gt fn">u16x8_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_le.html" title="core::arch::wasm32::u16x8_le fn">u16x8_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_load_extend_u8x8.html" title="core::arch::wasm32::u16x8_load_extend_u8x8 fn">u16x8_load_extend_u8x8</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load eight 8-bit integers and zero extend each one to a 16-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_lt.html" title="core::arch::wasm32::u16x8_lt fn">u16x8_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_max.html" title="core::arch::wasm32::u16x8_max fn">u16x8_max</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise unsigned integers, and returns the maximum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_min.html" title="core::arch::wasm32::u16x8_min fn">u16x8_min</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise unsigned integers, and returns the minimum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_mul.html" title="core::arch::wasm32::u16x8_mul fn">u16x8_mul</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Multiplies two 128-bit vectors as if they were two packed eight 16-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_narrow_i32x4.html" title="core::arch::wasm32::u16x8_narrow_i32x4 fn">u16x8_narrow_i32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts two input vectors into a smaller lane vector by narrowing each
lane.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_ne.html" title="core::arch::wasm32::u16x8_ne fn">u16x8_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_replace_lane.html" title="core::arch::wasm32::u16x8_replace_lane fn">u16x8_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 8 packed u16 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_shl.html" title="core::arch::wasm32::u16x8_shl fn">u16x8_shl</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the left by the specified number of bits.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_shr.html" title="core::arch::wasm32::u16x8_shr fn">u16x8_shr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the right by the specified number of bits, shifting in
zeros.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_shuffle.html" title="core::arch::wasm32::u16x8_shuffle fn">u16x8_shuffle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Same as <a href="fn.i8x16_shuffle.html" title="i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were eight
16-bit integers, only taking 8 indices to shuffle.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_splat.html" title="core::arch::wasm32::u16x8_splat fn">u16x8_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_sub.html" title="core::arch::wasm32::u16x8_sub fn">u16x8_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed eight 16-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u16x8_sub_sat.html" title="core::arch::wasm32::u16x8_sub_sat fn">u16x8_sub_sat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed eight 16-bit
unsigned integers, saturating on overflow to 0.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4.html" title="core::arch::wasm32::u32x4 fn">u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_add.html" title="core::arch::wasm32::u32x4_add fn">u32x4_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed four 32-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_all_true.html" title="core::arch::wasm32::u32x4_all_true fn">u32x4_all_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns true if all lanes are non-zero, false otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_bitmask.html" title="core::arch::wasm32::u32x4_bitmask fn">u32x4_bitmask</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_eq.html" title="core::arch::wasm32::u32x4_eq fn">u32x4_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_extadd_pairwise_u16x8.html" title="core::arch::wasm32::u32x4_extadd_pairwise_u16x8 fn">u32x4_extadd_pairwise_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_extend_high_u16x8.html" title="core::arch::wasm32::u32x4_extend_high_u16x8 fn">u32x4_extend_high_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_extend_low_u16x8.html" title="core::arch::wasm32::u32x4_extend_low_u16x8 fn">u32x4_extend_low_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_extmul_high_u16x8.html" title="core::arch::wasm32::u32x4_extmul_high_u16x8 fn">u32x4_extmul_high_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_extmul_low_u16x8.html" title="core::arch::wasm32::u32x4_extmul_low_u16x8 fn">u32x4_extmul_low_u16x8</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_extract_lane.html" title="core::arch::wasm32::u32x4_extract_lane fn">u32x4_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 4 packed u32 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_ge.html" title="core::arch::wasm32::u32x4_ge fn">u32x4_ge</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_gt.html" title="core::arch::wasm32::u32x4_gt fn">u32x4_gt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_le.html" title="core::arch::wasm32::u32x4_le fn">u32x4_le</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_load_extend_u16x4.html" title="core::arch::wasm32::u32x4_load_extend_u16x4 fn">u32x4_load_extend_u16x4</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load four 16-bit integers and zero extend each one to a 32-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_lt.html" title="core::arch::wasm32::u32x4_lt fn">u32x4_lt</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_max.html" title="core::arch::wasm32::u32x4_max fn">u32x4_max</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise unsigned integers, and returns the maximum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_min.html" title="core::arch::wasm32::u32x4_min fn">u32x4_min</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares lane-wise unsigned integers, and returns the minimum of
each pair.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_mul.html" title="core::arch::wasm32::u32x4_mul fn">u32x4_mul</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Multiplies two 128-bit vectors as if they were two packed four 32-bit
signed integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_ne.html" title="core::arch::wasm32::u32x4_ne fn">u32x4_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_replace_lane.html" title="core::arch::wasm32::u32x4_replace_lane fn">u32x4_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 4 packed u32 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_shl.html" title="core::arch::wasm32::u32x4_shl fn">u32x4_shl</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the left by the specified number of bits.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_shr.html" title="core::arch::wasm32::u32x4_shr fn">u32x4_shr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the right by the specified number of bits, shifting in
zeros.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_shuffle.html" title="core::arch::wasm32::u32x4_shuffle fn">u32x4_shuffle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Same as <a href="fn.i8x16_shuffle.html" title="i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were four
32-bit integers, only taking 4 indices to shuffle.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_splat.html" title="core::arch::wasm32::u32x4_splat fn">u32x4_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_sub.html" title="core::arch::wasm32::u32x4_sub fn">u32x4_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed four 32-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_trunc_sat_f32x4.html" title="core::arch::wasm32::u32x4_trunc_sat_f32x4 fn">u32x4_trunc_sat_f32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts a 128-bit vector interpreted as four 32-bit floating point numbers
into a 128-bit vector of four 32-bit unsigned integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u32x4_trunc_sat_f64x2_zero.html" title="core::arch::wasm32::u32x4_trunc_sat_f64x2_zero fn">u32x4_trunc_sat_f64x2_zero</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Saturating conversion of the two double-precision floating point lanes to
two lower integer lanes using the IEEE <code>convertToIntegerTowardZero</code>
function.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2.html" title="core::arch::wasm32::u64x2 fn">u64x2</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Materializes a SIMD value from the provided operands.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_add.html" title="core::arch::wasm32::u64x2_add fn">u64x2_add</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Adds two 128-bit vectors as if they were two packed two 64-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_all_true.html" title="core::arch::wasm32::u64x2_all_true fn">u64x2_all_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns true if all lanes are non-zero, false otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_bitmask.html" title="core::arch::wasm32::u64x2_bitmask fn">u64x2_bitmask</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_eq.html" title="core::arch::wasm32::u64x2_eq fn">u64x2_eq</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_extend_high_u32x4.html" title="core::arch::wasm32::u64x2_extend_high_u32x4 fn">u64x2_extend_high_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_extend_low_u32x4.html" title="core::arch::wasm32::u64x2_extend_low_u32x4 fn">u64x2_extend_low_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_extmul_high_u32x4.html" title="core::arch::wasm32::u64x2_extmul_high_u32x4 fn">u64x2_extmul_high_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_extmul_low_u32x4.html" title="core::arch::wasm32::u64x2_extmul_low_u32x4 fn">u64x2_extmul_low_u32x4</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_extract_lane.html" title="core::arch::wasm32::u64x2_extract_lane fn">u64x2_extract_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Extracts a lane from a 128-bit vector interpreted as 2 packed u64 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_load_extend_u32x2.html" title="core::arch::wasm32::u64x2_load_extend_u32x2 fn">u64x2_load_extend_u32x2</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load two 32-bit integers and zero extend each one to a 64-bit lane</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_mul.html" title="core::arch::wasm32::u64x2_mul fn">u64x2_mul</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Multiplies two 128-bit vectors as if they were two packed two 64-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_ne.html" title="core::arch::wasm32::u64x2_ne fn">u64x2_ne</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_replace_lane.html" title="core::arch::wasm32::u64x2_replace_lane fn">u64x2_replace_lane</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Replaces a lane from a 128-bit vector interpreted as 2 packed u64 numbers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_shl.html" title="core::arch::wasm32::u64x2_shl fn">u64x2_shl</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the left by the specified number of bits.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_shr.html" title="core::arch::wasm32::u64x2_shr fn">u64x2_shr</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Shifts each lane to the right by the specified number of bits, shifting in
zeros.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_shuffle.html" title="core::arch::wasm32::u64x2_shuffle fn">u64x2_shuffle</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Same as <a href="fn.i8x16_shuffle.html" title="i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were two
64-bit integers, only taking 2 indices to shuffle.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_splat.html" title="core::arch::wasm32::u64x2_splat fn">u64x2_splat</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Creates a vector with identical lanes.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.u64x2_sub.html" title="core::arch::wasm32::u64x2_sub fn">u64x2_sub</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Subtracts two 128-bit vectors as if they were two packed two 64-bit integers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.unreachable.html" title="core::arch::wasm32::unreachable fn">unreachable</a></div><div class="item-right docblock-short"><p>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-control"><code>unreachable</code></a> instruction, which causes an unconditional <a href="https://webassembly.github.io/spec/core/intro/overview.html#trap">trap</a>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_and.html" title="core::arch::wasm32::v128_and fn">v128_and</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Performs a bitwise and of the two input 128-bit vectors, returning the
resulting vector.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_andnot.html" title="core::arch::wasm32::v128_andnot fn">v128_andnot</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Bitwise AND of bits of <code>a</code> and the logical inverse of bits of <code>b</code>.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_any_true.html" title="core::arch::wasm32::v128_any_true fn">v128_any_true</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Returns <code>true</code> if any bit in <code>a</code> is set, or <code>false</code> otherwise.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_bitselect.html" title="core::arch::wasm32::v128_bitselect fn">v128_bitselect</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Use the bitmask in <code>c</code> to select bits from <code>v1</code> when 1 and <code>v2</code> when 0.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load.html" title="core::arch::wasm32::v128_load fn">v128_load</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Loads a <code>v128</code> vector from the given heap address.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load8_lane.html" title="core::arch::wasm32::v128_load8_lane fn">v128_load8_lane</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Loads an 8-bit value from <code>m</code> and sets lane <code>L</code> of <code>v</code> to that value.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load8_splat.html" title="core::arch::wasm32::v128_load8_splat fn">v128_load8_splat</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load a single element and splat to all lanes of a v128 vector.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load16_lane.html" title="core::arch::wasm32::v128_load16_lane fn">v128_load16_lane</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Loads a 16-bit value from <code>m</code> and sets lane <code>L</code> of <code>v</code> to that value.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load16_splat.html" title="core::arch::wasm32::v128_load16_splat fn">v128_load16_splat</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load a single element and splat to all lanes of a v128 vector.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load32_lane.html" title="core::arch::wasm32::v128_load32_lane fn">v128_load32_lane</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Loads a 32-bit value from <code>m</code> and sets lane <code>L</code> of <code>v</code> to that value.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load32_splat.html" title="core::arch::wasm32::v128_load32_splat fn">v128_load32_splat</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load a single element and splat to all lanes of a v128 vector.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load32_zero.html" title="core::arch::wasm32::v128_load32_zero fn">v128_load32_zero</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load a 32-bit element into the low bits of the vector and sets all other
bits to zero.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load64_lane.html" title="core::arch::wasm32::v128_load64_lane fn">v128_load64_lane</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Loads a 64-bit value from <code>m</code> and sets lane <code>L</code> of <code>v</code> to that value.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load64_splat.html" title="core::arch::wasm32::v128_load64_splat fn">v128_load64_splat</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load a single element and splat to all lanes of a v128 vector.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_load64_zero.html" title="core::arch::wasm32::v128_load64_zero fn">v128_load64_zero</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Load a 64-bit element into the low bits of the vector and sets all other
bits to zero.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_not.html" title="core::arch::wasm32::v128_not fn">v128_not</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Flips each bit of the 128-bit input vector.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_or.html" title="core::arch::wasm32::v128_or fn">v128_or</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Performs a bitwise or of the two input 128-bit vectors, returning the
resulting vector.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_store.html" title="core::arch::wasm32::v128_store fn">v128_store</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Stores a <code>v128</code> vector to the given heap address.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_store8_lane.html" title="core::arch::wasm32::v128_store8_lane fn">v128_store8_lane</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Stores the 8-bit value from lane <code>L</code> of <code>v</code> into <code>m</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_store16_lane.html" title="core::arch::wasm32::v128_store16_lane fn">v128_store16_lane</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Stores the 16-bit value from lane <code>L</code> of <code>v</code> into <code>m</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_store32_lane.html" title="core::arch::wasm32::v128_store32_lane fn">v128_store32_lane</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Stores the 32-bit value from lane <code>L</code> of <code>v</code> into <code>m</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_store64_lane.html" title="core::arch::wasm32::v128_store64_lane fn">v128_store64_lane</a><a title="unsafe function" href="#"><sup>⚠</sup></a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Stores the 64-bit value from lane <code>L</code> of <code>v</code> into <code>m</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.v128_xor.html" title="core::arch::wasm32::v128_xor fn">v128_xor</a><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></div><div class="item-right docblock-short"><p>Performs a bitwise xor of the two input 128-bit vectors, returning the
resulting vector.</p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="core" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.62.0 (a8314ef7d 2022-06-27)" ></div>
</body></html>