<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Project Status (09/08/2015 - 19:57:08)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>system.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Translated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>system</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
<font color="red"; face="Arial"><b>X </b></font>
<A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/*.xmsgs?&DataKey=Error'>2 Errors (2 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 13.1</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/*.xmsgs?&DataKey=Warning'>4 Warnings (0 new)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\platgen.log'>Platgen Log File</A></TD><TD>Tue Sep 8 19:56:59 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Warning'>29 Warnings (29 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>29 Infos (26 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Libgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Simgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>BitInit Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\system.log'>System Log File</A></TD><TD>Tue Sep 8 19:56:59 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\system_xst.srp'>system</A></TD><TD>Tue Sep 8 19:57:08 2015</TD><TD ALIGN=RIGHT>2675</TD><TD ALIGN=RIGHT>2935</TD><TD ALIGN=RIGHT>8</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\chipscope_ila_0_wrapper_xst.srp'>chipscope_ila_0_wrapper</A></TD><TD>Tue Sep 8 19:56:55 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\clock_generator_0_wrapper_xst.srp'>clock_generator_0_wrapper</A></TD><TD>Tue Sep 8 19:56:51 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\chipscope_icon_0_wrapper_xst.srp'>chipscope_icon_0_wrapper</A></TD><TD>Tue Sep 8 18:19:57 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\funprof_0_wrapper_xst.srp'>funprof_0_wrapper</A></TD><TD>Tue Sep 8 12:13:01 2015</TD><TD ALIGN=RIGHT>186</TD><TD ALIGN=RIGHT>133</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\proc_sys_reset_0_wrapper_xst.srp'>proc_sys_reset_0_wrapper</A></TD><TD>Mon Sep 7 12:51:17 2015</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>55</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\mdm_0_wrapper_xst.srp'>mdm_0_wrapper</A></TD><TD>Mon Sep 7 12:51:13 2015</TD><TD ALIGN=RIGHT>123</TD><TD ALIGN=RIGHT>127</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\dip_switches_4bit_wrapper_xst.srp'>dip_switches_4bit_wrapper</A></TD><TD>Mon Sep 7 12:51:02 2015</TD><TD ALIGN=RIGHT>98</TD><TD ALIGN=RIGHT>52</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\push_buttons_4bit_wrapper_xst.srp'>push_buttons_4bit_wrapper</A></TD><TD>Mon Sep 7 12:50:51 2015</TD><TD ALIGN=RIGHT>98</TD><TD ALIGN=RIGHT>52</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\leds_4bit_wrapper_xst.srp'>leds_4bit_wrapper</A></TD><TD>Mon Sep 7 12:50:39 2015</TD><TD ALIGN=RIGHT>98</TD><TD ALIGN=RIGHT>52</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\rs232_uart_1_wrapper_xst.srp'>rs232_uart_1_wrapper</A></TD><TD>Mon Sep 7 12:50:28 2015</TD><TD ALIGN=RIGHT>148</TD><TD ALIGN=RIGHT>153</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\lmb_bram_wrapper_xst.srp'>lmb_bram_wrapper</A></TD><TD>Mon Sep 7 12:50:18 2015</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>4</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\ilmb_cntlr_wrapper_xst.srp'>ilmb_cntlr_wrapper</A></TD><TD>Mon Sep 7 12:50:15 2015</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\dlmb_cntlr_wrapper_xst.srp'>dlmb_cntlr_wrapper</A></TD><TD>Mon Sep 7 12:50:11 2015</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\dlmb_wrapper_xst.srp'>dlmb_wrapper</A></TD><TD>Mon Sep 7 12:50:07 2015</TD><TD ALIGN=RIGHT>1</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\ilmb_wrapper_xst.srp'>ilmb_wrapper</A></TD><TD>Mon Sep 7 12:50:04 2015</TD><TD ALIGN=RIGHT>1</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\mb_plb_wrapper_xst.srp'>mb_plb_wrapper</A></TD><TD>Mon Sep 7 12:50:01 2015</TD><TD ALIGN=RIGHT>157</TD><TD ALIGN=RIGHT>372</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/synthesis\microblaze_0_wrapper_xst.srp'>microblaze_0_wrapper</A></TD><TD>Mon Sep 7 12:49:51 2015</TD><TD ALIGN=RIGHT>1261</TD><TD ALIGN=RIGHT>1558</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>








&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\system.bld'>Translation Report</A></TD><TD>Current</TD><TD>Tue Sep 8 19:40:06 2015</TD><TD ALIGN=LEFT><font color="red"; face="Arial"><b>X </b></font><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Error'>2 Errors (2 new)</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>4 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\system_map.mrp'>Map Report</A></TD><TD>Out of Date</TD><TD>Tue Sep 8 18:37:29 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/map.xmsgs?&DataKey=Warning'>21 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/map.xmsgs?&DataKey=Info'>200 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\system.par'>Place and Route Report</A></TD><TD>Out of Date</TD><TD>Tue Sep 8 18:38:05 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/par.xmsgs?&DataKey=Warning'>21 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/par.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\system.twr'>Post-PAR Static Timing Report</A></TD><TD>Out of Date</TD><TD>Tue Sep 8 18:38:14 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/trce.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\system.bgn'>Bitgen Report</A></TD><TD>Out of Date</TD><TD>Tue Sep 8 18:38:30 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\_xmsgs/bitgen.xmsgs?&DataKey=Warning'>20 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Tue Sep 8 18:38:31 2015</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Pavan_FPGA_Projects/Prj_funprof_v1.0\implementation\webtalk.log'>WebTalk Log File</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Tue Sep 8 18:38:37 2015</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 09/08/2015 - 19:57:09</center>
</BODY></HTML>