<?xml version="1.0" encoding="UTF-8"?><module id="VPIF" HW_revision="" XML_version="1" description="VPIF Register">
     <register id="REVID" acronym="REVID" offset="0x0000" width="32" description="VPIF Identification">
<bitfield id="REV" width="32" begin="31" end="0" resetval="1275595265" description="" range="" rwaccess="R"/>
</register>
     <register id="C0CTRL" acronym="C0CTRL" offset="0x0004" width="32" description="Channel#0 control register">
<bitfield id="CLKEDGE" width="1" begin="31" end="31" resetval="0" description="This register defines timing relationship between data phase and clock edge for video input data which is connected to VPIF channel 0 (at the chip-pin level). Edge control is carried out outside the module (just register signal is only asserted from the module)                                                                           0: data phase is changed at rising edge of the input clock                                    1: data phase is changed at falling edge of the input clock" range="" rwaccess="R/W">
<bitenum id="RISE" value="0" token="RISE" description="data phase is changed at rising edge of the input clock"/>
<bitenum id="FALL" value="1" token="FALL" description="data phase is changed at falling edge of the input clock"/>
</bitfield>
<bitfield id="_RESV_2" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DATAWIDTH" width="2" begin="29" end="28" resetval="0" description="Data bit width                                                                                                     00: 8 bit/pixel                                                                                                         01: 10 bit/pixel                                                                                                      10: 12 bit/pixel" range="" rwaccess="R/W">
<bitenum id="8BIT" value="0" token="8BIT" description="8-bit format"/>
<bitenum id="10BIT" value="1" token="10BIT" description="10-bit format"/>
<bitenum id="12BIT" value="2" token="12BIT" description="12-bit format"/>
</bitfield>
<bitfield id="INTLINE" width="12" begin="27" end="16" resetval="0" description="Line interrrupt interval" range="" rwaccess="R/W"/>
<bitfield id="FIDINV" width="1" begin="15" end="15" resetval="0" description="Field ID polarity" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="No inversion"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Invert incoming field ID signal inside the module"/>
</bitfield>
<bitfield id="VVINV" width="1" begin="14" end="14" resetval="0" description="Vertical pixel valid signal polarity control" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="No inversion"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Invert incoming  vertical pixel valid  signal inside the module"/>
</bitfield>
<bitfield id="HVINV" width="1" begin="13" end="13" resetval="0" description="Horizontal pixel valid signal polarity control" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="No inversion"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Invert incoming  horizontal pixel valid  signal inside the module"/>
</bitfield>
<bitfield id="FIELDFRAME" width="1" begin="12" end="12" resetval="0" description="SDRAM storage mode of input picture" range="" rwaccess="R/W">
<bitenum id="FIELD" value="0" token="FIELD" description="Field storage"/>
<bitenum id="FRAME" value="1" token="FRAME" description="Frame storage"/>
</bitfield>
<bitfield id="_RESV_9" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="INTRPROG" width="1" begin="10" end="10" resetval="0" description="Output display format" range="" rwaccess="R/W">
<bitenum id="INTERLACED" value="0" token="INTERLACED" description="Interlaced, 60 field/sec"/>
<bitenum id="PROGRESSIVE" value="1" token="PROGRESSIVE" description="Progressive, 30 frame/sec"/>
</bitfield>
<bitfield id="VANC" width="1" begin="9" end="9" resetval="0" description="Channel#0 Vertical Ancillary data enable                                                     0:Vertical ancillary Data not supported                                                       1:Vertical ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Vertical ancillary data disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Vertical ancillary data enable"/>
</bitfield>
<bitfield id="HANC" width="1" begin="8" end="8" resetval="0" description="Channel#0 Horizontal Ancillary data enable                                                     0: Horizontal ancillary Data not supported                                                       1:Horizontal ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Horizontal ancillary data disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Horizontal ancillary data enable"/>
</bitfield>
<bitfield id="INTFRAME" width="2" begin="7" end="6" resetval="0" description="Channel#0 Frame level interrupt to CPU                                                       00: top field V-sync only                                                                               01: bottom field V-sync only                                                                            10: both top and bottom field V-sync                                                                      11: Reserved" range="" rwaccess="R/W">
<bitenum id="TOP" value="0" token="TOP" description="Top field V-sync only"/>
<bitenum id="BOTTOM" value="1" token="BOTTOM" description="Bottom field V-sync"/>
<bitenum id="BOTH" value="2" token="BOTH" description="Top and Bottom field"/>
<bitenum id="RESV" value="3" token="RESV" description="Reserved"/>
</bitfield>
<bitfield id="FID" width="1" begin="5" end="5" resetval="0" description="Channel#0 Field Identification" range="" rwaccess="R">
<bitenum id="TOP" value="0" token="TOP" description=""/>
<bitenum id="BOTTOM" value="1" token="BOTTOM" description=""/>
</bitfield>
<bitfield id="_RESV_15" width="1" begin="4" end="4" resetval="0" description="SDRAM address format control register                                                         0: raster scanning mode                                                                                  1: sub-picture mode" range="" rwaccess="N"/>
<bitfield id="YCMUX" width="1" begin="3" end="3" resetval="0" description="Channel#0 input data format                                                                                   0: Y/C non-multiplexed mode                                                                                                              1: Y/C multiplexed mode" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#0 Non-multiplexed Y/C"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#0 Y/C multiplexed"/>
</bitfield>
<bitfield id="CAPMODE" width="1" begin="2" end="2" resetval="0" description="Channel#0 data mode to be processed                                                                0x: BT. video (Y/C format) capture mode (sync signal is multiplexed). 1x: CCD/CMOS data capture mode (sync signal is independently prepared)." range="" rwaccess="R/W">
<bitenum id="BTYC" value="0" token="BTYC" description="BT. video (Y/C format) capture mode"/>
<bitenum id="CCDCMOS" value="1" token="CCDCMOS" description="CCD/CMOS data capture mode"/>
</bitfield>
<bitfield id="_RESV_18" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CHANEN" width="1" begin="0" end="0" resetval="0" description="Channel#0 VPIF enable                                                                                       0: Channel#0 VPIF module inactivated                                                                      1: Channel#0 VPIF module activated" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#0 disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#0 enable"/>
</bitfield>
</register>
     <register id="C1CTRL" acronym="C1CTRL" offset="0x0008" width="32" description="Channel#1 control register">
<bitfield id="CLKEDGE" width="1" begin="31" end="31" resetval="0" description="This register defines timing relationship between data phase and clock edge for video input data which is connected to VPIF channel 1 (at the chip-pin level). Edge control is carried out outside the module (just register signal is only asserted from the module)                                                                           0: data phase is changed at rising edge of the input clock                                    1: data phase is changed at falling edge of the input clock" range="" rwaccess="R/W">
<bitenum id="RISE" value="0" token="RISE" description="data phase is changed at rising edge of the input clock"/>
<bitenum id="FALL" value="1" token="FALL" description="data phase is changed at falling edge of the input clock"/>
</bitfield>
<bitfield id="_RESV_2" width="20" begin="30" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="INTRPROG" width="1" begin="10" end="10" resetval="0" description="Output display format  0: Interlaced (60 [field/sec]) format. 1: Progressive (30 [frame/sec]) format." range="" rwaccess="R/W">
<bitenum id="INTERLACED" value="0" token="INTERLACED" description="Interlaced, 60 field/sec"/>
<bitenum id="PROGRESSIVE" value="1" token="PROGRESSIVE" description="Progressive, 30 frame/sec"/>
</bitfield>
<bitfield id="VANC" width="1" begin="9" end="9" resetval="0" description="Channel#1 Vertical Ancillary data enable                                                     0: Vertical Ancillary Data not supported                                                       1: Vertical ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Vertical ancillary data disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Veritical ancillary data enable"/>
</bitfield>
<bitfield id="HANC" width="1" begin="8" end="8" resetval="0" description="Channel#1 Horizontal Ancillary data enable                                                     0: Horizontal ancillary Data not supported                                                       1:Horizontal ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Horizontal ancillary data disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Horizontal ancillary data enable"/>
</bitfield>
<bitfield id="INTFRAME" width="2" begin="7" end="6" resetval="0" description="Channel#1 Frame level interrupt to CPU                                                       00: top field V-sync only                                                                               01: bottom field V-sync only                                                                            10: both top and bottom field V-sync                                                                      11: Reserved" range="" rwaccess="R/W">
<bitenum id="TOP" value="0" token="TOP" description="Top field V-sync only"/>
<bitenum id="BOTTOM" value="1" token="BOTTOM" description="Bottom field V-sync"/>
<bitenum id="BOTH" value="2" token="BOTH" description="Top and Bottom field"/>
<bitenum id="RESV" value="3" token="RESV" description="Reserved"/>
</bitfield>
<bitfield id="FID" width="1" begin="5" end="5" resetval="0" description="Channel#1 Field Identification" range="" rwaccess="R">
<bitenum id="TOP" value="0" token="TOP" description=""/>
<bitenum id="BOTTOM" value="1" token="BOTTOM" description=""/>
</bitfield>
<bitfield id="_RESV_8" width="1" begin="4" end="4" resetval="0" description="SDRAM address format control register                                                         0: raster scanning mode                                                                                  1: sub-picture mode" range="" rwaccess="N"/>
<bitfield id="YCMUX" width="1" begin="3" end="3" resetval="0" description="Channel#1 input data format                                                                                   0: Y/C non-multiplexed mode                                                                                                              1: Y/C multiplexed mode" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#1 Non-multiplexed Y/C"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#1 Y/C multiplexed"/>
</bitfield>
<bitfield id="CAPMODE" width="1" begin="2" end="2" resetval="0" description="Channel#1 data mode to be processed   0x: BT. video (Y/C format) capture mode (sync signal is multiplexed). 1x: CCD/CMOS data capture mode (sync signal is independently prepared)." range="" rwaccess="R/W">
<bitenum id="BTYC" value="0" token="BTYC" description="BT. video (Y/C format) capture mode"/>
<bitenum id="CCDCMOS" value="1" token="CCDCMOS" description="CCD/CMOS data capture mode"/>
</bitfield>
<bitfield id="_RESV_11" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CHANEN" width="1" begin="0" end="0" resetval="0" description="Channel#1 VPIF enable                                                                                       0: Channel#1 VPIF module inactivated                                                                      1: Channel#1 VPIF module activated" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#1 disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#1 enable"/>
</bitfield>
</register>
     <register id="C2CTRL" acronym="C2CTRL" offset="0x000C" width="32" description="Channel#2 control register">
<bitfield id="CLKEDGE" width="1" begin="31" end="31" resetval="0" description="This register defines timing relationship between data phase and clock edge for video output data which is connected to VPIF channel 2 (at the chip-pin level). Edge control is carried out outside the module (just register signal is only asserted from the module)                                                                           0: data phase is changed at rising edge of the input clock                                    1: data phase is changed at falling edge of the input clock" range="" rwaccess="R/W">
<bitenum id="RISE" value="0" token="RISE" description="data phase is changed at rising edge of the input clock"/>
<bitenum id="FALL" value="1" token="FALL" description="data phase is changed at falling edge of the input clock"/>
</bitfield>
<bitfield id="_RESV_2" width="16" begin="30" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLIPANC" width="1" begin="14" end="14" resetval="0" description="Enable clipping support for ancillary data" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="CLIPVID" width="1" begin="13" end="13" resetval="0" description="Enable clipping support for active video" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="FIELDFRAME" width="1" begin="12" end="12" resetval="0" description="SDRAM storage mode of output picture 0: field independently stored. 1: frame based." range="" rwaccess="R/W">
<bitenum id="FIELD" value="0" token="FIELD" description="Field storage"/>
<bitenum id="FRAME" value="1" token="FRAME" description="Frame storage"/>
</bitfield>
<bitfield id="INTRPROG" width="1" begin="11" end="11" resetval="0" description="Output display format 0: Interlaced (60 [field/sec]) format. 1: Progressive (30 [frame/sec]) format." range="" rwaccess="R/W">
<bitenum id="INTERLACED" value="0" token="INTERLACED" description="Interlaced, 60 field/sec"/>
<bitenum id="PROGRESSIVE" value="1" token="PROGRESSIVE" description="Progressive, 30 frame/sec"/>
</bitfield>
<bitfield id="PIXEL" width="1" begin="10" end="10" resetval="0" description="Pixel data enable or disable                                                                                  0: Pixel data disabled                                                                                       1: Pixel data enabled" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Pixel data disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Pixel data enabled"/>
</bitfield>
<bitfield id="VANC" width="1" begin="9" end="9" resetval="0" description="Channel#2 Vertical Ancillary data enable                                                     0: Vertical Ancillary Data not supported                                                       1: Vertical ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Vertical ancillary data disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Veritical ancillary data enable"/>
</bitfield>
<bitfield id="HANC" width="1" begin="8" end="8" resetval="0" description="Channel#2 Horizontal Ancillary data enable                                                     0: Horizontal ancillary Data not supported                                                       1:Horizontal ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Horizontal ancillary data disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Horizontal ancillary data enable"/>
</bitfield>
<bitfield id="INTFRAME" width="2" begin="7" end="6" resetval="0" description="Channel#2 Frame level interrupt to CPU                                                       00: top field V-sync only                                                                               01: bottom field V-sync only                                                                            10: both top and bottom field V-sync                                                                      11: Reserved" range="" rwaccess="R/W">
<bitenum id="TOP" value="0" token="TOP" description="Top field V-sync only"/>
<bitenum id="BOTTOM" value="1" token="BOTTOM" description="Bottom field V-sync"/>
<bitenum id="BOTH" value="2" token="BOTH" description="Top and Bottom field"/>
<bitenum id="RESV" value="3" token="RESV" description="Reserved"/>
</bitfield>
<bitfield id="FID" width="1" begin="5" end="5" resetval="0" description="Channel#2 Field Identification" range="" rwaccess="R">
<bitenum id="TOP" value="0" token="TOP" description=""/>
<bitenum id="BOTTOM" value="1" token="BOTTOM" description=""/>
</bitfield>
<bitfield id="_RESV_12" width="1" begin="4" end="4" resetval="0" description="SDRAM address format control register                                                         0: raster scanning mode                                                                                  1: sub-picture mode" range="" rwaccess="N"/>
<bitfield id="YCMUX" width="1" begin="3" end="3" resetval="0" description="Channel#2 data format to be transmitted                                                                          0: Y/C non-multiplexed mode                                                                                                              1: Y/C multiplexed mode" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Y/C non-multiplexed mode"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Y/C multiplexed mode"/>
</bitfield>
<bitfield id="_RESV_14" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLKEN" width="1" begin="1" end="1" resetval="0" description="Channel#2 VPIF Clock enable                                                                                       0: Channel#2 clock inactivated                                                                      1: Channel#2 clock activated" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#2 clock disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#2 clock enable"/>
</bitfield>
<bitfield id="CHANEN" width="1" begin="0" end="0" resetval="0" description="Channel#2 VPIF enable                                                                                       0: Channel#2 VPIF module inactivated                                                                      1: Channel#2 VPIF module activated" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#2 disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#2 enable"/>
</bitfield>
</register>
     <register id="C3CTRL" acronym="C3CTRL" offset="0x0010" width="32" description="Channel#3 control register">
<bitfield id="CLKEDGE" width="1" begin="31" end="31" resetval="0" description="This register defines timing relationship between data phase and clock edge for video output data which is connected to VPIF channel 3 (at the chip-pin level). Edge control is carried out outside the module (just register signal is only asserted from the module)                                                                           0: data phase is changed at rising edge of the input clock                                    1: data phase is changed at falling edge of the input clock" range="" rwaccess="R/W">
<bitenum id="RISE" value="0" token="RISE" description="data phase is changed at rising edge of the input clock"/>
<bitenum id="FALL" value="1" token="FALL" description="data phase is changed at falling edge of the input clock"/>
</bitfield>
<bitfield id="_RESV_2" width="16" begin="30" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLIPANC" width="1" begin="14" end="14" resetval="0" description="Enable clipping support for ancillary data" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="CLIPVID" width="1" begin="13" end="13" resetval="0" description="Enable clipping support for active video" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_5" width="1" begin="12" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="INTRPROG" width="1" begin="11" end="11" resetval="0" description="Output display format 0: Interlaced (60 [field/sec]) format. 1: Progressive (30 [frame/sec]) format." range="" rwaccess="R/W">
<bitenum id="INTERLACED" value="0" token="INTERLACED" description="Interlaced, 60 field/sec"/>
<bitenum id="PROGRESSIVE" value="1" token="PROGRESSIVE" description="Progressive, 30 frame/sec"/>
</bitfield>
<bitfield id="PIXEL" width="1" begin="10" end="10" resetval="0" description="Pixel data enable or disable                                                                                  0: Pixel data disabled                                                                                       1: Pixel data enabled" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Pixel data disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Pixel data enabled"/>
</bitfield>
<bitfield id="VANC" width="1" begin="9" end="9" resetval="0" description="Channel#3 Vertical Ancillary data enable                                                     0: Vertical Ancillary Data not supported                                                       1: Vertical ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Vertical ancillary data disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Veritical ancillary data enable"/>
</bitfield>
<bitfield id="HANC" width="1" begin="8" end="8" resetval="0" description="Channel#3 Horizontal Ancillary data enable                                                     0: Horizontal ancillary Data not supported                                                       1:Horizontal ancillary data is supported                                                 " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Horizontal ancillary data disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Horizontal ancillary data enable"/>
</bitfield>
<bitfield id="INTFRAME" width="2" begin="7" end="6" resetval="0" description="Channel#3 Frame level interrupt to CPU                                                       00: top field V-sync only                                                                               01: bottom field V-sync only                                                                            10: both top and bottom field V-sync                                                                      11: Reserved" range="" rwaccess="R/W">
<bitenum id="TOP" value="0" token="TOP" description="Top field V-sync only"/>
<bitenum id="BOTTOM" value="1" token="BOTTOM" description="Bottom field V-sync"/>
<bitenum id="BOTH" value="2" token="BOTH" description="Top and Bottom field"/>
<bitenum id="RESV" value="3" token="RESV" description="Reserved"/>
</bitfield>
<bitfield id="FID" width="1" begin="5" end="5" resetval="0" description="Channel#3 Field Identification" range="" rwaccess="R">
<bitenum id="TOP" value="0" token="TOP" description=""/>
<bitenum id="BOTTOM" value="1" token="BOTTOM" description=""/>
</bitfield>
<bitfield id="_RESV_12" width="1" begin="4" end="4" resetval="0" description="SDRAM address format control register                                                         0: raster scanning mode                                                                                  1: sub-picture mode" range="" rwaccess="N"/>
<bitfield id="YCMUX" width="1" begin="3" end="3" resetval="0" description="Channel#3 data format to be transmitted                                                                          0: Y/C non-multiplexed mode                                                                                                              1: Y/C multiplexed mode" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Y/C non-multiplexed mode"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Y/C multiplexed mode"/>
</bitfield>
<bitfield id="_RESV_14" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLKEN" width="1" begin="1" end="1" resetval="0" description="Channel#3 VPIF Clock enable                                                                                       0: Channel#3 clock inactivated                                                                      1: Channel#3 clock activated" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#3 clock disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#3 clock enable"/>
</bitfield>
<bitfield id="CHANEN" width="1" begin="0" end="0" resetval="0" description="Channel#3 VPIF enable                                                                                       0: Channel#3 VPIF module inactivated                                                                      1: Channel#3 VPIF module activated" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#3 disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#3 enable"/>
<bitenum id="ERROR" value="1" token="ERROR" description="EAV/SAV bit error exist"/>
</bitfield>
</register>
     <register id="INTEN" acronym="INTEN" offset="0x0020" width="32" description="Interrupt enable register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ERROR" width="1" begin="4" end="4" resetval="0" description="To activate error interrupt                                                                                    0: Error interrupt disabled                                                                                     1: Error interrupt enabled" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Error interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Error interrupt enabled"/>
</bitfield>
<bitfield id="FRAME3" width="1" begin="3" end="3" resetval="0" description="Frame interrupt enable for Channel#3                                                                 0: Channel#3 Frame interrupt disable                                                                     1: Channel#3 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#3 frame interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#3 frame interrupt enable"/>
</bitfield>
<bitfield id="FRAME2" width="1" begin="2" end="2" resetval="0" description="Frame interrupt enable for Channel#2                                                               0: Channel#2 Frame interrupt disable                                                                     1: Channel#2 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#2 frame interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#2 frame interrupt enable"/>
</bitfield>
<bitfield id="FRAME1" width="1" begin="1" end="1" resetval="0" description="Frame interrupt enable for Channel#1                                                               0: Channel#1 Frame interrupt disable                                                                     1: Channel#1 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#1 frame interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#1 frame interrupt enable"/>
</bitfield>
<bitfield id="FRAME0" width="1" begin="0" end="0" resetval="0" description="Frame interrupt enable for Channel#0                                                             0: Channel#0 Frame interrupt disable                                                                     1: Channel#0 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Channel#0 frame interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Channel#0 frame interrupt enable"/>
</bitfield>
</register>
     <register id="INTSET" acronym="INTSET" offset="0x0024" width="32" description="Interrupt activation register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ERROR" width="1" begin="4" end="4" resetval="0" description="To activate error interrupt                                                                                    0: Error interrupt disabled                                                                                     1: Error interrupt enabled" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="vpif_inten_error inactivated"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="vpif_inten_error activated"/>
</bitfield>
<bitfield id="FRAME3" width="1" begin="3" end="3" resetval="0" description="Frame interrupt enable for Channel#3                                                                 0: Channel#3 Frame interrupt disable                                                                     1: Channel#3 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="vpif_inten_frame_ch3 inactivated"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="vpif_inten_frame_ch3 activated"/>
</bitfield>
<bitfield id="FRAME2" width="1" begin="2" end="2" resetval="0" description="Frame interrupt enable for Channel#2                                                               0: Channel#2 Frame interrupt disable                                                                     1: Channel#2 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="vpif_inten_frame_ch2 inactivated"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="vpif_inten_frame_ch2 activated"/>
</bitfield>
<bitfield id="FRAME1" width="1" begin="1" end="1" resetval="0" description="Frame interrupt enable for Channel#1                                                               0: Channel#1 Frame interrupt disable                                                                     1: Channel#1 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="vpif_inten_frame_ch1 inactivated"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="vpif_inten_frame_ch1 activated"/>
</bitfield>
<bitfield id="FRAME0" width="1" begin="0" end="0" resetval="0" description="Frame interrupt enable for Channel#0                                                             0: Channel#0 Frame interrupt disable                                                                     1: Channel#0 Frame interrupt enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="vpif_inten_frame_ch0 inactivated"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="vpif_inten_frame_ch0 activated"/>
</bitfield>
</register>
     <register id="INTCLR" acronym="INTCLR" offset="0x0028" width="32" description="Interrupt clear register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ERROR" width="1" begin="4" end="4" resetval="0" description="To activate error interrupt                                                                                    0: No change                                                                                                   1: Interrupt on vpif_inten_error inactivated" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change"/>
<bitenum id="CLR" value="1" token="CLR" description="vpif_inten_error inactivated"/>
</bitfield>
<bitfield id="FRAME3" width="1" begin="3" end="3" resetval="0" description="Frame interrupt enable for Channel#3                                                                 0: NC                                                                                                            1: Interrupt on vpif_inten_frame_ch3 inactivated" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change"/>
<bitenum id="CLR" value="1" token="CLR" description="vpif_inten_frame_ch3 inactivated"/>
</bitfield>
<bitfield id="FRAME2" width="1" begin="2" end="2" resetval="0" description="Frame interrupt enable for Channel#2                                                               0: NC                                                                                                            1: Channel#2 Frame interrupt enable" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change"/>
<bitenum id="CLR" value="1" token="CLR" description="vpif_inten_frame_ch2 inactivated"/>
</bitfield>
<bitfield id="FRAME1" width="1" begin="1" end="1" resetval="0" description="Frame interrupt enable for Channel#1                                                               0: NC                                                                                                            1: Channel#1 Frame interrupt enable" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change"/>
<bitenum id="CLR" value="1" token="CLR" description="vpif_inten_frame_ch1 inactivated"/>
</bitfield>
<bitfield id="FRAME0" width="1" begin="0" end="0" resetval="0" description="Frame interrupt enable for Channel#0                                                               0: NC                                                                                                            1: Channel#0 Frame interrupt enable" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change"/>
<bitenum id="CLR" value="1" token="CLR" description="vpif_inten_frame_ch0 inactivated"/>
</bitfield>
</register>
     <register id="INTSTAT" acronym="INTSTAT" offset="0x002C" width="32" description="Interrupt Status register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ERROR" width="1" begin="4" end="4" resetval="0" description="Error interrupt status                                                                                            0: Error is not detected so far                                                                                1: Error is detected and not checked yet" range="" rwaccess="R">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
<bitfield id="FRAME3" width="1" begin="3" end="3" resetval="0" description="Frame sync detect for Channel#3                                                                 0: Channel#3 Frame sync not detected                                                                     1: Channel#3 Frame sync detected" range="" rwaccess="R">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
<bitfield id="FRAME2" width="1" begin="2" end="2" resetval="0" description="Frame sync detect for Channel#2                                                                0: Channel#2 Frame sync not detected                                                                     1: Channel#2 Frame sync detected" range="" rwaccess="R">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
<bitfield id="FRAME1" width="1" begin="1" end="1" resetval="0" description="Frame sync detect for Channel#1                                                                0: Channel#1 Frame sync not detected                                                                     1: Channel#1 Frame sync detected" range="" rwaccess="R">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
<bitfield id="FRAME0" width="1" begin="0" end="0" resetval="0" description="Frame sync detect for Channel#0                                                                0: Channel#0 Frame sync not detected                                                                     1: Channel#0 Frame sync detected" range="" rwaccess="R">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
</register>
     <register id="INTSTATCLR" acronym="INTSTATCLR" offset="0x0030" width="32" description="Interrupt Status clear register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ERROR" width="1" begin="4" end="4" resetval="0" description="Status clear register                                                                                            0: No Change                                                                                                  1: VPIF status clear resiger" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="No change"/>
<bitenum id="CLR" value="1" token="CLR" description="vpif_status clear register"/>
</bitfield>
<bitfield id="FRAME3" width="1" begin="3" end="3" resetval="0" description="Channel#3 status clear register                                                                            0: No change                                                                                                          1: Channel#3 status clear register" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="Channel#3 No change"/>
<bitenum id="CLR" value="1" token="CLR" description="Channel#3 clear register"/>
</bitfield>
<bitfield id="FRAME2" width="1" begin="2" end="2" resetval="0" description="Channel#2 status clear register                                                                            0: No change                                                                                                          1: Channel#2 status clear register" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="Channel#2 No change"/>
<bitenum id="CLR" value="1" token="CLR" description="Channel#2 clear register"/>
</bitfield>
<bitfield id="FRAME1" width="1" begin="1" end="1" resetval="0" description="Channel#1 status clear register                                                                            0: No change                                                                                                          1: Channel#1 status clear register" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="Channel#1 No change"/>
<bitenum id="CLR" value="1" token="CLR" description="Channel#1 clear register"/>
</bitfield>
<bitfield id="FRAME0" width="1" begin="0" end="0" resetval="0" description="Channel#0 status clear register                                                                            0: No change                                                                                                          1: Channel#0 status clear register" range="" rwaccess="W">
<bitenum id="NC" value="0" token="NC" description="Channel#0 No change"/>
<bitenum id="CLR" value="1" token="CLR" description="Channel#0 clear register"/>
</bitfield>
</register>
     <register id="EMUCTRL" acronym="EMUCTRL" offset="0x0034" width="32" description="Emulation suspend control register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Peripheral respond to emulation suspend signal control                                          0: Emulation control based on vpif_emulsusp_soft                                                                                1: Emulation configuration ignore" range="" rwaccess="R/W">
<bitenum id="SUSP" value="0" token="SUSP" description=""/>
<bitenum id="FREE" value="1" token="FREE" description=""/>
</bitfield>
</register>
     <register id="REQSIZE" acronym="REQSIZE" offset="0x0038" width="32" description="VPIF DMA request unit size control register">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BYTES" width="9" begin="8" end="0" resetval="0" description="DMA request unit size                                                                                         000100000: 32 byte                                                                                         001000000: 64 byte                                                                                         010000000: 128 byte                                                                                             100000000: 256 byte" range="" rwaccess="R/W">
<bitenum id="32" value="50" token="32" description="32 byte"/>
<bitenum id="64" value="100" token="64" description="64 byte"/>
<bitenum id="128" value="296" token="128" description="128 byte"/>
<bitenum id="256" value="598" token="256" description="256 byte"/>
</bitfield>
</register>
     <register id="C0TLUMA" acronym="C0TLUMA" offset="0x0040" width="32" description="Channel#0 top start add register for luma">
<bitfield id="C0TLUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 top start address for luma" range="" rwaccess="R/W"/>
</register>
     <register id="C0BLUMA" acronym="C0BLUMA" offset="0x0044" width="32" description="Channel#0 btm start add register for luma">
<bitfield id="C0BLUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 btm start address for luma" range="" rwaccess="R/W"/>
</register>
     <register id="C0TCHROMA" acronym="C0TCHROMA" offset="0x0048" width="32" description="Channel#0 top start add register for chroma">
<bitfield id="C0TCHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 top start address for chroma" range="" rwaccess="R/W"/>
</register>
     <register id="C0BCHROMA" acronym="C0BCHROMA" offset="0x004C" width="32" description="Channel#0 btm start add register for chroma">
<bitfield id="C0BCHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 btm start address for chroma" range="" rwaccess="R/W"/>
</register>
     <register id="C0THANC" acronym="C0THANC" offset="0x0050" width="32" description="Channel#0 top start add register for hanc">
<bitfield id="C0THANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 top start address for hanc" range="" rwaccess="R/W"/>
</register>
     <register id="C0BHANC" acronym="C0BHANC" offset="0x0054" width="32" description="Channel#0 btm start add register for hanc">
<bitfield id="C0BHANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 btm start address for hanc" range="" rwaccess="R/W"/>
</register>
     <register id="C0TVANC" acronym="C0TVANC" offset="0x0058" width="32" description="Channel#0 top start add register for vanc">
<bitfield id="C0TVANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 top start address for vanc" range="" rwaccess="R/W"/>
</register>
     <register id="C0BVANC" acronym="C0BVANC" offset="0x005C" width="32" description="Channel#0 btm start add register for vanc">
<bitfield id="C0BVANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#0 btm start address for vanc" range="" rwaccess="R/W"/>
</register>
     <register id="C0IMGOFFSET" acronym="C0IMGOFFSET" offset="0x0064" width="32" description="Channel#0 image offset address">
<bitfield id="C0IMGOFFSET" width="32" begin="31" end="0" resetval="0" description="Channel#0 image offset address" range="" rwaccess="R/W"/>
</register>
     <register id="C0HANCOFFSET" acronym="C0HANCOFFSET" offset="0x0068" width="32" description="Channel#0 hanc offset address">
<bitfield id="C0HANCOFFSET" width="32" begin="31" end="0" resetval="0" description="Channel#0 hanc offset address" range="" rwaccess="R/W"/>
</register>
     <register id="C0HCFG" acronym="C0HCFG" offset="0x006C" width="32" description="Channel#0 horizontal configuration">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EAV2SAV" width="13" begin="28" end="16" resetval="0" description="Distance between EAV to SAV" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SAV2EAV" width="13" begin="12" end="0" resetval="0" description="Distance between SAV to EAV" range="" rwaccess="R/W"/>
</register>
     <register id="C0VCFG0" acronym="C0VCFG0" offset="0x0070" width="32" description="Channel#0 vertical data size configuration 0">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L1" width="12" begin="27" end="16" resetval="0" description="L1 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L3" width="12" begin="11" end="0" resetval="0" description="L3 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C0VCFG1" acronym="C0VCFG1" offset="0x0074" width="32" description="Channel#0 vertical data size configuration 1">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L5" width="12" begin="27" end="16" resetval="0" description="L5 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L7" width="12" begin="11" end="0" resetval="0" description="L7 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C0VCFG2" acronym="C0VCFG2" offset="0x0078" width="32" description="Channel#0 vertical data size configuration 2">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L9" width="12" begin="27" end="16" resetval="0" description="L9 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L11" width="12" begin="11" end="0" resetval="0" description="L11 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C0VSIZE" acronym="C0VSIZE" offset="0x007C" width="32" description="Channel#0 vertical image size of incoming video data">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="12" begin="11" end="0" resetval="0" description="Vertical image size" range="" rwaccess="R/W"/>
</register>
     <register id="C1TLUMA" acronym="C1TLUMA" offset="0x0080" width="32" description="Channel#1 top start add register for luma">
<bitfield id="C1TLUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 top start address for luma" range="" rwaccess="R/W"/>
</register>
     <register id="C1BLUMA" acronym="C1BLUMA" offset="0x0084" width="32" description="Channel#1 btm start add register for luma">
<bitfield id="C1BLUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 btm start address for luma" range="" rwaccess="R/W"/>
</register>
     <register id="C1TCHROMA" acronym="C1TCHROMA" offset="0x0088" width="32" description="Channel#1 top start add register for chroma">
<bitfield id="C1TCHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 top start address for chroma" range="" rwaccess="R/W"/>
</register>
     <register id="C1BCHROMA" acronym="C1BCHROMA" offset="0x008C" width="32" description="Channel#1 btm start add register for chroma">
<bitfield id="C1BCHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 btm start address for chroma" range="" rwaccess="R/W"/>
</register>
     <register id="C1THANC" acronym="C1THANC" offset="0x0090" width="32" description="Channel#1 top start add register for hanc">
<bitfield id="C1THANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 top start address for hanc" range="" rwaccess="R/W"/>
</register>
     <register id="C1BHANC" acronym="C1BHANC" offset="0x0094" width="32" description="Channel#0 btm start add register for hanc">
<bitfield id="C1BHANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 btm start address for hanc" range="" rwaccess="R/W"/>
</register>
     <register id="C1TVANC" acronym="C1TVANC" offset="0x0098" width="32" description="Channel#1 top start add register for vanc">
<bitfield id="C1TVANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 top start address for vanc" range="" rwaccess="R/W"/>
</register>
     <register id="C1BVANC" acronym="C1BVANC" offset="0x009C" width="32" description="Channel#1 btm start add register for vanc">
<bitfield id="C1BVANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#1 btm start address for vanc" range="" rwaccess="R/W"/>
</register>
     <register id="C1IMGOFFSET" acronym="C1IMGOFFSET" offset="0x00A4" width="32" description="Channel#1 image offset address">
<bitfield id="C1IMGOFFSET" width="32" begin="31" end="0" resetval="0" description="Channel#1 image offset address" range="" rwaccess="R/W"/>
</register>
     <register id="C1HANCOFFSET" acronym="C1HANCOFFSET" offset="0x00A8" width="32" description="Channel#1 hanc offset address">
<bitfield id="C1HANCOFFSET" width="32" begin="31" end="0" resetval="0" description="Channel#1 hanc offset address" range="" rwaccess="R/W"/>
</register>
     <register id="C1HCFG" acronym="C1HCFG" offset="0x00AC" width="32" description="Channel#1 horizontal configuration">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EAV2SAV" width="13" begin="28" end="16" resetval="0" description="Distance between EAV to SAV" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SAV2EAV" width="13" begin="12" end="0" resetval="0" description="Distance between SAV to EAV" range="" rwaccess="R/W"/>
</register>
     <register id="C1VCFG0" acronym="C1VCFG0" offset="0x00B0" width="32" description="Channel#1 vertical data size configuration 0">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L1" width="12" begin="27" end="16" resetval="0" description="L1 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L3" width="12" begin="11" end="0" resetval="0" description="L3 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C1VCFG1" acronym="C1VCFG1" offset="0x00B4" width="32" description="Channel#1 vertical data size configuration 1">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L5" width="12" begin="27" end="16" resetval="0" description="L5 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L7" width="12" begin="11" end="0" resetval="0" description="L7 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C1VCFG2" acronym="C1VCFG2" offset="0x00B8" width="32" description="Channel#1 vertical data size configuration 2">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L9" width="12" begin="27" end="16" resetval="0" description="L9 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L11" width="12" begin="11" end="0" resetval="0" description="L11 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C1VSIZE" acronym="C1VSIZE" offset="0x00BC" width="32" description="Channel#1 vertical image size ">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="12" begin="11" end="0" resetval="0" description="Vertical image size" range="" rwaccess="R/W"/>
</register>
     <register id="C2TLUMA" acronym="C2TLUMA" offset="0x00C0" width="32" description="Channel#2 top start add register for luma">
<bitfield id="C2TLUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 top start address for luma" range="" rwaccess="R/W"/>
</register>
     <register id="C2BLUMA" acronym="C2BLUMA" offset="0x00C4" width="32" description="Channel#1 btm start add register for luma">
<bitfield id="C2BLUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 btm start address for luma" range="" rwaccess="R/W"/>
</register>
     <register id="C2TCHROMA" acronym="C2TCHROMA" offset="0x00C8" width="32" description="Channel#2 top start add register for chroma">
<bitfield id="C2TCHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 top start address for chroma" range="" rwaccess="R/W"/>
</register>
     <register id="C2BCHROMA" acronym="C2BCHROMA" offset="0x00CC" width="32" description="Channel#2 btm start add register for chroma">
<bitfield id="C2BCHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 btm start address for chroma" range="" rwaccess="R/W"/>
</register>
     <register id="C2THANC" acronym="C2THANC" offset="0x00D0" width="32" description="Channel#2 top start add register for hanc">
<bitfield id="C2THANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 top start address for hanc" range="" rwaccess="R/W"/>
</register>
     <register id="C2BHANC" acronym="C2BHANC" offset="0x00D4" width="32" description="Channel#2 btm start add register for hanc">
<bitfield id="C2BHANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 btm start address for hanc" range="" rwaccess="R/W"/>
</register>
     <register id="C2TVANC" acronym="C2TVANC" offset="0x00D8" width="32" description="Channel#2 top start add register for vanc">
<bitfield id="C2TVANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 top start address for vanc" range="" rwaccess="R/W"/>
</register>
     <register id="C2BVANC" acronym="C2BVANC" offset="0x00DC" width="32" description="Channel#2 btm start add register for vanc">
<bitfield id="C2BVANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#2 btm start address for vanc" range="" rwaccess="R/W"/>
</register>
     <register id="C2IMGOFFSET" acronym="C2IMGOFFSET" offset="0x00E4" width="32" description="Channel#2 image offset address">
<bitfield id="C2IMGOFFSET" width="32" begin="31" end="0" resetval="0" description="Channel#2 image offset address" range="" rwaccess="R/W"/>
</register>
     <register id="C2HANCOFFSET" acronym="C2HANCOFFSET" offset="0x00E8" width="32" description="Channel#2 hanc offset address">
<bitfield id="C2HANCOFFSET" width="32" begin="31" end="0" resetval="0" description="Channel#2 hanc offset address" range="" rwaccess="R/W"/>
</register>
     <register id="C2HCFG" acronym="C2HCFG" offset="0x00EC" width="32" description="Channel#2 horizontal configuration">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EAV2SAV" width="11" begin="26" end="16" resetval="0" description="Distance between EAV to SAV" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SAV2EAV" width="11" begin="10" end="0" resetval="0" description="Distance between SAV to EAV" range="" rwaccess="R/W"/>
</register>
     <register id="C2VCFG0" acronym="C2VCFG0" offset="0x00F0" width="32" description="Channel#2 vertical data size configuration 0">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L1" width="11" begin="26" end="16" resetval="0" description="L1 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L3" width="11" begin="10" end="0" resetval="0" description="L3 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C2VCFG1" acronym="C2VCFG1" offset="0x00F4" width="32" description="Channel#2 vertical data size configuration 1">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L5" width="11" begin="26" end="16" resetval="0" description="L5 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L7" width="11" begin="10" end="0" resetval="0" description="L7 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C2VCFG2" acronym="C2VCFG2" offset="0x00F8" width="32" description="Channel#2 vertical data size configuration 2">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L9" width="11" begin="26" end="16" resetval="0" description="L9 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L11" width="11" begin="10" end="0" resetval="0" description="L11 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C2VSIZE" acronym="C2VSIZE" offset="0x00FC" width="32" description="Channel#2 vertical image size">
<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="10" end="0" resetval="0" description="Vertical image size of incoming video data" range="" rwaccess="R/W"/>
</register>
     <register id="C2THANCPOS" acronym="C2THANCPOS" offset="0x0100" width="32" description="Channel#2 Horizontal ancillary data insertion top start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VPOS" width="11" begin="26" end="16" resetval="0" description="Channel#2 veritical start position for hanc0" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HPOS" width="11" begin="10" end="0" resetval="0" description="Channel#2 horizontal start position for hanc0" range="" rwaccess="R/W"/>
</register>
     <register id="C2THANCSIZE" acronym="C2THANCSIZE" offset="0x0104" width="32" description="Channel#2 Horizontal ancillary data top size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="26" end="16" resetval="0" description="Channel#2 hanc0 vertical size" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HSIZE" width="11" begin="10" end="0" resetval="0" description="Channel#2 hanc0 horizontal size" range="" rwaccess="R/W"/>
</register>
     <register id="C2BHANCPOS" acronym="C2BHANCPOS" offset="0x0108" width="32" description="Channel#2 Horizontal ancillary data insertion btm start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VPOS" width="11" begin="26" end="16" resetval="0" description="Channel#2 veritical start position for hanc1" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HPOS" width="11" begin="10" end="0" resetval="0" description="Channel#2 horizontal start position for hanc1" range="" rwaccess="R/W"/>
</register>
     <register id="C2BHANCSIZE" acronym="C2BHANCSIZE" offset="0x010C" width="32" description="Channel#2 Horizontal ancillary data btm size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="26" end="16" resetval="0" description="Channel#2 hanc1 vertical size" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HSIZE" width="11" begin="10" end="0" resetval="0" description="Channel#2 hanc1 horizontal size" range="" rwaccess="R/W"/>
</register>
     <register id="C2TVANCPOS" acronym="C2TVANCPOS" offset="0x0110" width="32" description="Channel#2 Vertical ancillary data insertion top start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VPOS" width="11" begin="26" end="16" resetval="0" description="Channel#2 veritical start position for vanc0" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HPOS" width="11" begin="10" end="0" resetval="0" description="Channel#2 horizontal start position for vanc0" range="" rwaccess="R/W"/>
</register>
     <register id="C2TVANCSIZE" acronym="C2TVANCSIZE" offset="0x0114" width="32" description="Channel#2 Vertical ancillary data top size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="26" end="16" resetval="0" description="Channel#2 vanc0 vertical size" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HSIZE" width="11" begin="10" end="0" resetval="0" description="Channel#2 vanc0 horizontal size" range="" rwaccess="R/W"/>
</register>
     <register id="C2BVANCPOS" acronym="C2BVANCPOS" offset="0x0118" width="32" description="Channel#2 Vertical ancillary data insertion btm start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VPOS" width="11" begin="26" end="16" resetval="0" description="Channel#2 veritical start position for vanc1" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HPOS" width="11" begin="10" end="0" resetval="0" description="Channel#2 vertical start position for vanc1" range="" rwaccess="R/W"/>
</register>
     <register id="C2BVANCSIZE" acronym="C2BVANCSIZE" offset="0x011C" width="32" description="Channel#2 Vertical ancillary data btm size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="26" end="16" resetval="0" description="Channel#2 vanc1 vertical size" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HSIZE" width="11" begin="10" end="0" resetval="0" description="Channel#2 vanc1 horizontal size" range="" rwaccess="R/W"/>
</register>
     <register id="C3TLUMA" acronym="C3TLUMA" offset="0x0140" width="32" description="Channel#3 top start add register for luma">
<bitfield id="C3TLUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 top start address for luma" range="" rwaccess="R/W"/>
</register>
     <register id="C3BLUMA" acronym="C3BLUMA" offset="0x0144" width="32" description="Channel#3 btm start add register for luma">
<bitfield id="C3BLUMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 btm start address for luma" range="" rwaccess="R/W"/>
</register>
     <register id="C3TCHROMA" acronym="C3TCHROMA" offset="0x0148" width="32" description="Channel#3 top start add register for chroma">
<bitfield id="C3TCHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 top start address for chroma" range="" rwaccess="R/W"/>
</register>
     <register id="C3BCHROMA" acronym="C3BCHROMA" offset="0x014C" width="32" description="Channel#3 btm start add register for chroma">
<bitfield id="C3BCHROMA" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 btm start address for chroma" range="" rwaccess="R/W"/>
</register>
     <register id="C3THANC" acronym="C3THANC" offset="0x0150" width="32" description="Channel#3 top start add register for hanc">
<bitfield id="C3THANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 top start address for hanc" range="" rwaccess="R/W"/>
</register>
     <register id="C3BHANC" acronym="C3BHANC" offset="0x0154" width="32" description="Channel#3 btm start add register for hanc">
<bitfield id="C3BHANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 btm start address for hanc" range="" rwaccess="R/W"/>
</register>
     <register id="C3TVANC" acronym="C3TVANC" offset="0x0158" width="32" description="Channel#3 top start add register for vanc">
<bitfield id="C3TVANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 top start address for vanc" range="" rwaccess="R/W"/>
</register>
     <register id="C3BVANC" acronym="C3BVANC" offset="0x015C" width="32" description="Channel#3 btm start add register for vanc">
<bitfield id="C3BVANC" width="32" begin="31" end="0" resetval="0" description="Defines Channel#3 btm start address for vanc" range="" rwaccess="R/W"/>
</register>
     <register id="C3IMGOFFSET" acronym="C3IMGOFFSET" offset="0x0164" width="32" description="Channel#3 image offset address">
<bitfield id="C3IMGOFFSET" width="32" begin="31" end="0" resetval="0" description="Channel#3 image offset address" range="" rwaccess="R/W"/>
</register>
     <register id="C3HANCOFFSET" acronym="C3HANCOFFSET" offset="0x0168" width="32" description="Channel#3 hanc offset address">
<bitfield id="C3HANCOFFSET" width="32" begin="31" end="0" resetval="0" description="Channel#3 hanc offset address" range="" rwaccess="R/W"/>
</register>
     <register id="C3HCFG" acronym="C3HCFG" offset="0x016C" width="32" description="Channel#3 horizontal configuration">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EAV2SAV" width="11" begin="26" end="16" resetval="0" description="Distance between EAV to SAV" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SAV2EAV" width="11" begin="10" end="0" resetval="0" description="Distance between SAV to EAV" range="" rwaccess="R/W"/>
</register>
     <register id="C3VCFG0" acronym="C3VCFG0" offset="0x0170" width="32" description="Channel#3 vertical data size configuration 0">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L1" width="11" begin="26" end="16" resetval="0" description="L1 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L3" width="11" begin="10" end="0" resetval="0" description="L3 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C3VCFG1" acronym="C3VCFG1" offset="0x0174" width="32" description="Channel#3 vertical data size configuration 1">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L5" width="11" begin="26" end="16" resetval="0" description="L5 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L7" width="11" begin="10" end="0" resetval="0" description="L7 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C3VCFG2" acronym="C3VCFG2" offset="0x0178" width="32" description="Channel#3 vertical data size configuration 2">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L9" width="11" begin="26" end="16" resetval="0" description="L9 register configuraion" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="L11" width="11" begin="10" end="0" resetval="0" description="L11 register configuration" range="" rwaccess="R/W"/>
</register>
     <register id="C3VSIZE" acronym="C3VSIZE" offset="0x017C" width="32" description="Channel#3 vertical Image size">
<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="10" end="0" resetval="0" description="L12 register configuraion" range="" rwaccess="R/W"/>
</register>
     <register id="C3THANCPOS" acronym="C3THANCPOS" offset="0x0180" width="32" description="Channel#3 Horizontal ancillary data insertion top start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VPOS" width="11" begin="26" end="16" resetval="0" description="Channel#3 veritical start position for hanc0" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HPOS" width="11" begin="10" end="0" resetval="0" description="Channel#3 horizontal start position for hanc0" range="" rwaccess="R/W"/>
</register>
     <register id="C3THANCSIZE" acronym="C3THANCSIZE" offset="0x0184" width="32" description="Channel#3 Horizontal ancillary data top size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="26" end="16" resetval="0" description="Channel#3 hanc0 vertical size" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HSIZE" width="11" begin="10" end="0" resetval="0" description="Channel#3 hanc0 horizontal size" range="" rwaccess="R/W"/>
</register>
     <register id="C3BHANCPOS" acronym="C3BHANCPOS" offset="0x0188" width="32" description="Channel#3 Horizontal ancillary data insertion btm start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VPOS" width="11" begin="26" end="16" resetval="0" description="Channel#3 veritical start position for hanc1" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HPOS" width="11" begin="10" end="0" resetval="0" description="Channel#3 horizontal start position for hanc1" range="" rwaccess="R/W"/>
</register>
     <register id="C3BHANCSIZE" acronym="C3BHANCSIZE" offset="0x018C" width="32" description="Channel#3 Horizontal ancillary data btm size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="26" end="16" resetval="0" description="Channel#3 hanc1 vertical size" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HSIZE" width="11" begin="10" end="0" resetval="0" description="Channel#3 hanc1 horizontal size" range="" rwaccess="R/W"/>
</register>
     <register id="C3TVANCPOS" acronym="C3TVANCPOS" offset="0x0190" width="32" description="Channel#3 Vertical ancillary data insertion top start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VPOS" width="11" begin="26" end="16" resetval="0" description="Channel#3 veritical start position for vanc0" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HPOS" width="11" begin="10" end="0" resetval="0" description="Channel#3 horizontal start position for vanc0" range="" rwaccess="R/W"/>
</register>
     <register id="C3TVANCSIZE" acronym="C3TVANCSIZE" offset="0x0194" width="32" description="Channel#3 Vertical ancillary data top size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="26" end="16" resetval="0" description="Channel#3 vanc0 vertical size" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HSIZE" width="11" begin="10" end="0" resetval="0" description="Channel#3 vanc0 horizontal size" range="" rwaccess="R/W"/>
</register>
     <register id="C3BVANCPOS" acronym="C3BVANCPOS" offset="0x0198" width="32" description="Channel#3 Vertical ancillary data insertion btm start position">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VPOS" width="11" begin="26" end="16" resetval="0" description="Channel#3 veritical start position for vanc1" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HPOS" width="11" begin="10" end="0" resetval="0" description="Channel#3 vertical start position for vanc1" range="" rwaccess="R/W"/>
</register>
     <register id="C3BVANCSIZE" acronym="C3BVANCSIZE" offset="0x019C" width="32" description="Channel#3 Vertical ancillary data btm size">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="VSIZE" width="11" begin="26" end="16" resetval="0" description="Channel#3 vanc1 vertical size" range="" rwaccess="R/W"/>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HSIZE" width="11" begin="10" end="0" resetval="0" description="Channel#3 vanc1 horizontal size" range="" rwaccess="R/W"/>
</register>
</module>
