#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b51a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b29a60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1b52b70 .functor NOT 1, L_0x1b7cc70, C4<0>, C4<0>, C4<0>;
L_0x1b7ca00 .functor XOR 25, L_0x1b7c830, L_0x1b7c960, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1b7cb60 .functor XOR 25, L_0x1b7ca00, L_0x1b7cac0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1b78020_0 .net *"_ivl_10", 24 0, L_0x1b7cac0;  1 drivers
v0x1b78120_0 .net *"_ivl_12", 24 0, L_0x1b7cb60;  1 drivers
v0x1b78200_0 .net *"_ivl_2", 24 0, L_0x1b7c790;  1 drivers
v0x1b782c0_0 .net *"_ivl_4", 24 0, L_0x1b7c830;  1 drivers
v0x1b783a0_0 .net *"_ivl_6", 24 0, L_0x1b7c960;  1 drivers
v0x1b784d0_0 .net *"_ivl_8", 24 0, L_0x1b7ca00;  1 drivers
v0x1b785b0_0 .net "a", 0 0, v0x1b75430_0;  1 drivers
v0x1b78650_0 .net "b", 0 0, v0x1b754f0_0;  1 drivers
v0x1b786f0_0 .net "c", 0 0, v0x1b75590_0;  1 drivers
v0x1b78790_0 .var "clk", 0 0;
v0x1b78830_0 .net "d", 0 0, v0x1b756d0_0;  1 drivers
v0x1b788d0_0 .net "e", 0 0, v0x1b757c0_0;  1 drivers
v0x1b78970_0 .net "out_dut", 24 0, L_0x1b7b2e0;  1 drivers
v0x1b78a10_0 .net "out_ref", 24 0, L_0x1b53200;  1 drivers
v0x1b78ab0_0 .var/2u "stats1", 159 0;
v0x1b78b70_0 .var/2u "strobe", 0 0;
v0x1b78c30_0 .net "tb_match", 0 0, L_0x1b7cc70;  1 drivers
v0x1b78cf0_0 .net "tb_mismatch", 0 0, L_0x1b52b70;  1 drivers
L_0x1b7c790 .concat [ 25 0 0 0], L_0x1b53200;
L_0x1b7c830 .concat [ 25 0 0 0], L_0x1b53200;
L_0x1b7c960 .concat [ 25 0 0 0], L_0x1b7b2e0;
L_0x1b7cac0 .concat [ 25 0 0 0], L_0x1b53200;
L_0x1b7cc70 .cmp/eeq 25, L_0x1b7c790, L_0x1b7cb60;
S_0x1b29770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1b29a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1b466a0 .functor NOT 25, L_0x1b79830, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1b53200 .functor XOR 25, L_0x1b466a0, L_0x1b79980, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1b3a420_0 .net *"_ivl_0", 4 0, L_0x1b78dd0;  1 drivers
v0x1b50260_0 .net *"_ivl_10", 24 0, L_0x1b79830;  1 drivers
v0x1b507d0_0 .net *"_ivl_12", 24 0, L_0x1b466a0;  1 drivers
v0x1b50d40_0 .net *"_ivl_14", 24 0, L_0x1b79980;  1 drivers
v0x1b74860_0 .net *"_ivl_2", 4 0, L_0x1b78f80;  1 drivers
v0x1b74990_0 .net *"_ivl_4", 4 0, L_0x1b791a0;  1 drivers
v0x1b74a70_0 .net *"_ivl_6", 4 0, L_0x1b793c0;  1 drivers
v0x1b74b50_0 .net *"_ivl_8", 4 0, L_0x1b79610;  1 drivers
v0x1b74c30_0 .net "a", 0 0, v0x1b75430_0;  alias, 1 drivers
v0x1b74cf0_0 .net "b", 0 0, v0x1b754f0_0;  alias, 1 drivers
v0x1b74db0_0 .net "c", 0 0, v0x1b75590_0;  alias, 1 drivers
v0x1b74e70_0 .net "d", 0 0, v0x1b756d0_0;  alias, 1 drivers
v0x1b74f30_0 .net "e", 0 0, v0x1b757c0_0;  alias, 1 drivers
v0x1b74ff0_0 .net "out", 24 0, L_0x1b53200;  alias, 1 drivers
LS_0x1b78dd0_0_0 .concat [ 1 1 1 1], v0x1b75430_0, v0x1b75430_0, v0x1b75430_0, v0x1b75430_0;
LS_0x1b78dd0_0_4 .concat [ 1 0 0 0], v0x1b75430_0;
L_0x1b78dd0 .concat [ 4 1 0 0], LS_0x1b78dd0_0_0, LS_0x1b78dd0_0_4;
LS_0x1b78f80_0_0 .concat [ 1 1 1 1], v0x1b754f0_0, v0x1b754f0_0, v0x1b754f0_0, v0x1b754f0_0;
LS_0x1b78f80_0_4 .concat [ 1 0 0 0], v0x1b754f0_0;
L_0x1b78f80 .concat [ 4 1 0 0], LS_0x1b78f80_0_0, LS_0x1b78f80_0_4;
LS_0x1b791a0_0_0 .concat [ 1 1 1 1], v0x1b75590_0, v0x1b75590_0, v0x1b75590_0, v0x1b75590_0;
LS_0x1b791a0_0_4 .concat [ 1 0 0 0], v0x1b75590_0;
L_0x1b791a0 .concat [ 4 1 0 0], LS_0x1b791a0_0_0, LS_0x1b791a0_0_4;
LS_0x1b793c0_0_0 .concat [ 1 1 1 1], v0x1b756d0_0, v0x1b756d0_0, v0x1b756d0_0, v0x1b756d0_0;
LS_0x1b793c0_0_4 .concat [ 1 0 0 0], v0x1b756d0_0;
L_0x1b793c0 .concat [ 4 1 0 0], LS_0x1b793c0_0_0, LS_0x1b793c0_0_4;
LS_0x1b79610_0_0 .concat [ 1 1 1 1], v0x1b757c0_0, v0x1b757c0_0, v0x1b757c0_0, v0x1b757c0_0;
LS_0x1b79610_0_4 .concat [ 1 0 0 0], v0x1b757c0_0;
L_0x1b79610 .concat [ 4 1 0 0], LS_0x1b79610_0_0, LS_0x1b79610_0_4;
LS_0x1b79830_0_0 .concat [ 5 5 5 5], L_0x1b79610, L_0x1b793c0, L_0x1b791a0, L_0x1b78f80;
LS_0x1b79830_0_4 .concat [ 5 0 0 0], L_0x1b78dd0;
L_0x1b79830 .concat [ 20 5 0 0], LS_0x1b79830_0_0, LS_0x1b79830_0_4;
LS_0x1b79980_0_0 .concat [ 1 1 1 1], v0x1b757c0_0, v0x1b756d0_0, v0x1b75590_0, v0x1b754f0_0;
LS_0x1b79980_0_4 .concat [ 1 1 1 1], v0x1b75430_0, v0x1b757c0_0, v0x1b756d0_0, v0x1b75590_0;
LS_0x1b79980_0_8 .concat [ 1 1 1 1], v0x1b754f0_0, v0x1b75430_0, v0x1b757c0_0, v0x1b756d0_0;
LS_0x1b79980_0_12 .concat [ 1 1 1 1], v0x1b75590_0, v0x1b754f0_0, v0x1b75430_0, v0x1b757c0_0;
LS_0x1b79980_0_16 .concat [ 1 1 1 1], v0x1b756d0_0, v0x1b75590_0, v0x1b754f0_0, v0x1b75430_0;
LS_0x1b79980_0_20 .concat [ 1 1 1 1], v0x1b757c0_0, v0x1b756d0_0, v0x1b75590_0, v0x1b754f0_0;
LS_0x1b79980_0_24 .concat [ 1 0 0 0], v0x1b75430_0;
LS_0x1b79980_1_0 .concat [ 4 4 4 4], LS_0x1b79980_0_0, LS_0x1b79980_0_4, LS_0x1b79980_0_8, LS_0x1b79980_0_12;
LS_0x1b79980_1_4 .concat [ 4 4 1 0], LS_0x1b79980_0_16, LS_0x1b79980_0_20, LS_0x1b79980_0_24;
L_0x1b79980 .concat [ 16 9 0 0], LS_0x1b79980_1_0, LS_0x1b79980_1_4;
S_0x1b75190 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1b29a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1b75430_0 .var "a", 0 0;
v0x1b754f0_0 .var "b", 0 0;
v0x1b75590_0 .var "c", 0 0;
v0x1b75630_0 .net "clk", 0 0, v0x1b78790_0;  1 drivers
v0x1b756d0_0 .var "d", 0 0;
v0x1b757c0_0 .var "e", 0 0;
E_0x1b42b10/0 .event negedge, v0x1b75630_0;
E_0x1b42b10/1 .event posedge, v0x1b75630_0;
E_0x1b42b10 .event/or E_0x1b42b10/0, E_0x1b42b10/1;
S_0x1b75880 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1b29a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1b79bf0 .functor NOT 1, v0x1b75430_0, C4<0>, C4<0>, C4<0>;
L_0x1b79c60 .functor NOT 1, v0x1b754f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b79cd0 .functor NOT 1, v0x1b75590_0, C4<0>, C4<0>, C4<0>;
L_0x1b79d40 .functor NOT 1, v0x1b756d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b79db0 .functor NOT 1, v0x1b757c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b79e20 .functor XOR 1, L_0x1b79bf0, v0x1b75430_0, C4<0>, C4<0>;
L_0x1b79f20 .functor XOR 1, L_0x1b79bf0, v0x1b754f0_0, C4<0>, C4<0>;
L_0x1b79f90 .functor XOR 1, L_0x1b79bf0, v0x1b75590_0, C4<0>, C4<0>;
L_0x1b7a050 .functor XOR 1, L_0x1b79bf0, v0x1b756d0_0, C4<0>, C4<0>;
L_0x1b7a0c0 .functor XOR 1, L_0x1b79bf0, v0x1b757c0_0, C4<0>, C4<0>;
L_0x1b7a1c0 .functor XOR 1, L_0x1b79c60, v0x1b75430_0, C4<0>, C4<0>;
L_0x1b7a470 .functor XOR 1, L_0x1b79c60, v0x1b754f0_0, C4<0>, C4<0>;
L_0x1b7a760 .functor XOR 1, L_0x1b79c60, v0x1b75590_0, C4<0>, C4<0>;
L_0x1b7aaa0 .functor XOR 1, L_0x1b79c60, v0x1b756d0_0, C4<0>, C4<0>;
L_0x1b7a6f0 .functor XOR 1, L_0x1b79c60, v0x1b757c0_0, C4<0>, C4<0>;
L_0x1b7b010 .functor XOR 1, L_0x1b79cd0, v0x1b75430_0, C4<0>, C4<0>;
L_0x1b7b140 .functor XOR 1, L_0x1b79cd0, v0x1b754f0_0, C4<0>, C4<0>;
L_0x1b7b1b0 .functor XOR 1, L_0x1b79cd0, v0x1b75590_0, C4<0>, C4<0>;
L_0x1b7b380 .functor XOR 1, L_0x1b79cd0, v0x1b756d0_0, C4<0>, C4<0>;
L_0x1b7b420 .functor XOR 1, L_0x1b79cd0, v0x1b757c0_0, C4<0>, C4<0>;
L_0x1b7b570 .functor XOR 1, L_0x1b79d40, v0x1b75430_0, C4<0>, C4<0>;
L_0x1b7b610 .functor XOR 1, L_0x1b79d40, v0x1b754f0_0, C4<0>, C4<0>;
L_0x1b7b740 .functor XOR 1, L_0x1b79d40, v0x1b75590_0, C4<0>, C4<0>;
L_0x1b7b7e0 .functor XOR 1, L_0x1b79d40, v0x1b756d0_0, C4<0>, C4<0>;
L_0x1b7b950 .functor XOR 1, L_0x1b79d40, v0x1b757c0_0, C4<0>, C4<0>;
L_0x1b7b9f0 .functor XOR 1, L_0x1b79db0, v0x1b75430_0, C4<0>, C4<0>;
L_0x1b7bb70 .functor XOR 1, L_0x1b79db0, v0x1b754f0_0, C4<0>, C4<0>;
L_0x1b7bbe0 .functor XOR 1, L_0x1b79db0, v0x1b75590_0, C4<0>, C4<0>;
L_0x1b7be00 .functor XOR 1, L_0x1b79db0, v0x1b756d0_0, C4<0>, C4<0>;
L_0x1b7c5d0 .functor XOR 1, L_0x1b79db0, v0x1b757c0_0, C4<0>, C4<0>;
v0x1b75b60_0 .net *"_ivl_100", 0 0, L_0x1b7bbe0;  1 drivers
v0x1b75c40_0 .net *"_ivl_104", 0 0, L_0x1b7be00;  1 drivers
v0x1b75d20_0 .net *"_ivl_109", 0 0, L_0x1b7c5d0;  1 drivers
v0x1b75e10_0 .net *"_ivl_12", 0 0, L_0x1b79e20;  1 drivers
v0x1b75ef0_0 .net *"_ivl_16", 0 0, L_0x1b79f20;  1 drivers
v0x1b76020_0 .net *"_ivl_20", 0 0, L_0x1b79f90;  1 drivers
v0x1b76100_0 .net *"_ivl_24", 0 0, L_0x1b7a050;  1 drivers
v0x1b761e0_0 .net *"_ivl_28", 0 0, L_0x1b7a0c0;  1 drivers
v0x1b762c0_0 .net *"_ivl_32", 0 0, L_0x1b7a1c0;  1 drivers
v0x1b76430_0 .net *"_ivl_36", 0 0, L_0x1b7a470;  1 drivers
v0x1b76510_0 .net *"_ivl_40", 0 0, L_0x1b7a760;  1 drivers
v0x1b765f0_0 .net *"_ivl_44", 0 0, L_0x1b7aaa0;  1 drivers
v0x1b766d0_0 .net *"_ivl_48", 0 0, L_0x1b7a6f0;  1 drivers
v0x1b767b0_0 .net *"_ivl_52", 0 0, L_0x1b7b010;  1 drivers
v0x1b76890_0 .net *"_ivl_56", 0 0, L_0x1b7b140;  1 drivers
v0x1b76970_0 .net *"_ivl_60", 0 0, L_0x1b7b1b0;  1 drivers
v0x1b76a50_0 .net *"_ivl_64", 0 0, L_0x1b7b380;  1 drivers
v0x1b76b30_0 .net *"_ivl_68", 0 0, L_0x1b7b420;  1 drivers
v0x1b76c10_0 .net *"_ivl_72", 0 0, L_0x1b7b570;  1 drivers
v0x1b76cf0_0 .net *"_ivl_76", 0 0, L_0x1b7b610;  1 drivers
v0x1b76dd0_0 .net *"_ivl_80", 0 0, L_0x1b7b740;  1 drivers
v0x1b76eb0_0 .net *"_ivl_84", 0 0, L_0x1b7b7e0;  1 drivers
v0x1b76f90_0 .net *"_ivl_88", 0 0, L_0x1b7b950;  1 drivers
v0x1b77070_0 .net *"_ivl_92", 0 0, L_0x1b7b9f0;  1 drivers
v0x1b77150_0 .net *"_ivl_96", 0 0, L_0x1b7bb70;  1 drivers
v0x1b77230_0 .net "a", 0 0, v0x1b75430_0;  alias, 1 drivers
v0x1b772d0_0 .net "b", 0 0, v0x1b754f0_0;  alias, 1 drivers
v0x1b773c0_0 .net "c", 0 0, v0x1b75590_0;  alias, 1 drivers
v0x1b774b0_0 .net "d", 0 0, v0x1b756d0_0;  alias, 1 drivers
v0x1b775a0_0 .net "e", 0 0, v0x1b757c0_0;  alias, 1 drivers
v0x1b77690_0 .net "out", 24 0, L_0x1b7b2e0;  alias, 1 drivers
v0x1b77770_0 .net "w_a", 0 0, L_0x1b79bf0;  1 drivers
v0x1b77830_0 .net "w_b", 0 0, L_0x1b79c60;  1 drivers
v0x1b77b00_0 .net "w_c", 0 0, L_0x1b79cd0;  1 drivers
v0x1b77bc0_0 .net "w_d", 0 0, L_0x1b79d40;  1 drivers
v0x1b77c80_0 .net "w_e", 0 0, L_0x1b79db0;  1 drivers
LS_0x1b7b2e0_0_0 .concat8 [ 1 1 1 1], L_0x1b7c5d0, L_0x1b7be00, L_0x1b7bbe0, L_0x1b7bb70;
LS_0x1b7b2e0_0_4 .concat8 [ 1 1 1 1], L_0x1b7b9f0, L_0x1b7b950, L_0x1b7b7e0, L_0x1b7b740;
LS_0x1b7b2e0_0_8 .concat8 [ 1 1 1 1], L_0x1b7b610, L_0x1b7b570, L_0x1b7b420, L_0x1b7b380;
LS_0x1b7b2e0_0_12 .concat8 [ 1 1 1 1], L_0x1b7b1b0, L_0x1b7b140, L_0x1b7b010, L_0x1b7a6f0;
LS_0x1b7b2e0_0_16 .concat8 [ 1 1 1 1], L_0x1b7aaa0, L_0x1b7a760, L_0x1b7a470, L_0x1b7a1c0;
LS_0x1b7b2e0_0_20 .concat8 [ 1 1 1 1], L_0x1b7a0c0, L_0x1b7a050, L_0x1b79f90, L_0x1b79f20;
LS_0x1b7b2e0_0_24 .concat8 [ 1 0 0 0], L_0x1b79e20;
LS_0x1b7b2e0_1_0 .concat8 [ 4 4 4 4], LS_0x1b7b2e0_0_0, LS_0x1b7b2e0_0_4, LS_0x1b7b2e0_0_8, LS_0x1b7b2e0_0_12;
LS_0x1b7b2e0_1_4 .concat8 [ 4 4 1 0], LS_0x1b7b2e0_0_16, LS_0x1b7b2e0_0_20, LS_0x1b7b2e0_0_24;
L_0x1b7b2e0 .concat8 [ 16 9 0 0], LS_0x1b7b2e0_1_0, LS_0x1b7b2e0_1_4;
S_0x1b77e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1b29a60;
 .timescale -12 -12;
E_0x1b42700 .event anyedge, v0x1b78b70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b78b70_0;
    %nor/r;
    %assign/vec4 v0x1b78b70_0, 0;
    %wait E_0x1b42700;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b75190;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b42b10;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1b757c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b756d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b75590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b754f0_0, 0;
    %assign/vec4 v0x1b75430_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1b29a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b78790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b78b70_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1b29a60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b78790_0;
    %inv;
    %store/vec4 v0x1b78790_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1b29a60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b75630_0, v0x1b78cf0_0, v0x1b785b0_0, v0x1b78650_0, v0x1b786f0_0, v0x1b78830_0, v0x1b788d0_0, v0x1b78a10_0, v0x1b78970_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b29a60;
T_5 ;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1b29a60;
T_6 ;
    %wait E_0x1b42b10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b78ab0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b78ab0_0, 4, 32;
    %load/vec4 v0x1b78c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b78ab0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b78ab0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b78ab0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b78a10_0;
    %load/vec4 v0x1b78a10_0;
    %load/vec4 v0x1b78970_0;
    %xor;
    %load/vec4 v0x1b78a10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b78ab0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b78ab0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b78ab0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/vector5/iter0/response15/top_module.sv";
