#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 24 23:14:28 2022
# Process ID: 32
# Current directory: X:/Studia/sem_m_2/KwPUS/KonwerterLiczb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3336 X:\Studia\sem_m_2\KwPUS\KonwerterLiczb\KonwerterLiczb.xpr
# Log file: X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/vivado.log
# Journal file: X:/Studia/sem_m_2/KwPUS/KonwerterLiczb\vivado.jou
# Running On: DESKTOP-GSBRLE7, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17141 MB
#-----------------------------------------------------------
start_gui
open_project X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1154.414 ; gain = 384.105
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: top
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.102 ; gain = 398.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'czarodziej' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/.Xil/Vivado-32-DESKTOP-GSBRLE7/realtime/czarodziej_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'czarodziej' (0#1) [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/.Xil/Vivado-32-DESKTOP-GSBRLE7/realtime/czarodziej_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'czarodziej' is unconnected for instance 'merlin' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:36]
WARNING: [Synth 8-7071] port 'reset' of module 'czarodziej' is unconnected for instance 'merlin' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:36]
WARNING: [Synth 8-7071] port 'locked' of module 'czarodziej' is unconnected for instance 'merlin' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:36]
WARNING: [Synth 8-7023] instance 'merlin' of module 'czarodziej' has 5 connections declared, but only 2 given [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:36]
INFO: [Synth 8-6157] synthesizing module 'klawiatura' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:64]
INFO: [Synth 8-6155] done synthesizing module 'klawiatura' (0#1) [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/klawiatura.v:23]
INFO: [Synth 8-6157] synthesizing module 'pamiec' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pamiec' (0#1) [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/pamiec.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_wysw' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-226] default block is never used [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg_wysw' (0#1) [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/clk_div.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:71]
INFO: [Synth 8-6157] synthesizing module 'ILA' [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/.Xil/Vivado-32-DESKTOP-GSBRLE7/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ILA' (0#1) [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/.Xil/Vivado-32-DESKTOP-GSBRLE7/realtime/ILA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element liczba_reg was removed.  [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/seg_wysw.v:41]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'merlin'. This will prevent further optimization [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:36]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ela'. This will prevent further optimization [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dzielnik'. This will prevent further optimization [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pamieta'. This will prevent further optimization [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:50]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'klawa'. This will prevent further optimization [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'seg7'. This will prevent further optimization [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.srcs/sources_1/new/top.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.613 ; gain = 491.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.613 ; gain = 491.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.613 ; gain = 491.527
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.dcp' for cell 'merlin'
INFO: [Project 1-454] Reading design checkpoint 'x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ILA.dcp' for cell 'ela'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1989.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej_board.xdc] for cell 'merlin/inst'
Parsing XDC File [x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc] for cell 'merlin/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/czarodziej/czarodziej.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
Finished Parsing XDC File [x:/Studia/sem_m_2/KwPUS/KonwerterLiczb/KonwerterLiczb.gen/sources_1/ip/ILA/ila_v6_2/constraints/ila.xdc] for cell 'ela/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc:231]
Finished Parsing XDC File [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [X:/Studia/sem_m_2/KwPUS/KonwerterLiczb/piny.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2090.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2132.781 ; gain = 636.695
35 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2132.781 ; gain = 975.047
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 00:29:57 2022...
