// Seed: 2208472069
`timescale 1 ps / 1ps
module module_0 (
    input  id_1,
    input  id_2,
    output id_3
);
  assign #1 id_3 = 1;
  assign id_1 = 1;
  logic id_4;
  assign id_4 = id_3;
  logic id_5;
  logic id_6 = id_4;
endmodule
