/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module SimpleFSM1synchronousReset(clk, reset, in, out);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input in;
  wire in;
  output out;
  wire out;
  wire [1:0] _0_;
  wire [1:0] _1_;
  wire [1:0] _2_;
  wire next_state;
  reg present_state;
  always @(posedge clk)
    if (reset) present_state <= 1'h1;
    else present_state <= next_state;
  assign _2_[1] = _1_[1] & _0_[1];
  assign _2_[0] = in & present_state;
  assign next_state = _2_[0] | _2_[1];
  assign _1_[1] = ~in;
  assign _0_[1] = ~present_state;
  assign _1_[0] = in;
  assign _0_[0] = present_state;
  assign out = present_state;
endmodule
