// Seed: 2068531475
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  type_6(
      1, id_1 >> 1'h0, 1
  );
  logic id_5;
endmodule
