==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 25 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.19 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.41 seconds; current allocated memory: 251.045 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.17 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.73 seconds; current allocated memory: 251.162 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.17 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.89 seconds; current allocated memory: 251.206 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.2 seconds. CPU system time: 0.42 seconds. Elapsed time: 1.22 seconds; current allocated memory: 251.298 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.36 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.55 seconds; current allocated memory: 251.402 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.749 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_arith_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.04 seconds. CPU system time: 0.62 seconds. Elapsed time: 9 seconds; current allocated memory: 253.413 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.16 seconds. CPU system time: 1.52 seconds. Elapsed time: 12.92 seconds; current allocated memory: 254.745 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.897 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 255.155 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (basic_arith_array.cpp:14) in function 'basic_arith_array' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 275.725 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 268.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'basic_arith_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 268.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 269.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inD' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'basic_arith_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_8s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_64ns_8s_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'basic_arith_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.36 seconds. Elapsed time: 1.23 seconds; current allocated memory: 270.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.71 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.23 seconds; current allocated memory: 273.329 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.73 seconds; current allocated memory: 276.006 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for basic_arith_array.
INFO: [VLOG 209-307] Generating Verilog RTL for basic_arith_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.35 seconds. CPU system time: 0.62 seconds. Elapsed time: 1.19 seconds; current allocated memory: 250.770 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 251.024 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_arith_array.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_tripcount' can only be applied inside loop body: basic_arith_array.cpp:15:9
WARNING: [HLS 207-5544] '#pragma HLS loop_tripcount' can only be applied inside loop body: basic_arith_array.cpp:15:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.11 seconds; current allocated memory: 252.709 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.94 seconds. CPU system time: 1.41 seconds. Elapsed time: 6.73 seconds; current allocated memory: 254.130 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.132 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 254.543 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'basic_arith_array' (basic_arith_array.cpp:4).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_16_1' (basic_arith_array.cpp:16) in function 'basic_arith_array': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 275.100 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.631 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'basic_arith_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'basic_arith_array': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'basic_arith_array': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 268.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 268.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inD' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'basic_arith_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_8s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_64ns_8s_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'basic_arith_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 269.642 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.89 seconds; current allocated memory: 272.421 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.64 seconds; current allocated memory: 275.112 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for basic_arith_array.
INFO: [VLOG 209-307] Generating Verilog RTL for basic_arith_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 376.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.16 seconds. CPU system time: 2.24 seconds. Elapsed time: 11.87 seconds; current allocated memory: 275.098 MB.
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.55 seconds; current allocated memory: 275.221 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 275.305 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_arith_array.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_tripcount' can only be applied inside loop body: basic_arith_array.cpp:15:9
WARNING: [HLS 207-5544] '#pragma HLS loop_tripcount' can only be applied inside loop body: basic_arith_array.cpp:15:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.03 seconds; current allocated memory: 275.323 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.8 seconds. CPU system time: 1.39 seconds. Elapsed time: 6.89 seconds; current allocated memory: 275.720 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 275.721 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.372 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.609 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'basic_arith_array' (basic_arith_array.cpp:4).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_16_1' (basic_arith_array.cpp:16) in function 'basic_arith_array': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 282.105 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.584 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'basic_arith_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'basic_arith_array': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'basic_arith_array': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 274.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 275.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inD' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'basic_arith_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_8s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_64ns_8s_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'basic_arith_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 276.233 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.89 seconds; current allocated memory: 277.837 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 279.228 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for basic_arith_array.
INFO: [VLOG 209-307] Generating Verilog RTL for basic_arith_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 376.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.04 seconds. CPU system time: 2.19 seconds. Elapsed time: 12.13 seconds; current allocated memory: 279.212 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.24 seconds. CPU system time: 0.44 seconds. Elapsed time: 0.93 seconds; current allocated memory: 279.384 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.438 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_arith_array.cpp' ... 
WARNING: [HLS 207-5544] '#pragma HLS loop_tripcount' can only be applied inside loop body: basic_arith_array.cpp:15:9
WARNING: [HLS 207-5544] '#pragma HLS loop_tripcount' can only be applied inside loop body: basic_arith_array.cpp:15:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.35 seconds; current allocated memory: 279.454 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 1.44 seconds. Elapsed time: 6.84 seconds; current allocated memory: 279.569 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 279.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.216 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 265.450 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'basic_arith_array' (basic_arith_array.cpp:4).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_16_1' (basic_arith_array.cpp:16) in function 'basic_arith_array': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 285.948 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.479 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'basic_arith_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'basic_arith_array': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'basic_arith_array': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 278.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 279.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inD' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'basic_arith_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_8s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_64ns_8s_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'basic_arith_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 280.132 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.6 seconds; current allocated memory: 281.362 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.73 seconds; current allocated memory: 282.748 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for basic_arith_array.
INFO: [VLOG 209-307] Generating Verilog RTL for basic_arith_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 376.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 2.25 seconds. Elapsed time: 13.03 seconds; current allocated memory: 282.732 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.24 seconds. CPU system time: 0.47 seconds. Elapsed time: 0.91 seconds; current allocated memory: 282.806 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 282.861 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_arith_array.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'ARRAY_SIZE': basic_arith_array.cpp:16:38
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.29 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.82 seconds; current allocated memory: 282.842 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 282.965 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_arith_array.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'ARRAY_SIZE': basic_arith_array.cpp:16:38
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.28 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.13 seconds; current allocated memory: 282.946 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.17 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.83 seconds; current allocated memory: 283.053 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.33 seconds. CPU system time: 0.67 seconds. Elapsed time: 1.26 seconds; current allocated memory: 283.112 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 283.217 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_arith_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.49 seconds. Elapsed time: 1.78 seconds; current allocated memory: 283.261 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.98 seconds. CPU system time: 1.43 seconds. Elapsed time: 6.7 seconds; current allocated memory: 283.374 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 283.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.013 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.252 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'basic_arith_array' (basic_arith_array.cpp:4).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_15_1' (basic_arith_array.cpp:15) in function 'basic_arith_array': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 289.745 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 282.229 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'basic_arith_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'basic_arith_array': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'basic_arith_array': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 282.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 282.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/inD' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/out4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'basic_arith_array/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'basic_arith_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_8s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_64ns_8s_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'basic_arith_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 283.894 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.11 seconds; current allocated memory: 285.282 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.76 seconds; current allocated memory: 286.731 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for basic_arith_array.
INFO: [VLOG 209-307] Generating Verilog RTL for basic_arith_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 376.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 2.24 seconds. Elapsed time: 12.09 seconds; current allocated memory: 286.715 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.22 seconds. CPU system time: 0.5 seconds. Elapsed time: 0.88 seconds; current allocated memory: 286.812 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 286.898 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_arith_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.89 seconds. CPU system time: 0.51 seconds. Elapsed time: 1.75 seconds; current allocated memory: 286.912 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.96 seconds. CPU system time: 1.39 seconds. Elapsed time: 6.78 seconds; current allocated memory: 287.026 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 273.661 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.898 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (basic_arith_array.cpp:14) in function 'basic_arith_array' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 293.394 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 285.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'basic_arith_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basic_arith_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 286.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
