
Stm32f103_rtc_and_exti.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c88  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08002d94  08002d94  00012d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e10  08002e10  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002e10  08002e10  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e10  08002e10  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e10  08002e10  00012e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e14  08002e14  00012e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002e18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000070  08002e88  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002e88  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004db1  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001578  00000000  00000000  00024e4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005f8  00000000  00000000  000263c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000530  00000000  00000000  000269c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171bf  00000000  00000000  00026ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000070f8  00000000  00000000  0003e0af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000822ad  00000000  00000000  000451a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c7454  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019b8  00000000  00000000  000c74a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d7c 	.word	0x08002d7c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002d7c 	.word	0x08002d7c

0800014c <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af02      	add	r7, sp, #8
 8000152:	4603      	mov	r3, r0
 8000154:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 8000156:	88fb      	ldrh	r3, [r7, #6]
 8000158:	2b04      	cmp	r3, #4
 800015a:	d01a      	beq.n	8000192 <HAL_GPIO_EXTI_Callback+0x46>
 800015c:	2b04      	cmp	r3, #4
 800015e:	dc4b      	bgt.n	80001f8 <HAL_GPIO_EXTI_Callback+0xac>
 8000160:	2b01      	cmp	r3, #1
 8000162:	d002      	beq.n	800016a <HAL_GPIO_EXTI_Callback+0x1e>
 8000164:	2b02      	cmp	r3, #2
 8000166:	d00a      	beq.n	800017e <HAL_GPIO_EXTI_Callback+0x32>
		button1=0;
		button2=1;
		break;
	}

}
 8000168:	e046      	b.n	80001f8 <HAL_GPIO_EXTI_Callback+0xac>
		button0=1;
 800016a:	4b25      	ldr	r3, [pc, #148]	; (8000200 <HAL_GPIO_EXTI_Callback+0xb4>)
 800016c:	2201      	movs	r2, #1
 800016e:	701a      	strb	r2, [r3, #0]
		button1=0;
 8000170:	4b24      	ldr	r3, [pc, #144]	; (8000204 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000172:	2200      	movs	r2, #0
 8000174:	701a      	strb	r2, [r3, #0]
		button2=0;
 8000176:	4b24      	ldr	r3, [pc, #144]	; (8000208 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000178:	2200      	movs	r2, #0
 800017a:	701a      	strb	r2, [r3, #0]
		break;
 800017c:	e03c      	b.n	80001f8 <HAL_GPIO_EXTI_Callback+0xac>
		button0=0;
 800017e:	4b20      	ldr	r3, [pc, #128]	; (8000200 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000180:	2200      	movs	r2, #0
 8000182:	701a      	strb	r2, [r3, #0]
		button1=1;
 8000184:	4b1f      	ldr	r3, [pc, #124]	; (8000204 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000186:	2201      	movs	r2, #1
 8000188:	701a      	strb	r2, [r3, #0]
		button2=0;
 800018a:	4b1f      	ldr	r3, [pc, #124]	; (8000208 <HAL_GPIO_EXTI_Callback+0xbc>)
 800018c:	2200      	movs	r2, #0
 800018e:	701a      	strb	r2, [r3, #0]
		break;
 8000190:	e032      	b.n	80001f8 <HAL_GPIO_EXTI_Callback+0xac>
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000192:	2200      	movs	r2, #0
 8000194:	491d      	ldr	r1, [pc, #116]	; (800020c <HAL_GPIO_EXTI_Callback+0xc0>)
 8000196:	481e      	ldr	r0, [pc, #120]	; (8000210 <HAL_GPIO_EXTI_Callback+0xc4>)
 8000198:	f001 fcc0 	bl	8001b1c <HAL_RTC_GetTime>
		sprintf(firstTime,"%02d.%02d.%02d",sTime.Hours,sTime.Minutes,sTime.Seconds);
 800019c:	4b1b      	ldr	r3, [pc, #108]	; (800020c <HAL_GPIO_EXTI_Callback+0xc0>)
 800019e:	781b      	ldrb	r3, [r3, #0]
 80001a0:	461a      	mov	r2, r3
 80001a2:	4b1a      	ldr	r3, [pc, #104]	; (800020c <HAL_GPIO_EXTI_Callback+0xc0>)
 80001a4:	785b      	ldrb	r3, [r3, #1]
 80001a6:	4619      	mov	r1, r3
 80001a8:	4b18      	ldr	r3, [pc, #96]	; (800020c <HAL_GPIO_EXTI_Callback+0xc0>)
 80001aa:	789b      	ldrb	r3, [r3, #2]
 80001ac:	9300      	str	r3, [sp, #0]
 80001ae:	460b      	mov	r3, r1
 80001b0:	4918      	ldr	r1, [pc, #96]	; (8000214 <HAL_GPIO_EXTI_Callback+0xc8>)
 80001b2:	4819      	ldr	r0, [pc, #100]	; (8000218 <HAL_GPIO_EXTI_Callback+0xcc>)
 80001b4:	f002 f968 	bl	8002488 <siprintf>
		firstTimeInSeconds = sTime.Seconds + sTime.Minutes * 60 + sTime.Hours * 60 * 60;
 80001b8:	4b14      	ldr	r3, [pc, #80]	; (800020c <HAL_GPIO_EXTI_Callback+0xc0>)
 80001ba:	789b      	ldrb	r3, [r3, #2]
 80001bc:	4619      	mov	r1, r3
 80001be:	4b13      	ldr	r3, [pc, #76]	; (800020c <HAL_GPIO_EXTI_Callback+0xc0>)
 80001c0:	785b      	ldrb	r3, [r3, #1]
 80001c2:	461a      	mov	r2, r3
 80001c4:	4613      	mov	r3, r2
 80001c6:	011b      	lsls	r3, r3, #4
 80001c8:	1a9b      	subs	r3, r3, r2
 80001ca:	009b      	lsls	r3, r3, #2
 80001cc:	18ca      	adds	r2, r1, r3
 80001ce:	4b0f      	ldr	r3, [pc, #60]	; (800020c <HAL_GPIO_EXTI_Callback+0xc0>)
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	4619      	mov	r1, r3
 80001d4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80001d8:	fb01 f303 	mul.w	r3, r1, r3
 80001dc:	4413      	add	r3, r2
 80001de:	461a      	mov	r2, r3
 80001e0:	4b0e      	ldr	r3, [pc, #56]	; (800021c <HAL_GPIO_EXTI_Callback+0xd0>)
 80001e2:	601a      	str	r2, [r3, #0]
		button0=0;
 80001e4:	4b06      	ldr	r3, [pc, #24]	; (8000200 <HAL_GPIO_EXTI_Callback+0xb4>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	701a      	strb	r2, [r3, #0]
		button1=0;
 80001ea:	4b06      	ldr	r3, [pc, #24]	; (8000204 <HAL_GPIO_EXTI_Callback+0xb8>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	701a      	strb	r2, [r3, #0]
		button2=1;
 80001f0:	4b05      	ldr	r3, [pc, #20]	; (8000208 <HAL_GPIO_EXTI_Callback+0xbc>)
 80001f2:	2201      	movs	r2, #1
 80001f4:	701a      	strb	r2, [r3, #0]
		break;
 80001f6:	bf00      	nop
}
 80001f8:	bf00      	nop
 80001fa:	3708      	adds	r7, #8
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	200000ad 	.word	0x200000ad
 8000204:	200000ae 	.word	0x200000ae
 8000208:	200000af 	.word	0x200000af
 800020c:	200000d0 	.word	0x200000d0
 8000210:	200000bc 	.word	0x200000bc
 8000214:	08002d94 	.word	0x08002d94
 8000218:	20000098 	.word	0x20000098
 800021c:	200000b4 	.word	0x200000b4

08000220 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000226:	f000 fa9f 	bl	8000768 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800022a:	f000 f881 	bl	8000330 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800022e:	f000 f927 	bl	8000480 <MX_GPIO_Init>
	MX_RTC_Init();
 8000232:	f000 f8db 	bl	80003ec <MX_RTC_Init>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000236:	2200      	movs	r2, #0
 8000238:	4933      	ldr	r1, [pc, #204]	; (8000308 <main+0xe8>)
 800023a:	4834      	ldr	r0, [pc, #208]	; (800030c <main+0xec>)
 800023c:	f001 fc6e 	bl	8001b1c <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN);
 8000240:	2200      	movs	r2, #0
 8000242:	4933      	ldr	r1, [pc, #204]	; (8000310 <main+0xf0>)
 8000244:	4831      	ldr	r0, [pc, #196]	; (800030c <main+0xec>)
 8000246:	f001 fdf7 	bl	8001e38 <HAL_RTC_GetDate>
		sprintf(date,"%02d.%02d.%02d",DateToUpdate.Date,DateToUpdate.Month,DateToUpdate.Year);
 800024a:	4b31      	ldr	r3, [pc, #196]	; (8000310 <main+0xf0>)
 800024c:	789b      	ldrb	r3, [r3, #2]
 800024e:	461a      	mov	r2, r3
 8000250:	4b2f      	ldr	r3, [pc, #188]	; (8000310 <main+0xf0>)
 8000252:	785b      	ldrb	r3, [r3, #1]
 8000254:	4619      	mov	r1, r3
 8000256:	4b2e      	ldr	r3, [pc, #184]	; (8000310 <main+0xf0>)
 8000258:	78db      	ldrb	r3, [r3, #3]
 800025a:	9300      	str	r3, [sp, #0]
 800025c:	460b      	mov	r3, r1
 800025e:	492d      	ldr	r1, [pc, #180]	; (8000314 <main+0xf4>)
 8000260:	482d      	ldr	r0, [pc, #180]	; (8000318 <main+0xf8>)
 8000262:	f002 f911 	bl	8002488 <siprintf>
		sprintf(time,"%02d.%02d.%02d",sTime.Hours,sTime.Minutes,sTime.Seconds);
 8000266:	4b28      	ldr	r3, [pc, #160]	; (8000308 <main+0xe8>)
 8000268:	781b      	ldrb	r3, [r3, #0]
 800026a:	461a      	mov	r2, r3
 800026c:	4b26      	ldr	r3, [pc, #152]	; (8000308 <main+0xe8>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	4619      	mov	r1, r3
 8000272:	4b25      	ldr	r3, [pc, #148]	; (8000308 <main+0xe8>)
 8000274:	789b      	ldrb	r3, [r3, #2]
 8000276:	9300      	str	r3, [sp, #0]
 8000278:	460b      	mov	r3, r1
 800027a:	4926      	ldr	r1, [pc, #152]	; (8000314 <main+0xf4>)
 800027c:	4827      	ldr	r0, [pc, #156]	; (800031c <main+0xfc>)
 800027e:	f002 f903 	bl	8002488 <siprintf>

		currentTimeInSeconds = sTime.Seconds + sTime.Minutes * 60 + sTime.Hours * 60 * 60;
 8000282:	4b21      	ldr	r3, [pc, #132]	; (8000308 <main+0xe8>)
 8000284:	789b      	ldrb	r3, [r3, #2]
 8000286:	4619      	mov	r1, r3
 8000288:	4b1f      	ldr	r3, [pc, #124]	; (8000308 <main+0xe8>)
 800028a:	785b      	ldrb	r3, [r3, #1]
 800028c:	461a      	mov	r2, r3
 800028e:	4613      	mov	r3, r2
 8000290:	011b      	lsls	r3, r3, #4
 8000292:	1a9b      	subs	r3, r3, r2
 8000294:	009b      	lsls	r3, r3, #2
 8000296:	18ca      	adds	r2, r1, r3
 8000298:	4b1b      	ldr	r3, [pc, #108]	; (8000308 <main+0xe8>)
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	4619      	mov	r1, r3
 800029e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80002a2:	fb01 f303 	mul.w	r3, r1, r3
 80002a6:	4413      	add	r3, r2
 80002a8:	461a      	mov	r2, r3
 80002aa:	4b1d      	ldr	r3, [pc, #116]	; (8000320 <main+0x100>)
 80002ac:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80002ae:	2201      	movs	r2, #1
 80002b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002b4:	481b      	ldr	r0, [pc, #108]	; (8000324 <main+0x104>)
 80002b6:	f000 fd4b 	bl	8000d50 <HAL_GPIO_WritePin>

		if ((currentTimeInSeconds - firstTimeInSeconds) >= 30) {
 80002ba:	4b19      	ldr	r3, [pc, #100]	; (8000320 <main+0x100>)
 80002bc:	681a      	ldr	r2, [r3, #0]
 80002be:	4b1a      	ldr	r3, [pc, #104]	; (8000328 <main+0x108>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	1ad3      	subs	r3, r2, r3
 80002c4:	2b1d      	cmp	r3, #29
 80002c6:	d90f      	bls.n	80002e8 <main+0xc8>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80002c8:	2201      	movs	r2, #1
 80002ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ce:	4815      	ldr	r0, [pc, #84]	; (8000324 <main+0x104>)
 80002d0:	f000 fd3e 	bl	8000d50 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80002d4:	2200      	movs	r2, #0
 80002d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002da:	4812      	ldr	r0, [pc, #72]	; (8000324 <main+0x104>)
 80002dc:	f000 fd38 	bl	8000d50 <HAL_GPIO_WritePin>
			timeOK=1;
 80002e0:	4b12      	ldr	r3, [pc, #72]	; (800032c <main+0x10c>)
 80002e2:	2201      	movs	r2, #1
 80002e4:	701a      	strb	r2, [r3, #0]
 80002e6:	e7a6      	b.n	8000236 <main+0x16>
		}
		else {
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80002e8:	2200      	movs	r2, #0
 80002ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ee:	480d      	ldr	r0, [pc, #52]	; (8000324 <main+0x104>)
 80002f0:	f000 fd2e 	bl	8000d50 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80002f4:	2201      	movs	r2, #1
 80002f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002fa:	480a      	ldr	r0, [pc, #40]	; (8000324 <main+0x104>)
 80002fc:	f000 fd28 	bl	8000d50 <HAL_GPIO_WritePin>
			timeOK=0;
 8000300:	4b0a      	ldr	r3, [pc, #40]	; (800032c <main+0x10c>)
 8000302:	2200      	movs	r2, #0
 8000304:	701a      	strb	r2, [r3, #0]
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000306:	e796      	b.n	8000236 <main+0x16>
 8000308:	200000d0 	.word	0x200000d0
 800030c:	200000bc 	.word	0x200000bc
 8000310:	200000d4 	.word	0x200000d4
 8000314:	08002d94 	.word	0x08002d94
 8000318:	200000a4 	.word	0x200000a4
 800031c:	2000008c 	.word	0x2000008c
 8000320:	200000b8 	.word	0x200000b8
 8000324:	40010800 	.word	0x40010800
 8000328:	200000b4 	.word	0x200000b4
 800032c:	200000b0 	.word	0x200000b0

08000330 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b094      	sub	sp, #80	; 0x50
 8000334:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000336:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800033a:	2228      	movs	r2, #40	; 0x28
 800033c:	2100      	movs	r1, #0
 800033e:	4618      	mov	r0, r3
 8000340:	f002 f89a 	bl	8002478 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000344:	f107 0314 	add.w	r3, r7, #20
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
 800034e:	609a      	str	r2, [r3, #8]
 8000350:	60da      	str	r2, [r3, #12]
 8000352:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000354:	1d3b      	adds	r3, r7, #4
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000360:	2309      	movs	r3, #9
 8000362:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000364:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000368:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800036a:	2300      	movs	r3, #0
 800036c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800036e:	2301      	movs	r3, #1
 8000370:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000372:	2301      	movs	r3, #1
 8000374:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000376:	2302      	movs	r3, #2
 8000378:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800037a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800037e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000380:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000384:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000386:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800038a:	4618      	mov	r0, r3
 800038c:	f000 fd1c 	bl	8000dc8 <HAL_RCC_OscConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0x6a>
	{
		Error_Handler();
 8000396:	f000 f8ed 	bl	8000574 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800039a:	230f      	movs	r3, #15
 800039c:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800039e:	2302      	movs	r3, #2
 80003a0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003a2:	2300      	movs	r3, #0
 80003a4:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003aa:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ac:	2300      	movs	r3, #0
 80003ae:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003b0:	f107 0314 	add.w	r3, r7, #20
 80003b4:	2102      	movs	r1, #2
 80003b6:	4618      	mov	r0, r3
 80003b8:	f000 ff88 	bl	80012cc <HAL_RCC_ClockConfig>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <SystemClock_Config+0x96>
	{
		Error_Handler();
 80003c2:	f000 f8d7 	bl	8000574 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80003c6:	2301      	movs	r3, #1
 80003c8:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80003ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80003ce:	60bb      	str	r3, [r7, #8]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003d0:	1d3b      	adds	r3, r7, #4
 80003d2:	4618      	mov	r0, r3
 80003d4:	f001 f8fe 	bl	80015d4 <HAL_RCCEx_PeriphCLKConfig>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0xb2>
	{
		Error_Handler();
 80003de:	f000 f8c9 	bl	8000574 <Error_Handler>
	}
}
 80003e2:	bf00      	nop
 80003e4:	3750      	adds	r7, #80	; 0x50
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
	...

080003ec <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = {0};
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	2100      	movs	r1, #0
 80003f6:	460a      	mov	r2, r1
 80003f8:	801a      	strh	r2, [r3, #0]
 80003fa:	460a      	mov	r2, r1
 80003fc:	709a      	strb	r2, [r3, #2]
	RTC_DateTypeDef DateToUpdate = {0};
 80003fe:	2300      	movs	r3, #0
 8000400:	603b      	str	r3, [r7, #0]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8000402:	4b1d      	ldr	r3, [pc, #116]	; (8000478 <MX_RTC_Init+0x8c>)
 8000404:	4a1d      	ldr	r2, [pc, #116]	; (800047c <MX_RTC_Init+0x90>)
 8000406:	601a      	str	r2, [r3, #0]
	hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000408:	4b1b      	ldr	r3, [pc, #108]	; (8000478 <MX_RTC_Init+0x8c>)
 800040a:	f04f 32ff 	mov.w	r2, #4294967295
 800040e:	605a      	str	r2, [r3, #4]
	hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000410:	4b19      	ldr	r3, [pc, #100]	; (8000478 <MX_RTC_Init+0x8c>)
 8000412:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000416:	609a      	str	r2, [r3, #8]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000418:	4817      	ldr	r0, [pc, #92]	; (8000478 <MX_RTC_Init+0x8c>)
 800041a:	f001 fa51 	bl	80018c0 <HAL_RTC_Init>
 800041e:	4603      	mov	r3, r0
 8000420:	2b00      	cmp	r3, #0
 8000422:	d001      	beq.n	8000428 <MX_RTC_Init+0x3c>
	{
		Error_Handler();
 8000424:	f000 f8a6 	bl	8000574 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 13;
 8000428:	230d      	movs	r3, #13
 800042a:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 50;
 800042c:	2332      	movs	r3, #50	; 0x32
 800042e:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0;
 8000430:	2300      	movs	r3, #0
 8000432:	71bb      	strb	r3, [r7, #6]

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000434:	1d3b      	adds	r3, r7, #4
 8000436:	2200      	movs	r2, #0
 8000438:	4619      	mov	r1, r3
 800043a:	480f      	ldr	r0, [pc, #60]	; (8000478 <MX_RTC_Init+0x8c>)
 800043c:	f001 fad6 	bl	80019ec <HAL_RTC_SetTime>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <MX_RTC_Init+0x5e>
	{
		Error_Handler();
 8000446:	f000 f895 	bl	8000574 <Error_Handler>
	}
	DateToUpdate.WeekDay = RTC_WEEKDAY_TUESDAY;
 800044a:	2302      	movs	r3, #2
 800044c:	703b      	strb	r3, [r7, #0]
	DateToUpdate.Month = RTC_MONTH_FEBRUARY;
 800044e:	2302      	movs	r3, #2
 8000450:	707b      	strb	r3, [r7, #1]
	DateToUpdate.Date = 14;
 8000452:	230e      	movs	r3, #14
 8000454:	70bb      	strb	r3, [r7, #2]
	DateToUpdate.Year = 23;
 8000456:	2317      	movs	r3, #23
 8000458:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 800045a:	463b      	mov	r3, r7
 800045c:	2200      	movs	r2, #0
 800045e:	4619      	mov	r1, r3
 8000460:	4805      	ldr	r0, [pc, #20]	; (8000478 <MX_RTC_Init+0x8c>)
 8000462:	f001 fc33 	bl	8001ccc <HAL_RTC_SetDate>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_RTC_Init+0x84>
	{
		Error_Handler();
 800046c:	f000 f882 	bl	8000574 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8000470:	bf00      	nop
 8000472:	3708      	adds	r7, #8
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	200000bc 	.word	0x200000bc
 800047c:	40002800 	.word	0x40002800

08000480 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b088      	sub	sp, #32
 8000484:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000486:	f107 0310 	add.w	r3, r7, #16
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
 800048e:	605a      	str	r2, [r3, #4]
 8000490:	609a      	str	r2, [r3, #8]
 8000492:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000494:	4b34      	ldr	r3, [pc, #208]	; (8000568 <MX_GPIO_Init+0xe8>)
 8000496:	699b      	ldr	r3, [r3, #24]
 8000498:	4a33      	ldr	r2, [pc, #204]	; (8000568 <MX_GPIO_Init+0xe8>)
 800049a:	f043 0310 	orr.w	r3, r3, #16
 800049e:	6193      	str	r3, [r2, #24]
 80004a0:	4b31      	ldr	r3, [pc, #196]	; (8000568 <MX_GPIO_Init+0xe8>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	f003 0310 	and.w	r3, r3, #16
 80004a8:	60fb      	str	r3, [r7, #12]
 80004aa:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80004ac:	4b2e      	ldr	r3, [pc, #184]	; (8000568 <MX_GPIO_Init+0xe8>)
 80004ae:	699b      	ldr	r3, [r3, #24]
 80004b0:	4a2d      	ldr	r2, [pc, #180]	; (8000568 <MX_GPIO_Init+0xe8>)
 80004b2:	f043 0320 	orr.w	r3, r3, #32
 80004b6:	6193      	str	r3, [r2, #24]
 80004b8:	4b2b      	ldr	r3, [pc, #172]	; (8000568 <MX_GPIO_Init+0xe8>)
 80004ba:	699b      	ldr	r3, [r3, #24]
 80004bc:	f003 0320 	and.w	r3, r3, #32
 80004c0:	60bb      	str	r3, [r7, #8]
 80004c2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80004c4:	4b28      	ldr	r3, [pc, #160]	; (8000568 <MX_GPIO_Init+0xe8>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	4a27      	ldr	r2, [pc, #156]	; (8000568 <MX_GPIO_Init+0xe8>)
 80004ca:	f043 0304 	orr.w	r3, r3, #4
 80004ce:	6193      	str	r3, [r2, #24]
 80004d0:	4b25      	ldr	r3, [pc, #148]	; (8000568 <MX_GPIO_Init+0xe8>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	f003 0304 	and.w	r3, r3, #4
 80004d8:	607b      	str	r3, [r7, #4]
 80004da:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	f44f 7140 	mov.w	r1, #768	; 0x300
 80004e2:	4822      	ldr	r0, [pc, #136]	; (800056c <MX_GPIO_Init+0xec>)
 80004e4:	f000 fc34 	bl	8000d50 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PA0 PA1 PA2 PA3 */
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80004e8:	230f      	movs	r3, #15
 80004ea:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004ec:	4b20      	ldr	r3, [pc, #128]	; (8000570 <MX_GPIO_Init+0xf0>)
 80004ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80004f0:	2302      	movs	r3, #2
 80004f2:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f4:	f107 0310 	add.w	r3, r7, #16
 80004f8:	4619      	mov	r1, r3
 80004fa:	481c      	ldr	r0, [pc, #112]	; (800056c <MX_GPIO_Init+0xec>)
 80004fc:	f000 faa4 	bl	8000a48 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA8 PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000500:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000504:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000506:	2301      	movs	r3, #1
 8000508:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	2300      	movs	r3, #0
 800050c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050e:	2302      	movs	r3, #2
 8000510:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000512:	f107 0310 	add.w	r3, r7, #16
 8000516:	4619      	mov	r1, r3
 8000518:	4814      	ldr	r0, [pc, #80]	; (800056c <MX_GPIO_Init+0xec>)
 800051a:	f000 fa95 	bl	8000a48 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800051e:	2200      	movs	r2, #0
 8000520:	2100      	movs	r1, #0
 8000522:	2006      	movs	r0, #6
 8000524:	f000 fa59 	bl	80009da <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000528:	2006      	movs	r0, #6
 800052a:	f000 fa72 	bl	8000a12 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800052e:	2200      	movs	r2, #0
 8000530:	2100      	movs	r1, #0
 8000532:	2007      	movs	r0, #7
 8000534:	f000 fa51 	bl	80009da <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000538:	2007      	movs	r0, #7
 800053a:	f000 fa6a 	bl	8000a12 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800053e:	2200      	movs	r2, #0
 8000540:	2100      	movs	r1, #0
 8000542:	2008      	movs	r0, #8
 8000544:	f000 fa49 	bl	80009da <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000548:	2008      	movs	r0, #8
 800054a:	f000 fa62 	bl	8000a12 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800054e:	2200      	movs	r2, #0
 8000550:	2100      	movs	r1, #0
 8000552:	2009      	movs	r0, #9
 8000554:	f000 fa41 	bl	80009da <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000558:	2009      	movs	r0, #9
 800055a:	f000 fa5a 	bl	8000a12 <HAL_NVIC_EnableIRQ>

}
 800055e:	bf00      	nop
 8000560:	3720      	adds	r7, #32
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	40021000 	.word	0x40021000
 800056c:	40010800 	.word	0x40010800
 8000570:	10110000 	.word	0x10110000

08000574 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000578:	b672      	cpsid	i
}
 800057a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800057c:	e7fe      	b.n	800057c <Error_Handler+0x8>
	...

08000580 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000586:	4b15      	ldr	r3, [pc, #84]	; (80005dc <HAL_MspInit+0x5c>)
 8000588:	699b      	ldr	r3, [r3, #24]
 800058a:	4a14      	ldr	r2, [pc, #80]	; (80005dc <HAL_MspInit+0x5c>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	6193      	str	r3, [r2, #24]
 8000592:	4b12      	ldr	r3, [pc, #72]	; (80005dc <HAL_MspInit+0x5c>)
 8000594:	699b      	ldr	r3, [r3, #24]
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800059e:	4b0f      	ldr	r3, [pc, #60]	; (80005dc <HAL_MspInit+0x5c>)
 80005a0:	69db      	ldr	r3, [r3, #28]
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_MspInit+0x5c>)
 80005a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005a8:	61d3      	str	r3, [r2, #28]
 80005aa:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <HAL_MspInit+0x5c>)
 80005ac:	69db      	ldr	r3, [r3, #28]
 80005ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005b6:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <HAL_MspInit+0x60>)
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005c2:	60fb      	str	r3, [r7, #12]
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	4a04      	ldr	r2, [pc, #16]	; (80005e0 <HAL_MspInit+0x60>)
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005d2:	bf00      	nop
 80005d4:	3714      	adds	r7, #20
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bc80      	pop	{r7}
 80005da:	4770      	bx	lr
 80005dc:	40021000 	.word	0x40021000
 80005e0:	40010000 	.word	0x40010000

080005e4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a0b      	ldr	r2, [pc, #44]	; (8000620 <HAL_RTC_MspInit+0x3c>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d110      	bne.n	8000618 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80005f6:	f000 fbdb 	bl	8000db0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80005fa:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <HAL_RTC_MspInit+0x40>)
 80005fc:	69db      	ldr	r3, [r3, #28]
 80005fe:	4a09      	ldr	r2, [pc, #36]	; (8000624 <HAL_RTC_MspInit+0x40>)
 8000600:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000604:	61d3      	str	r3, [r2, #28]
 8000606:	4b07      	ldr	r3, [pc, #28]	; (8000624 <HAL_RTC_MspInit+0x40>)
 8000608:	69db      	ldr	r3, [r3, #28]
 800060a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000612:	4b05      	ldr	r3, [pc, #20]	; (8000628 <HAL_RTC_MspInit+0x44>)
 8000614:	2201      	movs	r2, #1
 8000616:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000618:	bf00      	nop
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40002800 	.word	0x40002800
 8000624:	40021000 	.word	0x40021000
 8000628:	4242043c 	.word	0x4242043c

0800062c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000630:	e7fe      	b.n	8000630 <NMI_Handler+0x4>

08000632 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000632:	b480      	push	{r7}
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000636:	e7fe      	b.n	8000636 <HardFault_Handler+0x4>

08000638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800063c:	e7fe      	b.n	800063c <MemManage_Handler+0x4>

0800063e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800063e:	b480      	push	{r7}
 8000640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000642:	e7fe      	b.n	8000642 <BusFault_Handler+0x4>

08000644 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000648:	e7fe      	b.n	8000648 <UsageFault_Handler+0x4>

0800064a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800064a:	b480      	push	{r7}
 800064c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800064e:	bf00      	nop
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr

08000656 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000656:	b480      	push	{r7}
 8000658:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800065a:	bf00      	nop
 800065c:	46bd      	mov	sp, r7
 800065e:	bc80      	pop	{r7}
 8000660:	4770      	bx	lr

08000662 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000662:	b480      	push	{r7}
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000666:	bf00      	nop
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr

0800066e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000672:	f000 f8bf 	bl	80007f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}

0800067a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800067a:	b580      	push	{r7, lr}
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800067e:	2001      	movs	r0, #1
 8000680:	f000 fb7e 	bl	8000d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}

08000688 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800068c:	2002      	movs	r0, #2
 800068e:	f000 fb77 	bl	8000d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000692:	bf00      	nop
 8000694:	bd80      	pop	{r7, pc}

08000696 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000696:	b580      	push	{r7, lr}
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800069a:	2004      	movs	r0, #4
 800069c:	f000 fb70 	bl	8000d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b086      	sub	sp, #24
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006ac:	4a14      	ldr	r2, [pc, #80]	; (8000700 <_sbrk+0x5c>)
 80006ae:	4b15      	ldr	r3, [pc, #84]	; (8000704 <_sbrk+0x60>)
 80006b0:	1ad3      	subs	r3, r2, r3
 80006b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006b8:	4b13      	ldr	r3, [pc, #76]	; (8000708 <_sbrk+0x64>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d102      	bne.n	80006c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006c0:	4b11      	ldr	r3, [pc, #68]	; (8000708 <_sbrk+0x64>)
 80006c2:	4a12      	ldr	r2, [pc, #72]	; (800070c <_sbrk+0x68>)
 80006c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006c6:	4b10      	ldr	r3, [pc, #64]	; (8000708 <_sbrk+0x64>)
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4413      	add	r3, r2
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d207      	bcs.n	80006e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006d4:	f001 fea6 	bl	8002424 <__errno>
 80006d8:	4603      	mov	r3, r0
 80006da:	220c      	movs	r2, #12
 80006dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006de:	f04f 33ff 	mov.w	r3, #4294967295
 80006e2:	e009      	b.n	80006f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <_sbrk+0x64>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ea:	4b07      	ldr	r3, [pc, #28]	; (8000708 <_sbrk+0x64>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4413      	add	r3, r2
 80006f2:	4a05      	ldr	r2, [pc, #20]	; (8000708 <_sbrk+0x64>)
 80006f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006f6:	68fb      	ldr	r3, [r7, #12]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3718      	adds	r7, #24
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20005000 	.word	0x20005000
 8000704:	00000400 	.word	0x00000400
 8000708:	200000d8 	.word	0x200000d8
 800070c:	200000f0 	.word	0x200000f0

08000710 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800071c:	480c      	ldr	r0, [pc, #48]	; (8000750 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800071e:	490d      	ldr	r1, [pc, #52]	; (8000754 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000720:	4a0d      	ldr	r2, [pc, #52]	; (8000758 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000724:	e002      	b.n	800072c <LoopCopyDataInit>

08000726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800072a:	3304      	adds	r3, #4

0800072c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800072c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000730:	d3f9      	bcc.n	8000726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000732:	4a0a      	ldr	r2, [pc, #40]	; (800075c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000734:	4c0a      	ldr	r4, [pc, #40]	; (8000760 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000738:	e001      	b.n	800073e <LoopFillZerobss>

0800073a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800073a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800073c:	3204      	adds	r2, #4

0800073e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000740:	d3fb      	bcc.n	800073a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000742:	f7ff ffe5 	bl	8000710 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000746:	f001 fe73 	bl	8002430 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800074a:	f7ff fd69 	bl	8000220 <main>
  bx lr
 800074e:	4770      	bx	lr
  ldr r0, =_sdata
 8000750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000754:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000758:	08002e18 	.word	0x08002e18
  ldr r2, =_sbss
 800075c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000760:	200000f0 	.word	0x200000f0

08000764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000764:	e7fe      	b.n	8000764 <ADC1_2_IRQHandler>
	...

08000768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076c:	4b08      	ldr	r3, [pc, #32]	; (8000790 <HAL_Init+0x28>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a07      	ldr	r2, [pc, #28]	; (8000790 <HAL_Init+0x28>)
 8000772:	f043 0310 	orr.w	r3, r3, #16
 8000776:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000778:	2003      	movs	r0, #3
 800077a:	f000 f923 	bl	80009c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800077e:	200f      	movs	r0, #15
 8000780:	f000 f808 	bl	8000794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000784:	f7ff fefc 	bl	8000580 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000788:	2300      	movs	r3, #0
}
 800078a:	4618      	mov	r0, r3
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40022000 	.word	0x40022000

08000794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800079c:	4b12      	ldr	r3, [pc, #72]	; (80007e8 <HAL_InitTick+0x54>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b12      	ldr	r3, [pc, #72]	; (80007ec <HAL_InitTick+0x58>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	4619      	mov	r1, r3
 80007a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 f93b 	bl	8000a2e <HAL_SYSTICK_Config>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007be:	2301      	movs	r3, #1
 80007c0:	e00e      	b.n	80007e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2b0f      	cmp	r3, #15
 80007c6:	d80a      	bhi.n	80007de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007c8:	2200      	movs	r2, #0
 80007ca:	6879      	ldr	r1, [r7, #4]
 80007cc:	f04f 30ff 	mov.w	r0, #4294967295
 80007d0:	f000 f903 	bl	80009da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007d4:	4a06      	ldr	r2, [pc, #24]	; (80007f0 <HAL_InitTick+0x5c>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007da:	2300      	movs	r3, #0
 80007dc:	e000      	b.n	80007e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000000 	.word	0x20000000
 80007ec:	20000008 	.word	0x20000008
 80007f0:	20000004 	.word	0x20000004

080007f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007f8:	4b05      	ldr	r3, [pc, #20]	; (8000810 <HAL_IncTick+0x1c>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	461a      	mov	r2, r3
 80007fe:	4b05      	ldr	r3, [pc, #20]	; (8000814 <HAL_IncTick+0x20>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4413      	add	r3, r2
 8000804:	4a03      	ldr	r2, [pc, #12]	; (8000814 <HAL_IncTick+0x20>)
 8000806:	6013      	str	r3, [r2, #0]
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr
 8000810:	20000008 	.word	0x20000008
 8000814:	200000dc 	.word	0x200000dc

08000818 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  return uwTick;
 800081c:	4b02      	ldr	r3, [pc, #8]	; (8000828 <HAL_GetTick+0x10>)
 800081e:	681b      	ldr	r3, [r3, #0]
}
 8000820:	4618      	mov	r0, r3
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr
 8000828:	200000dc 	.word	0x200000dc

0800082c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800083c:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <__NVIC_SetPriorityGrouping+0x44>)
 800083e:	68db      	ldr	r3, [r3, #12]
 8000840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000842:	68ba      	ldr	r2, [r7, #8]
 8000844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000848:	4013      	ands	r3, r2
 800084a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800085c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800085e:	4a04      	ldr	r2, [pc, #16]	; (8000870 <__NVIC_SetPriorityGrouping+0x44>)
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	60d3      	str	r3, [r2, #12]
}
 8000864:	bf00      	nop
 8000866:	3714      	adds	r7, #20
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000878:	4b04      	ldr	r3, [pc, #16]	; (800088c <__NVIC_GetPriorityGrouping+0x18>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	0a1b      	lsrs	r3, r3, #8
 800087e:	f003 0307 	and.w	r3, r3, #7
}
 8000882:	4618      	mov	r0, r3
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	db0b      	blt.n	80008ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	f003 021f 	and.w	r2, r3, #31
 80008a8:	4906      	ldr	r1, [pc, #24]	; (80008c4 <__NVIC_EnableIRQ+0x34>)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	095b      	lsrs	r3, r3, #5
 80008b0:	2001      	movs	r0, #1
 80008b2:	fa00 f202 	lsl.w	r2, r0, r2
 80008b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db0a      	blt.n	80008f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	490c      	ldr	r1, [pc, #48]	; (8000914 <__NVIC_SetPriority+0x4c>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	0112      	lsls	r2, r2, #4
 80008e8:	b2d2      	uxtb	r2, r2
 80008ea:	440b      	add	r3, r1
 80008ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008f0:	e00a      	b.n	8000908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4908      	ldr	r1, [pc, #32]	; (8000918 <__NVIC_SetPriority+0x50>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 030f 	and.w	r3, r3, #15
 80008fe:	3b04      	subs	r3, #4
 8000900:	0112      	lsls	r2, r2, #4
 8000902:	b2d2      	uxtb	r2, r2
 8000904:	440b      	add	r3, r1
 8000906:	761a      	strb	r2, [r3, #24]
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000e100 	.word	0xe000e100
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800091c:	b480      	push	{r7}
 800091e:	b089      	sub	sp, #36	; 0x24
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f003 0307 	and.w	r3, r3, #7
 800092e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	f1c3 0307 	rsb	r3, r3, #7
 8000936:	2b04      	cmp	r3, #4
 8000938:	bf28      	it	cs
 800093a:	2304      	movcs	r3, #4
 800093c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	3304      	adds	r3, #4
 8000942:	2b06      	cmp	r3, #6
 8000944:	d902      	bls.n	800094c <NVIC_EncodePriority+0x30>
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	3b03      	subs	r3, #3
 800094a:	e000      	b.n	800094e <NVIC_EncodePriority+0x32>
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000950:	f04f 32ff 	mov.w	r2, #4294967295
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43da      	mvns	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	401a      	ands	r2, r3
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000964:	f04f 31ff 	mov.w	r1, #4294967295
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	fa01 f303 	lsl.w	r3, r1, r3
 800096e:	43d9      	mvns	r1, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000974:	4313      	orrs	r3, r2
         );
}
 8000976:	4618      	mov	r0, r3
 8000978:	3724      	adds	r7, #36	; 0x24
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	3b01      	subs	r3, #1
 800098c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000990:	d301      	bcc.n	8000996 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000992:	2301      	movs	r3, #1
 8000994:	e00f      	b.n	80009b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000996:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <SysTick_Config+0x40>)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3b01      	subs	r3, #1
 800099c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800099e:	210f      	movs	r1, #15
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	f7ff ff90 	bl	80008c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a8:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <SysTick_Config+0x40>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ae:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <SysTick_Config+0x40>)
 80009b0:	2207      	movs	r2, #7
 80009b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	e000e010 	.word	0xe000e010

080009c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f7ff ff2d 	bl	800082c <__NVIC_SetPriorityGrouping>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009da:	b580      	push	{r7, lr}
 80009dc:	b086      	sub	sp, #24
 80009de:	af00      	add	r7, sp, #0
 80009e0:	4603      	mov	r3, r0
 80009e2:	60b9      	str	r1, [r7, #8]
 80009e4:	607a      	str	r2, [r7, #4]
 80009e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009ec:	f7ff ff42 	bl	8000874 <__NVIC_GetPriorityGrouping>
 80009f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	68b9      	ldr	r1, [r7, #8]
 80009f6:	6978      	ldr	r0, [r7, #20]
 80009f8:	f7ff ff90 	bl	800091c <NVIC_EncodePriority>
 80009fc:	4602      	mov	r2, r0
 80009fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a02:	4611      	mov	r1, r2
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff5f 	bl	80008c8 <__NVIC_SetPriority>
}
 8000a0a:	bf00      	nop
 8000a0c:	3718      	adds	r7, #24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	4603      	mov	r3, r0
 8000a1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff ff35 	bl	8000890 <__NVIC_EnableIRQ>
}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a36:	6878      	ldr	r0, [r7, #4]
 8000a38:	f7ff ffa2 	bl	8000980 <SysTick_Config>
 8000a3c:	4603      	mov	r3, r0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b08b      	sub	sp, #44	; 0x2c
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a52:	2300      	movs	r3, #0
 8000a54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a56:	2300      	movs	r3, #0
 8000a58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a5a:	e169      	b.n	8000d30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	69fa      	ldr	r2, [r7, #28]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a70:	69ba      	ldr	r2, [r7, #24]
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	f040 8158 	bne.w	8000d2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	4a9a      	ldr	r2, [pc, #616]	; (8000ce8 <HAL_GPIO_Init+0x2a0>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d05e      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000a84:	4a98      	ldr	r2, [pc, #608]	; (8000ce8 <HAL_GPIO_Init+0x2a0>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d875      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000a8a:	4a98      	ldr	r2, [pc, #608]	; (8000cec <HAL_GPIO_Init+0x2a4>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d058      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000a90:	4a96      	ldr	r2, [pc, #600]	; (8000cec <HAL_GPIO_Init+0x2a4>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d86f      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000a96:	4a96      	ldr	r2, [pc, #600]	; (8000cf0 <HAL_GPIO_Init+0x2a8>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d052      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000a9c:	4a94      	ldr	r2, [pc, #592]	; (8000cf0 <HAL_GPIO_Init+0x2a8>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d869      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000aa2:	4a94      	ldr	r2, [pc, #592]	; (8000cf4 <HAL_GPIO_Init+0x2ac>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d04c      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000aa8:	4a92      	ldr	r2, [pc, #584]	; (8000cf4 <HAL_GPIO_Init+0x2ac>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d863      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000aae:	4a92      	ldr	r2, [pc, #584]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d046      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
 8000ab4:	4a90      	ldr	r2, [pc, #576]	; (8000cf8 <HAL_GPIO_Init+0x2b0>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d85d      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000aba:	2b12      	cmp	r3, #18
 8000abc:	d82a      	bhi.n	8000b14 <HAL_GPIO_Init+0xcc>
 8000abe:	2b12      	cmp	r3, #18
 8000ac0:	d859      	bhi.n	8000b76 <HAL_GPIO_Init+0x12e>
 8000ac2:	a201      	add	r2, pc, #4	; (adr r2, 8000ac8 <HAL_GPIO_Init+0x80>)
 8000ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac8:	08000b43 	.word	0x08000b43
 8000acc:	08000b1d 	.word	0x08000b1d
 8000ad0:	08000b2f 	.word	0x08000b2f
 8000ad4:	08000b71 	.word	0x08000b71
 8000ad8:	08000b77 	.word	0x08000b77
 8000adc:	08000b77 	.word	0x08000b77
 8000ae0:	08000b77 	.word	0x08000b77
 8000ae4:	08000b77 	.word	0x08000b77
 8000ae8:	08000b77 	.word	0x08000b77
 8000aec:	08000b77 	.word	0x08000b77
 8000af0:	08000b77 	.word	0x08000b77
 8000af4:	08000b77 	.word	0x08000b77
 8000af8:	08000b77 	.word	0x08000b77
 8000afc:	08000b77 	.word	0x08000b77
 8000b00:	08000b77 	.word	0x08000b77
 8000b04:	08000b77 	.word	0x08000b77
 8000b08:	08000b77 	.word	0x08000b77
 8000b0c:	08000b25 	.word	0x08000b25
 8000b10:	08000b39 	.word	0x08000b39
 8000b14:	4a79      	ldr	r2, [pc, #484]	; (8000cfc <HAL_GPIO_Init+0x2b4>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d013      	beq.n	8000b42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b1a:	e02c      	b.n	8000b76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	623b      	str	r3, [r7, #32]
          break;
 8000b22:	e029      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	3304      	adds	r3, #4
 8000b2a:	623b      	str	r3, [r7, #32]
          break;
 8000b2c:	e024      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	3308      	adds	r3, #8
 8000b34:	623b      	str	r3, [r7, #32]
          break;
 8000b36:	e01f      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	330c      	adds	r3, #12
 8000b3e:	623b      	str	r3, [r7, #32]
          break;
 8000b40:	e01a      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d102      	bne.n	8000b50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	623b      	str	r3, [r7, #32]
          break;
 8000b4e:	e013      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	689b      	ldr	r3, [r3, #8]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d105      	bne.n	8000b64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b58:	2308      	movs	r3, #8
 8000b5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	69fa      	ldr	r2, [r7, #28]
 8000b60:	611a      	str	r2, [r3, #16]
          break;
 8000b62:	e009      	b.n	8000b78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b64:	2308      	movs	r3, #8
 8000b66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	69fa      	ldr	r2, [r7, #28]
 8000b6c:	615a      	str	r2, [r3, #20]
          break;
 8000b6e:	e003      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b70:	2300      	movs	r3, #0
 8000b72:	623b      	str	r3, [r7, #32]
          break;
 8000b74:	e000      	b.n	8000b78 <HAL_GPIO_Init+0x130>
          break;
 8000b76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	2bff      	cmp	r3, #255	; 0xff
 8000b7c:	d801      	bhi.n	8000b82 <HAL_GPIO_Init+0x13a>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	e001      	b.n	8000b86 <HAL_GPIO_Init+0x13e>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	3304      	adds	r3, #4
 8000b86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	2bff      	cmp	r3, #255	; 0xff
 8000b8c:	d802      	bhi.n	8000b94 <HAL_GPIO_Init+0x14c>
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	e002      	b.n	8000b9a <HAL_GPIO_Init+0x152>
 8000b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b96:	3b08      	subs	r3, #8
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	210f      	movs	r1, #15
 8000ba2:	693b      	ldr	r3, [r7, #16]
 8000ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	401a      	ands	r2, r3
 8000bac:	6a39      	ldr	r1, [r7, #32]
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb4:	431a      	orrs	r2, r3
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f000 80b1 	beq.w	8000d2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bc8:	4b4d      	ldr	r3, [pc, #308]	; (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	4a4c      	ldr	r2, [pc, #304]	; (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	6193      	str	r3, [r2, #24]
 8000bd4:	4b4a      	ldr	r3, [pc, #296]	; (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000be0:	4a48      	ldr	r2, [pc, #288]	; (8000d04 <HAL_GPIO_Init+0x2bc>)
 8000be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be4:	089b      	lsrs	r3, r3, #2
 8000be6:	3302      	adds	r3, #2
 8000be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf0:	f003 0303 	and.w	r3, r3, #3
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	220f      	movs	r2, #15
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	68fa      	ldr	r2, [r7, #12]
 8000c00:	4013      	ands	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a40      	ldr	r2, [pc, #256]	; (8000d08 <HAL_GPIO_Init+0x2c0>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d013      	beq.n	8000c34 <HAL_GPIO_Init+0x1ec>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a3f      	ldr	r2, [pc, #252]	; (8000d0c <HAL_GPIO_Init+0x2c4>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d00d      	beq.n	8000c30 <HAL_GPIO_Init+0x1e8>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a3e      	ldr	r2, [pc, #248]	; (8000d10 <HAL_GPIO_Init+0x2c8>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d007      	beq.n	8000c2c <HAL_GPIO_Init+0x1e4>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	4a3d      	ldr	r2, [pc, #244]	; (8000d14 <HAL_GPIO_Init+0x2cc>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d101      	bne.n	8000c28 <HAL_GPIO_Init+0x1e0>
 8000c24:	2303      	movs	r3, #3
 8000c26:	e006      	b.n	8000c36 <HAL_GPIO_Init+0x1ee>
 8000c28:	2304      	movs	r3, #4
 8000c2a:	e004      	b.n	8000c36 <HAL_GPIO_Init+0x1ee>
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	e002      	b.n	8000c36 <HAL_GPIO_Init+0x1ee>
 8000c30:	2301      	movs	r3, #1
 8000c32:	e000      	b.n	8000c36 <HAL_GPIO_Init+0x1ee>
 8000c34:	2300      	movs	r3, #0
 8000c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c38:	f002 0203 	and.w	r2, r2, #3
 8000c3c:	0092      	lsls	r2, r2, #2
 8000c3e:	4093      	lsls	r3, r2
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c46:	492f      	ldr	r1, [pc, #188]	; (8000d04 <HAL_GPIO_Init+0x2bc>)
 8000c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c4a:	089b      	lsrs	r3, r3, #2
 8000c4c:	3302      	adds	r3, #2
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d006      	beq.n	8000c6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c60:	4b2d      	ldr	r3, [pc, #180]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	492c      	ldr	r1, [pc, #176]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	600b      	str	r3, [r1, #0]
 8000c6c:	e006      	b.n	8000c7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c6e:	4b2a      	ldr	r3, [pc, #168]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	69bb      	ldr	r3, [r7, #24]
 8000c74:	43db      	mvns	r3, r3
 8000c76:	4928      	ldr	r1, [pc, #160]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c78:	4013      	ands	r3, r2
 8000c7a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d006      	beq.n	8000c96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c88:	4b23      	ldr	r3, [pc, #140]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c8a:	685a      	ldr	r2, [r3, #4]
 8000c8c:	4922      	ldr	r1, [pc, #136]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	604b      	str	r3, [r1, #4]
 8000c94:	e006      	b.n	8000ca4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c96:	4b20      	ldr	r3, [pc, #128]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	43db      	mvns	r3, r3
 8000c9e:	491e      	ldr	r1, [pc, #120]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d006      	beq.n	8000cbe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cb0:	4b19      	ldr	r3, [pc, #100]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cb2:	689a      	ldr	r2, [r3, #8]
 8000cb4:	4918      	ldr	r1, [pc, #96]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	608b      	str	r3, [r1, #8]
 8000cbc:	e006      	b.n	8000ccc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cbe:	4b16      	ldr	r3, [pc, #88]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cc0:	689a      	ldr	r2, [r3, #8]
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	4914      	ldr	r1, [pc, #80]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cc8:	4013      	ands	r3, r2
 8000cca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d021      	beq.n	8000d1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cd8:	4b0f      	ldr	r3, [pc, #60]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cda:	68da      	ldr	r2, [r3, #12]
 8000cdc:	490e      	ldr	r1, [pc, #56]	; (8000d18 <HAL_GPIO_Init+0x2d0>)
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	60cb      	str	r3, [r1, #12]
 8000ce4:	e021      	b.n	8000d2a <HAL_GPIO_Init+0x2e2>
 8000ce6:	bf00      	nop
 8000ce8:	10320000 	.word	0x10320000
 8000cec:	10310000 	.word	0x10310000
 8000cf0:	10220000 	.word	0x10220000
 8000cf4:	10210000 	.word	0x10210000
 8000cf8:	10120000 	.word	0x10120000
 8000cfc:	10110000 	.word	0x10110000
 8000d00:	40021000 	.word	0x40021000
 8000d04:	40010000 	.word	0x40010000
 8000d08:	40010800 	.word	0x40010800
 8000d0c:	40010c00 	.word	0x40010c00
 8000d10:	40011000 	.word	0x40011000
 8000d14:	40011400 	.word	0x40011400
 8000d18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <HAL_GPIO_Init+0x304>)
 8000d1e:	68da      	ldr	r2, [r3, #12]
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	43db      	mvns	r3, r3
 8000d24:	4909      	ldr	r1, [pc, #36]	; (8000d4c <HAL_GPIO_Init+0x304>)
 8000d26:	4013      	ands	r3, r2
 8000d28:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d36:	fa22 f303 	lsr.w	r3, r2, r3
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	f47f ae8e 	bne.w	8000a5c <HAL_GPIO_Init+0x14>
  }
}
 8000d40:	bf00      	nop
 8000d42:	bf00      	nop
 8000d44:	372c      	adds	r7, #44	; 0x2c
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr
 8000d4c:	40010400 	.word	0x40010400

08000d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	460b      	mov	r3, r1
 8000d5a:	807b      	strh	r3, [r7, #2]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d60:	787b      	ldrb	r3, [r7, #1]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d003      	beq.n	8000d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d66:	887a      	ldrh	r2, [r7, #2]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d6c:	e003      	b.n	8000d76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	041a      	lsls	r2, r3, #16
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	611a      	str	r2, [r3, #16]
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bc80      	pop	{r7}
 8000d7e:	4770      	bx	lr

08000d80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000d8a:	4b08      	ldr	r3, [pc, #32]	; (8000dac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d8c:	695a      	ldr	r2, [r3, #20]
 8000d8e:	88fb      	ldrh	r3, [r7, #6]
 8000d90:	4013      	ands	r3, r2
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d006      	beq.n	8000da4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d96:	4a05      	ldr	r2, [pc, #20]	; (8000dac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d98:	88fb      	ldrh	r3, [r7, #6]
 8000d9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d9c:	88fb      	ldrh	r3, [r7, #6]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff f9d4 	bl	800014c <HAL_GPIO_EXTI_Callback>
  }
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40010400 	.word	0x40010400

08000db0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8000db4:	4b03      	ldr	r3, [pc, #12]	; (8000dc4 <HAL_PWR_EnableBkUpAccess+0x14>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	601a      	str	r2, [r3, #0]
}
 8000dba:	bf00      	nop
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	420e0020 	.word	0x420e0020

08000dc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d101      	bne.n	8000dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e272      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f000 8087 	beq.w	8000ef6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000de8:	4b92      	ldr	r3, [pc, #584]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f003 030c 	and.w	r3, r3, #12
 8000df0:	2b04      	cmp	r3, #4
 8000df2:	d00c      	beq.n	8000e0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000df4:	4b8f      	ldr	r3, [pc, #572]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f003 030c 	and.w	r3, r3, #12
 8000dfc:	2b08      	cmp	r3, #8
 8000dfe:	d112      	bne.n	8000e26 <HAL_RCC_OscConfig+0x5e>
 8000e00:	4b8c      	ldr	r3, [pc, #560]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e0c:	d10b      	bne.n	8000e26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e0e:	4b89      	ldr	r3, [pc, #548]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d06c      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x12c>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d168      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e24c      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e2e:	d106      	bne.n	8000e3e <HAL_RCC_OscConfig+0x76>
 8000e30:	4b80      	ldr	r3, [pc, #512]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a7f      	ldr	r2, [pc, #508]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e3a:	6013      	str	r3, [r2, #0]
 8000e3c:	e02e      	b.n	8000e9c <HAL_RCC_OscConfig+0xd4>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d10c      	bne.n	8000e60 <HAL_RCC_OscConfig+0x98>
 8000e46:	4b7b      	ldr	r3, [pc, #492]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a7a      	ldr	r2, [pc, #488]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	4b78      	ldr	r3, [pc, #480]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a77      	ldr	r2, [pc, #476]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	e01d      	b.n	8000e9c <HAL_RCC_OscConfig+0xd4>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e68:	d10c      	bne.n	8000e84 <HAL_RCC_OscConfig+0xbc>
 8000e6a:	4b72      	ldr	r3, [pc, #456]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a71      	ldr	r2, [pc, #452]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e74:	6013      	str	r3, [r2, #0]
 8000e76:	4b6f      	ldr	r3, [pc, #444]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a6e      	ldr	r2, [pc, #440]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	e00b      	b.n	8000e9c <HAL_RCC_OscConfig+0xd4>
 8000e84:	4b6b      	ldr	r3, [pc, #428]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a6a      	ldr	r2, [pc, #424]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e8e:	6013      	str	r3, [r2, #0]
 8000e90:	4b68      	ldr	r3, [pc, #416]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a67      	ldr	r2, [pc, #412]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d013      	beq.n	8000ecc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea4:	f7ff fcb8 	bl	8000818 <HAL_GetTick>
 8000ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eaa:	e008      	b.n	8000ebe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eac:	f7ff fcb4 	bl	8000818 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b64      	cmp	r3, #100	; 0x64
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e200      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ebe:	4b5d      	ldr	r3, [pc, #372]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0f0      	beq.n	8000eac <HAL_RCC_OscConfig+0xe4>
 8000eca:	e014      	b.n	8000ef6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ecc:	f7ff fca4 	bl	8000818 <HAL_GetTick>
 8000ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ed2:	e008      	b.n	8000ee6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ed4:	f7ff fca0 	bl	8000818 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b64      	cmp	r3, #100	; 0x64
 8000ee0:	d901      	bls.n	8000ee6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e1ec      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ee6:	4b53      	ldr	r3, [pc, #332]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1f0      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x10c>
 8000ef2:	e000      	b.n	8000ef6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d063      	beq.n	8000fca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f02:	4b4c      	ldr	r3, [pc, #304]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 030c 	and.w	r3, r3, #12
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00b      	beq.n	8000f26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f0e:	4b49      	ldr	r3, [pc, #292]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b08      	cmp	r3, #8
 8000f18:	d11c      	bne.n	8000f54 <HAL_RCC_OscConfig+0x18c>
 8000f1a:	4b46      	ldr	r3, [pc, #280]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d116      	bne.n	8000f54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f26:	4b43      	ldr	r3, [pc, #268]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d005      	beq.n	8000f3e <HAL_RCC_OscConfig+0x176>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	691b      	ldr	r3, [r3, #16]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d001      	beq.n	8000f3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e1c0      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f3e:	4b3d      	ldr	r3, [pc, #244]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	695b      	ldr	r3, [r3, #20]
 8000f4a:	00db      	lsls	r3, r3, #3
 8000f4c:	4939      	ldr	r1, [pc, #228]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f52:	e03a      	b.n	8000fca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	691b      	ldr	r3, [r3, #16]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d020      	beq.n	8000f9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f5c:	4b36      	ldr	r3, [pc, #216]	; (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f62:	f7ff fc59 	bl	8000818 <HAL_GetTick>
 8000f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f68:	e008      	b.n	8000f7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f6a:	f7ff fc55 	bl	8000818 <HAL_GetTick>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d901      	bls.n	8000f7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e1a1      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f7c:	4b2d      	ldr	r3, [pc, #180]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f003 0302 	and.w	r3, r3, #2
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d0f0      	beq.n	8000f6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f88:	4b2a      	ldr	r3, [pc, #168]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	695b      	ldr	r3, [r3, #20]
 8000f94:	00db      	lsls	r3, r3, #3
 8000f96:	4927      	ldr	r1, [pc, #156]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	600b      	str	r3, [r1, #0]
 8000f9c:	e015      	b.n	8000fca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f9e:	4b26      	ldr	r3, [pc, #152]	; (8001038 <HAL_RCC_OscConfig+0x270>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa4:	f7ff fc38 	bl	8000818 <HAL_GetTick>
 8000fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000faa:	e008      	b.n	8000fbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fac:	f7ff fc34 	bl	8000818 <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e180      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1f0      	bne.n	8000fac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0308 	and.w	r3, r3, #8
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d03a      	beq.n	800104c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	699b      	ldr	r3, [r3, #24]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d019      	beq.n	8001012 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fde:	4b17      	ldr	r3, [pc, #92]	; (800103c <HAL_RCC_OscConfig+0x274>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fe4:	f7ff fc18 	bl	8000818 <HAL_GetTick>
 8000fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fea:	e008      	b.n	8000ffe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fec:	f7ff fc14 	bl	8000818 <HAL_GetTick>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e160      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ffe:	4b0d      	ldr	r3, [pc, #52]	; (8001034 <HAL_RCC_OscConfig+0x26c>)
 8001000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	2b00      	cmp	r3, #0
 8001008:	d0f0      	beq.n	8000fec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800100a:	2001      	movs	r0, #1
 800100c:	f000 fac4 	bl	8001598 <RCC_Delay>
 8001010:	e01c      	b.n	800104c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001012:	4b0a      	ldr	r3, [pc, #40]	; (800103c <HAL_RCC_OscConfig+0x274>)
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001018:	f7ff fbfe 	bl	8000818 <HAL_GetTick>
 800101c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800101e:	e00f      	b.n	8001040 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001020:	f7ff fbfa 	bl	8000818 <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d908      	bls.n	8001040 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e146      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
 8001032:	bf00      	nop
 8001034:	40021000 	.word	0x40021000
 8001038:	42420000 	.word	0x42420000
 800103c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001040:	4b92      	ldr	r3, [pc, #584]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001044:	f003 0302 	and.w	r3, r3, #2
 8001048:	2b00      	cmp	r3, #0
 800104a:	d1e9      	bne.n	8001020 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f003 0304 	and.w	r3, r3, #4
 8001054:	2b00      	cmp	r3, #0
 8001056:	f000 80a6 	beq.w	80011a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800105a:	2300      	movs	r3, #0
 800105c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800105e:	4b8b      	ldr	r3, [pc, #556]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d10d      	bne.n	8001086 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800106a:	4b88      	ldr	r3, [pc, #544]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 800106c:	69db      	ldr	r3, [r3, #28]
 800106e:	4a87      	ldr	r2, [pc, #540]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001074:	61d3      	str	r3, [r2, #28]
 8001076:	4b85      	ldr	r3, [pc, #532]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001082:	2301      	movs	r3, #1
 8001084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001086:	4b82      	ldr	r3, [pc, #520]	; (8001290 <HAL_RCC_OscConfig+0x4c8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800108e:	2b00      	cmp	r3, #0
 8001090:	d118      	bne.n	80010c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001092:	4b7f      	ldr	r3, [pc, #508]	; (8001290 <HAL_RCC_OscConfig+0x4c8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a7e      	ldr	r2, [pc, #504]	; (8001290 <HAL_RCC_OscConfig+0x4c8>)
 8001098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800109c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800109e:	f7ff fbbb 	bl	8000818 <HAL_GetTick>
 80010a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a4:	e008      	b.n	80010b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010a6:	f7ff fbb7 	bl	8000818 <HAL_GetTick>
 80010aa:	4602      	mov	r2, r0
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	2b64      	cmp	r3, #100	; 0x64
 80010b2:	d901      	bls.n	80010b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e103      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b8:	4b75      	ldr	r3, [pc, #468]	; (8001290 <HAL_RCC_OscConfig+0x4c8>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d0f0      	beq.n	80010a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d106      	bne.n	80010da <HAL_RCC_OscConfig+0x312>
 80010cc:	4b6f      	ldr	r3, [pc, #444]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	4a6e      	ldr	r2, [pc, #440]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	6213      	str	r3, [r2, #32]
 80010d8:	e02d      	b.n	8001136 <HAL_RCC_OscConfig+0x36e>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d10c      	bne.n	80010fc <HAL_RCC_OscConfig+0x334>
 80010e2:	4b6a      	ldr	r3, [pc, #424]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010e4:	6a1b      	ldr	r3, [r3, #32]
 80010e6:	4a69      	ldr	r2, [pc, #420]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010e8:	f023 0301 	bic.w	r3, r3, #1
 80010ec:	6213      	str	r3, [r2, #32]
 80010ee:	4b67      	ldr	r3, [pc, #412]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	4a66      	ldr	r2, [pc, #408]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010f4:	f023 0304 	bic.w	r3, r3, #4
 80010f8:	6213      	str	r3, [r2, #32]
 80010fa:	e01c      	b.n	8001136 <HAL_RCC_OscConfig+0x36e>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	2b05      	cmp	r3, #5
 8001102:	d10c      	bne.n	800111e <HAL_RCC_OscConfig+0x356>
 8001104:	4b61      	ldr	r3, [pc, #388]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	4a60      	ldr	r2, [pc, #384]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 800110a:	f043 0304 	orr.w	r3, r3, #4
 800110e:	6213      	str	r3, [r2, #32]
 8001110:	4b5e      	ldr	r3, [pc, #376]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	4a5d      	ldr	r2, [pc, #372]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001116:	f043 0301 	orr.w	r3, r3, #1
 800111a:	6213      	str	r3, [r2, #32]
 800111c:	e00b      	b.n	8001136 <HAL_RCC_OscConfig+0x36e>
 800111e:	4b5b      	ldr	r3, [pc, #364]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001120:	6a1b      	ldr	r3, [r3, #32]
 8001122:	4a5a      	ldr	r2, [pc, #360]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001124:	f023 0301 	bic.w	r3, r3, #1
 8001128:	6213      	str	r3, [r2, #32]
 800112a:	4b58      	ldr	r3, [pc, #352]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 800112c:	6a1b      	ldr	r3, [r3, #32]
 800112e:	4a57      	ldr	r2, [pc, #348]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001130:	f023 0304 	bic.w	r3, r3, #4
 8001134:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d015      	beq.n	800116a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800113e:	f7ff fb6b 	bl	8000818 <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001144:	e00a      	b.n	800115c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001146:	f7ff fb67 	bl	8000818 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	f241 3288 	movw	r2, #5000	; 0x1388
 8001154:	4293      	cmp	r3, r2
 8001156:	d901      	bls.n	800115c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e0b1      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800115c:	4b4b      	ldr	r3, [pc, #300]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 800115e:	6a1b      	ldr	r3, [r3, #32]
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	2b00      	cmp	r3, #0
 8001166:	d0ee      	beq.n	8001146 <HAL_RCC_OscConfig+0x37e>
 8001168:	e014      	b.n	8001194 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116a:	f7ff fb55 	bl	8000818 <HAL_GetTick>
 800116e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001170:	e00a      	b.n	8001188 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001172:	f7ff fb51 	bl	8000818 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001180:	4293      	cmp	r3, r2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e09b      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001188:	4b40      	ldr	r3, [pc, #256]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 800118a:	6a1b      	ldr	r3, [r3, #32]
 800118c:	f003 0302 	and.w	r3, r3, #2
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1ee      	bne.n	8001172 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001194:	7dfb      	ldrb	r3, [r7, #23]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d105      	bne.n	80011a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800119a:	4b3c      	ldr	r3, [pc, #240]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 800119c:	69db      	ldr	r3, [r3, #28]
 800119e:	4a3b      	ldr	r2, [pc, #236]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80011a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	f000 8087 	beq.w	80012be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011b0:	4b36      	ldr	r3, [pc, #216]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f003 030c 	and.w	r3, r3, #12
 80011b8:	2b08      	cmp	r3, #8
 80011ba:	d061      	beq.n	8001280 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	69db      	ldr	r3, [r3, #28]
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d146      	bne.n	8001252 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011c4:	4b33      	ldr	r3, [pc, #204]	; (8001294 <HAL_RCC_OscConfig+0x4cc>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ca:	f7ff fb25 	bl	8000818 <HAL_GetTick>
 80011ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d0:	e008      	b.n	80011e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011d2:	f7ff fb21 	bl	8000818 <HAL_GetTick>
 80011d6:	4602      	mov	r2, r0
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d901      	bls.n	80011e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	e06d      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e4:	4b29      	ldr	r3, [pc, #164]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1f0      	bne.n	80011d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a1b      	ldr	r3, [r3, #32]
 80011f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011f8:	d108      	bne.n	800120c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011fa:	4b24      	ldr	r3, [pc, #144]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	4921      	ldr	r1, [pc, #132]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001208:	4313      	orrs	r3, r2
 800120a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800120c:	4b1f      	ldr	r3, [pc, #124]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6a19      	ldr	r1, [r3, #32]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121c:	430b      	orrs	r3, r1
 800121e:	491b      	ldr	r1, [pc, #108]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001220:	4313      	orrs	r3, r2
 8001222:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001224:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <HAL_RCC_OscConfig+0x4cc>)
 8001226:	2201      	movs	r2, #1
 8001228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122a:	f7ff faf5 	bl	8000818 <HAL_GetTick>
 800122e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001230:	e008      	b.n	8001244 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001232:	f7ff faf1 	bl	8000818 <HAL_GetTick>
 8001236:	4602      	mov	r2, r0
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	2b02      	cmp	r3, #2
 800123e:	d901      	bls.n	8001244 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	e03d      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001244:	4b11      	ldr	r3, [pc, #68]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d0f0      	beq.n	8001232 <HAL_RCC_OscConfig+0x46a>
 8001250:	e035      	b.n	80012be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001252:	4b10      	ldr	r3, [pc, #64]	; (8001294 <HAL_RCC_OscConfig+0x4cc>)
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001258:	f7ff fade 	bl	8000818 <HAL_GetTick>
 800125c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125e:	e008      	b.n	8001272 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001260:	f7ff fada 	bl	8000818 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e026      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001272:	4b06      	ldr	r3, [pc, #24]	; (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1f0      	bne.n	8001260 <HAL_RCC_OscConfig+0x498>
 800127e:	e01e      	b.n	80012be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d107      	bne.n	8001298 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e019      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
 800128c:	40021000 	.word	0x40021000
 8001290:	40007000 	.word	0x40007000
 8001294:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001298:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <HAL_RCC_OscConfig+0x500>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6a1b      	ldr	r3, [r3, #32]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d106      	bne.n	80012ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d001      	beq.n	80012be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40021000 	.word	0x40021000

080012cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d101      	bne.n	80012e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e0d0      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012e0:	4b6a      	ldr	r3, [pc, #424]	; (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0307 	and.w	r3, r3, #7
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d910      	bls.n	8001310 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ee:	4b67      	ldr	r3, [pc, #412]	; (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f023 0207 	bic.w	r2, r3, #7
 80012f6:	4965      	ldr	r1, [pc, #404]	; (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012fe:	4b63      	ldr	r3, [pc, #396]	; (800148c <HAL_RCC_ClockConfig+0x1c0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	d001      	beq.n	8001310 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e0b8      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d020      	beq.n	800135e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0304 	and.w	r3, r3, #4
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001328:	4b59      	ldr	r3, [pc, #356]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	4a58      	ldr	r2, [pc, #352]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800132e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001332:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0308 	and.w	r3, r3, #8
 800133c:	2b00      	cmp	r3, #0
 800133e:	d005      	beq.n	800134c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001340:	4b53      	ldr	r3, [pc, #332]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	4a52      	ldr	r2, [pc, #328]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001346:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800134a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800134c:	4b50      	ldr	r3, [pc, #320]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	494d      	ldr	r1, [pc, #308]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	4313      	orrs	r3, r2
 800135c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	2b00      	cmp	r3, #0
 8001368:	d040      	beq.n	80013ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d107      	bne.n	8001382 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001372:	4b47      	ldr	r3, [pc, #284]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d115      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e07f      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	2b02      	cmp	r3, #2
 8001388:	d107      	bne.n	800139a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800138a:	4b41      	ldr	r3, [pc, #260]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d109      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e073      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800139a:	4b3d      	ldr	r3, [pc, #244]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e06b      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013aa:	4b39      	ldr	r3, [pc, #228]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f023 0203 	bic.w	r2, r3, #3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	4936      	ldr	r1, [pc, #216]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 80013b8:	4313      	orrs	r3, r2
 80013ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013bc:	f7ff fa2c 	bl	8000818 <HAL_GetTick>
 80013c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c2:	e00a      	b.n	80013da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013c4:	f7ff fa28 	bl	8000818 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d901      	bls.n	80013da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e053      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013da:	4b2d      	ldr	r3, [pc, #180]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f003 020c 	and.w	r2, r3, #12
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d1eb      	bne.n	80013c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013ec:	4b27      	ldr	r3, [pc, #156]	; (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0307 	and.w	r3, r3, #7
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d210      	bcs.n	800141c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fa:	4b24      	ldr	r3, [pc, #144]	; (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f023 0207 	bic.w	r2, r3, #7
 8001402:	4922      	ldr	r1, [pc, #136]	; (800148c <HAL_RCC_ClockConfig+0x1c0>)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	4313      	orrs	r3, r2
 8001408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800140a:	4b20      	ldr	r3, [pc, #128]	; (800148c <HAL_RCC_ClockConfig+0x1c0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0307 	and.w	r3, r3, #7
 8001412:	683a      	ldr	r2, [r7, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	d001      	beq.n	800141c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e032      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	2b00      	cmp	r3, #0
 8001426:	d008      	beq.n	800143a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001428:	4b19      	ldr	r3, [pc, #100]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4916      	ldr	r1, [pc, #88]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001436:	4313      	orrs	r3, r2
 8001438:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b00      	cmp	r3, #0
 8001444:	d009      	beq.n	800145a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001446:	4b12      	ldr	r3, [pc, #72]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	691b      	ldr	r3, [r3, #16]
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	490e      	ldr	r1, [pc, #56]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	4313      	orrs	r3, r2
 8001458:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800145a:	f000 f821 	bl	80014a0 <HAL_RCC_GetSysClockFreq>
 800145e:	4602      	mov	r2, r0
 8001460:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	091b      	lsrs	r3, r3, #4
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	490a      	ldr	r1, [pc, #40]	; (8001494 <HAL_RCC_ClockConfig+0x1c8>)
 800146c:	5ccb      	ldrb	r3, [r1, r3]
 800146e:	fa22 f303 	lsr.w	r3, r2, r3
 8001472:	4a09      	ldr	r2, [pc, #36]	; (8001498 <HAL_RCC_ClockConfig+0x1cc>)
 8001474:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001476:	4b09      	ldr	r3, [pc, #36]	; (800149c <HAL_RCC_ClockConfig+0x1d0>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f98a 	bl	8000794 <HAL_InitTick>

  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40022000 	.word	0x40022000
 8001490:	40021000 	.word	0x40021000
 8001494:	08002dc4 	.word	0x08002dc4
 8001498:	20000000 	.word	0x20000000
 800149c:	20000004 	.word	0x20000004

080014a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014a0:	b490      	push	{r4, r7}
 80014a2:	b08a      	sub	sp, #40	; 0x28
 80014a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014a6:	4b29      	ldr	r3, [pc, #164]	; (800154c <HAL_RCC_GetSysClockFreq+0xac>)
 80014a8:	1d3c      	adds	r4, r7, #4
 80014aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014b0:	f240 2301 	movw	r3, #513	; 0x201
 80014b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014b6:	2300      	movs	r3, #0
 80014b8:	61fb      	str	r3, [r7, #28]
 80014ba:	2300      	movs	r3, #0
 80014bc:	61bb      	str	r3, [r7, #24]
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80014c6:	2300      	movs	r3, #0
 80014c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014ca:	4b21      	ldr	r3, [pc, #132]	; (8001550 <HAL_RCC_GetSysClockFreq+0xb0>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	f003 030c 	and.w	r3, r3, #12
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	d002      	beq.n	80014e0 <HAL_RCC_GetSysClockFreq+0x40>
 80014da:	2b08      	cmp	r3, #8
 80014dc:	d003      	beq.n	80014e6 <HAL_RCC_GetSysClockFreq+0x46>
 80014de:	e02b      	b.n	8001538 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014e2:	623b      	str	r3, [r7, #32]
      break;
 80014e4:	e02b      	b.n	800153e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	0c9b      	lsrs	r3, r3, #18
 80014ea:	f003 030f 	and.w	r3, r3, #15
 80014ee:	3328      	adds	r3, #40	; 0x28
 80014f0:	443b      	add	r3, r7
 80014f2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80014f6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d012      	beq.n	8001528 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	0c5b      	lsrs	r3, r3, #17
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	3328      	adds	r3, #40	; 0x28
 800150e:	443b      	add	r3, r7
 8001510:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001514:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	4a0e      	ldr	r2, [pc, #56]	; (8001554 <HAL_RCC_GetSysClockFreq+0xb4>)
 800151a:	fb03 f202 	mul.w	r2, r3, r2
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	fbb2 f3f3 	udiv	r3, r2, r3
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
 8001526:	e004      	b.n	8001532 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	4a0b      	ldr	r2, [pc, #44]	; (8001558 <HAL_RCC_GetSysClockFreq+0xb8>)
 800152c:	fb02 f303 	mul.w	r3, r2, r3
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001534:	623b      	str	r3, [r7, #32]
      break;
 8001536:	e002      	b.n	800153e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001538:	4b06      	ldr	r3, [pc, #24]	; (8001554 <HAL_RCC_GetSysClockFreq+0xb4>)
 800153a:	623b      	str	r3, [r7, #32]
      break;
 800153c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800153e:	6a3b      	ldr	r3, [r7, #32]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3728      	adds	r7, #40	; 0x28
 8001544:	46bd      	mov	sp, r7
 8001546:	bc90      	pop	{r4, r7}
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	08002da4 	.word	0x08002da4
 8001550:	40021000 	.word	0x40021000
 8001554:	007a1200 	.word	0x007a1200
 8001558:	003d0900 	.word	0x003d0900

0800155c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001560:	4b02      	ldr	r3, [pc, #8]	; (800156c <HAL_RCC_GetHCLKFreq+0x10>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr
 800156c:	20000000 	.word	0x20000000

08001570 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001574:	f7ff fff2 	bl	800155c <HAL_RCC_GetHCLKFreq>
 8001578:	4602      	mov	r2, r0
 800157a:	4b05      	ldr	r3, [pc, #20]	; (8001590 <HAL_RCC_GetPCLK2Freq+0x20>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	0adb      	lsrs	r3, r3, #11
 8001580:	f003 0307 	and.w	r3, r3, #7
 8001584:	4903      	ldr	r1, [pc, #12]	; (8001594 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001586:	5ccb      	ldrb	r3, [r1, r3]
 8001588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800158c:	4618      	mov	r0, r3
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40021000 	.word	0x40021000
 8001594:	08002dd4 	.word	0x08002dd4

08001598 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <RCC_Delay+0x34>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a0a      	ldr	r2, [pc, #40]	; (80015d0 <RCC_Delay+0x38>)
 80015a6:	fba2 2303 	umull	r2, r3, r2, r3
 80015aa:	0a5b      	lsrs	r3, r3, #9
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	fb02 f303 	mul.w	r3, r2, r3
 80015b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015b4:	bf00      	nop
  }
  while (Delay --);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	1e5a      	subs	r2, r3, #1
 80015ba:	60fa      	str	r2, [r7, #12]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1f9      	bne.n	80015b4 <RCC_Delay+0x1c>
}
 80015c0:	bf00      	nop
 80015c2:	bf00      	nop
 80015c4:	3714      	adds	r7, #20
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	20000000 	.word	0x20000000
 80015d0:	10624dd3 	.word	0x10624dd3

080015d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80015dc:	2300      	movs	r3, #0
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	2300      	movs	r3, #0
 80015e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d07d      	beq.n	80016ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80015f0:	2300      	movs	r3, #0
 80015f2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015f4:	4b4f      	ldr	r3, [pc, #316]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015f6:	69db      	ldr	r3, [r3, #28]
 80015f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d10d      	bne.n	800161c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001600:	4b4c      	ldr	r3, [pc, #304]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001602:	69db      	ldr	r3, [r3, #28]
 8001604:	4a4b      	ldr	r2, [pc, #300]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800160a:	61d3      	str	r3, [r2, #28]
 800160c:	4b49      	ldr	r3, [pc, #292]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800160e:	69db      	ldr	r3, [r3, #28]
 8001610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001618:	2301      	movs	r3, #1
 800161a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800161c:	4b46      	ldr	r3, [pc, #280]	; (8001738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001624:	2b00      	cmp	r3, #0
 8001626:	d118      	bne.n	800165a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001628:	4b43      	ldr	r3, [pc, #268]	; (8001738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a42      	ldr	r2, [pc, #264]	; (8001738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800162e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001632:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001634:	f7ff f8f0 	bl	8000818 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800163a:	e008      	b.n	800164e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800163c:	f7ff f8ec 	bl	8000818 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b64      	cmp	r3, #100	; 0x64
 8001648:	d901      	bls.n	800164e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e06d      	b.n	800172a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800164e:	4b3a      	ldr	r3, [pc, #232]	; (8001738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f0      	beq.n	800163c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800165a:	4b36      	ldr	r3, [pc, #216]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001662:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d02e      	beq.n	80016c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	429a      	cmp	r2, r3
 8001676:	d027      	beq.n	80016c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001678:	4b2e      	ldr	r3, [pc, #184]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001680:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001682:	4b2e      	ldr	r3, [pc, #184]	; (800173c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001684:	2201      	movs	r2, #1
 8001686:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001688:	4b2c      	ldr	r3, [pc, #176]	; (800173c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800168e:	4a29      	ldr	r2, [pc, #164]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b00      	cmp	r3, #0
 800169c:	d014      	beq.n	80016c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169e:	f7ff f8bb 	bl	8000818 <HAL_GetTick>
 80016a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a4:	e00a      	b.n	80016bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016a6:	f7ff f8b7 	bl	8000818 <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d901      	bls.n	80016bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80016b8:	2303      	movs	r3, #3
 80016ba:	e036      	b.n	800172a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016bc:	4b1d      	ldr	r3, [pc, #116]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016be:	6a1b      	ldr	r3, [r3, #32]
 80016c0:	f003 0302 	and.w	r3, r3, #2
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d0ee      	beq.n	80016a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016c8:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	4917      	ldr	r1, [pc, #92]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016da:	7dfb      	ldrb	r3, [r7, #23]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d105      	bne.n	80016ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e0:	4b14      	ldr	r3, [pc, #80]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016e2:	69db      	ldr	r3, [r3, #28]
 80016e4:	4a13      	ldr	r2, [pc, #76]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d008      	beq.n	800170a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80016f8:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	490b      	ldr	r1, [pc, #44]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001706:	4313      	orrs	r3, r2
 8001708:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0310 	and.w	r3, r3, #16
 8001712:	2b00      	cmp	r3, #0
 8001714:	d008      	beq.n	8001728 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001716:	4b07      	ldr	r3, [pc, #28]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	4904      	ldr	r1, [pc, #16]	; (8001734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001724:	4313      	orrs	r3, r2
 8001726:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000
 8001738:	40007000 	.word	0x40007000
 800173c:	42420440 	.word	0x42420440

08001740 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001740:	b590      	push	{r4, r7, lr}
 8001742:	b08d      	sub	sp, #52	; 0x34
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001748:	4b58      	ldr	r3, [pc, #352]	; (80018ac <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800174a:	f107 040c 	add.w	r4, r7, #12
 800174e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001750:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001754:	f240 2301 	movw	r3, #513	; 0x201
 8001758:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800175a:	2300      	movs	r3, #0
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
 800175e:	2300      	movs	r3, #0
 8001760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001762:	2300      	movs	r3, #0
 8001764:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
 800176a:	2300      	movs	r3, #0
 800176c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2b10      	cmp	r3, #16
 8001772:	d00a      	beq.n	800178a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2b10      	cmp	r3, #16
 8001778:	f200 808e 	bhi.w	8001898 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d049      	beq.n	8001816 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b02      	cmp	r3, #2
 8001786:	d079      	beq.n	800187c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001788:	e086      	b.n	8001898 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800178a:	4b49      	ldr	r3, [pc, #292]	; (80018b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001790:	4b47      	ldr	r3, [pc, #284]	; (80018b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d07f      	beq.n	800189c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	0c9b      	lsrs	r3, r3, #18
 80017a0:	f003 030f 	and.w	r3, r3, #15
 80017a4:	3330      	adds	r3, #48	; 0x30
 80017a6:	443b      	add	r3, r7
 80017a8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80017ac:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d017      	beq.n	80017e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80017b8:	4b3d      	ldr	r3, [pc, #244]	; (80018b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	0c5b      	lsrs	r3, r3, #17
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	3330      	adds	r3, #48	; 0x30
 80017c4:	443b      	add	r3, r7
 80017c6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80017ca:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00d      	beq.n	80017f2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80017d6:	4a37      	ldr	r2, [pc, #220]	; (80018b4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80017d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017da:	fbb2 f2f3 	udiv	r2, r2, r3
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	fb02 f303 	mul.w	r3, r2, r3
 80017e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017e6:	e004      	b.n	80017f2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017e8:	6a3b      	ldr	r3, [r7, #32]
 80017ea:	4a33      	ldr	r2, [pc, #204]	; (80018b8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80017ec:	fb02 f303 	mul.w	r3, r2, r3
 80017f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80017f2:	4b2f      	ldr	r3, [pc, #188]	; (80018b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017fe:	d102      	bne.n	8001806 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8001800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001802:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001804:	e04a      	b.n	800189c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8001806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4a2c      	ldr	r2, [pc, #176]	; (80018bc <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800180c:	fba2 2303 	umull	r2, r3, r2, r3
 8001810:	085b      	lsrs	r3, r3, #1
 8001812:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001814:	e042      	b.n	800189c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8001816:	4b26      	ldr	r3, [pc, #152]	; (80018b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001818:	6a1b      	ldr	r3, [r3, #32]
 800181a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001822:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001826:	d108      	bne.n	800183a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d003      	beq.n	800183a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8001832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001836:	62bb      	str	r3, [r7, #40]	; 0x28
 8001838:	e01f      	b.n	800187a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001840:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001844:	d109      	bne.n	800185a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8001846:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d003      	beq.n	800185a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8001852:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001856:	62bb      	str	r3, [r7, #40]	; 0x28
 8001858:	e00f      	b.n	800187a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001860:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001864:	d11c      	bne.n	80018a0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8001866:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d016      	beq.n	80018a0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8001872:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001876:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001878:	e012      	b.n	80018a0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800187a:	e011      	b.n	80018a0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800187c:	f7ff fe78 	bl	8001570 <HAL_RCC_GetPCLK2Freq>
 8001880:	4602      	mov	r2, r0
 8001882:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	0b9b      	lsrs	r3, r3, #14
 8001888:	f003 0303 	and.w	r3, r3, #3
 800188c:	3301      	adds	r3, #1
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	fbb2 f3f3 	udiv	r3, r2, r3
 8001894:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001896:	e004      	b.n	80018a2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8001898:	bf00      	nop
 800189a:	e002      	b.n	80018a2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800189c:	bf00      	nop
 800189e:	e000      	b.n	80018a2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80018a0:	bf00      	nop
    }
  }
  return (frequency);
 80018a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3734      	adds	r7, #52	; 0x34
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd90      	pop	{r4, r7, pc}
 80018ac:	08002db4 	.word	0x08002db4
 80018b0:	40021000 	.word	0x40021000
 80018b4:	007a1200 	.word	0x007a1200
 80018b8:	003d0900 	.word	0x003d0900
 80018bc:	aaaaaaab 	.word	0xaaaaaaab

080018c0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e084      	b.n	80019e0 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	7c5b      	ldrb	r3, [r3, #17]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d105      	bne.n	80018ec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7fe fe7c 	bl	80005e4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2202      	movs	r2, #2
 80018f0:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f000 faf4 	bl	8001ee0 <HAL_RTC_WaitForSynchro>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d004      	beq.n	8001908 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2204      	movs	r2, #4
 8001902:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e06b      	b.n	80019e0 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f000 fbad 	bl	8002068 <RTC_EnterInitMode>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d004      	beq.n	800191e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2204      	movs	r2, #4
 8001918:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e060      	b.n	80019e0 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f022 0207 	bic.w	r2, r2, #7
 800192c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d005      	beq.n	8001942 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001936:	4b2c      	ldr	r3, [pc, #176]	; (80019e8 <HAL_RTC_Init+0x128>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	4a2b      	ldr	r2, [pc, #172]	; (80019e8 <HAL_RTC_Init+0x128>)
 800193c:	f023 0301 	bic.w	r3, r3, #1
 8001940:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001942:	4b29      	ldr	r3, [pc, #164]	; (80019e8 <HAL_RTC_Init+0x128>)
 8001944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001946:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	4926      	ldr	r1, [pc, #152]	; (80019e8 <HAL_RTC_Init+0x128>)
 8001950:	4313      	orrs	r3, r2
 8001952:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800195c:	d003      	beq.n	8001966 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	e00e      	b.n	8001984 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001966:	2001      	movs	r0, #1
 8001968:	f7ff feea 	bl	8001740 <HAL_RCCEx_GetPeriphCLKFreq>
 800196c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d104      	bne.n	800197e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2204      	movs	r2, #4
 8001978:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e030      	b.n	80019e0 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	3b01      	subs	r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f023 010f 	bic.w	r1, r3, #15
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	0c1a      	lsrs	r2, r3, #16
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	430a      	orrs	r2, r1
 8001998:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	0c1b      	lsrs	r3, r3, #16
 80019a2:	041b      	lsls	r3, r3, #16
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	b291      	uxth	r1, r2
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6812      	ldr	r2, [r2, #0]
 80019ac:	430b      	orrs	r3, r1
 80019ae:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f000 fb81 	bl	80020b8 <RTC_ExitInitMode>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d004      	beq.n	80019c6 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2204      	movs	r2, #4
 80019c0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e00c      	b.n	80019e0 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2201      	movs	r2, #1
 80019d0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2201      	movs	r2, #1
 80019d6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80019de:	2300      	movs	r3, #0
  }
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40006c00 	.word	0x40006c00

080019ec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80019ec:	b590      	push	{r4, r7, lr}
 80019ee:	b087      	sub	sp, #28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
 80019fc:	2300      	movs	r3, #0
 80019fe:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <HAL_RTC_SetTime+0x20>
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e080      	b.n	8001b12 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	7c1b      	ldrb	r3, [r3, #16]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d101      	bne.n	8001a1c <HAL_RTC_SetTime+0x30>
 8001a18:	2302      	movs	r3, #2
 8001a1a:	e07a      	b.n	8001b12 <HAL_RTC_SetTime+0x126>
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2202      	movs	r2, #2
 8001a26:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d113      	bne.n	8001a56 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	461a      	mov	r2, r3
 8001a34:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001a38:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	785b      	ldrb	r3, [r3, #1]
 8001a40:	4619      	mov	r1, r3
 8001a42:	460b      	mov	r3, r1
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	1a5b      	subs	r3, r3, r1
 8001a48:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a4a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a50:	4413      	add	r3, r2
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	e01e      	b.n	8001a94 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 fb71 	bl	8002142 <RTC_Bcd2ToByte>
 8001a60:	4603      	mov	r3, r0
 8001a62:	461a      	mov	r2, r3
 8001a64:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001a68:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	785b      	ldrb	r3, [r3, #1]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f000 fb66 	bl	8002142 <RTC_Bcd2ToByte>
 8001a76:	4603      	mov	r3, r0
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	011b      	lsls	r3, r3, #4
 8001a7e:	1a9b      	subs	r3, r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a82:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	789b      	ldrb	r3, [r3, #2]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f000 fb5a 	bl	8002142 <RTC_Bcd2ToByte>
 8001a8e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a90:	4423      	add	r3, r4
 8001a92:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001a94:	6979      	ldr	r1, [r7, #20]
 8001a96:	68f8      	ldr	r0, [r7, #12]
 8001a98:	f000 fa7f 	bl	8001f9a <RTC_WriteTimeCounter>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d007      	beq.n	8001ab2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2204      	movs	r2, #4
 8001aa6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e02f      	b.n	8001b12 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f022 0205 	bic.w	r2, r2, #5
 8001ac0:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001ac2:	68f8      	ldr	r0, [r7, #12]
 8001ac4:	f000 fa90 	bl	8001fe8 <RTC_ReadAlarmCounter>
 8001ac8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad0:	d018      	beq.n	8001b04 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d214      	bcs.n	8001b04 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001ae0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001ae4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001ae6:	6939      	ldr	r1, [r7, #16]
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 fa96 	bl	800201a <RTC_WriteAlarmCounter>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d007      	beq.n	8001b04 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2204      	movs	r2, #4
 8001af8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2200      	movs	r2, #0
 8001afe:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e006      	b.n	8001b12 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2201      	movs	r2, #1
 8001b08:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8001b10:	2300      	movs	r3, #0
  }
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	371c      	adds	r7, #28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd90      	pop	{r4, r7, pc}
	...

08001b1c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61bb      	str	r3, [r7, #24]
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61fb      	str	r3, [r7, #28]
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d002      	beq.n	8001b44 <HAL_RTC_GetTime+0x28>
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e0b5      	b.n	8001cb4 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0ac      	b.n	8001cb4 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f000 f9ed 	bl	8001f3a <RTC_ReadTimeCounter>
 8001b60:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	4a55      	ldr	r2, [pc, #340]	; (8001cbc <HAL_RTC_GetTime+0x1a0>)
 8001b66:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6a:	0adb      	lsrs	r3, r3, #11
 8001b6c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4b52      	ldr	r3, [pc, #328]	; (8001cbc <HAL_RTC_GetTime+0x1a0>)
 8001b72:	fba3 1302 	umull	r1, r3, r3, r2
 8001b76:	0adb      	lsrs	r3, r3, #11
 8001b78:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001b7c:	fb01 f303 	mul.w	r3, r1, r3
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	4a4f      	ldr	r2, [pc, #316]	; (8001cc0 <HAL_RTC_GetTime+0x1a4>)
 8001b84:	fba2 2303 	umull	r2, r3, r2, r3
 8001b88:	095b      	lsrs	r3, r3, #5
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	4a4a      	ldr	r2, [pc, #296]	; (8001cbc <HAL_RTC_GetTime+0x1a0>)
 8001b94:	fba2 1203 	umull	r1, r2, r2, r3
 8001b98:	0ad2      	lsrs	r2, r2, #11
 8001b9a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001b9e:	fb01 f202 	mul.w	r2, r1, r2
 8001ba2:	1a9a      	subs	r2, r3, r2
 8001ba4:	4b46      	ldr	r3, [pc, #280]	; (8001cc0 <HAL_RTC_GetTime+0x1a4>)
 8001ba6:	fba3 1302 	umull	r1, r3, r3, r2
 8001baa:	0959      	lsrs	r1, r3, #5
 8001bac:	460b      	mov	r3, r1
 8001bae:	011b      	lsls	r3, r3, #4
 8001bb0:	1a5b      	subs	r3, r3, r1
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	1ad1      	subs	r1, r2, r3
 8001bb6:	b2ca      	uxtb	r2, r1
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	2b17      	cmp	r3, #23
 8001bc0:	d955      	bls.n	8001c6e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	4a3f      	ldr	r2, [pc, #252]	; (8001cc4 <HAL_RTC_GetTime+0x1a8>)
 8001bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8001bce:	6939      	ldr	r1, [r7, #16]
 8001bd0:	4b3c      	ldr	r3, [pc, #240]	; (8001cc4 <HAL_RTC_GetTime+0x1a8>)
 8001bd2:	fba3 2301 	umull	r2, r3, r3, r1
 8001bd6:	091a      	lsrs	r2, r3, #4
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	1aca      	subs	r2, r1, r3
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001be8:	68f8      	ldr	r0, [r7, #12]
 8001bea:	f000 f9fd 	bl	8001fe8 <RTC_ReadAlarmCounter>
 8001bee:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf6:	d008      	beq.n	8001c0a <HAL_RTC_GetTime+0xee>
 8001bf8:	69fa      	ldr	r2, [r7, #28]
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d904      	bls.n	8001c0a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8001c00:	69fa      	ldr	r2, [r7, #28]
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	61fb      	str	r3, [r7, #28]
 8001c08:	e002      	b.n	8001c10 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	4a2d      	ldr	r2, [pc, #180]	; (8001cc8 <HAL_RTC_GetTime+0x1ac>)
 8001c14:	fb02 f303 	mul.w	r3, r2, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001c1e:	69b9      	ldr	r1, [r7, #24]
 8001c20:	68f8      	ldr	r0, [r7, #12]
 8001c22:	f000 f9ba 	bl	8001f9a <RTC_WriteTimeCounter>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e041      	b.n	8001cb4 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c36:	d00c      	beq.n	8001c52 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8001c38:	69fa      	ldr	r2, [r7, #28]
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001c40:	69f9      	ldr	r1, [r7, #28]
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f000 f9e9 	bl	800201a <RTC_WriteAlarmCounter>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00a      	beq.n	8001c64 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e030      	b.n	8001cb4 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001c52:	69f9      	ldr	r1, [r7, #28]
 8001c54:	68f8      	ldr	r0, [r7, #12]
 8001c56:	f000 f9e0 	bl	800201a <RTC_WriteAlarmCounter>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e027      	b.n	8001cb4 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8001c64:	6979      	ldr	r1, [r7, #20]
 8001c66:	68f8      	ldr	r0, [r7, #12]
 8001c68:	f000 fa88 	bl	800217c <RTC_DateUpdate>
 8001c6c:	e003      	b.n	8001c76 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d01a      	beq.n	8001cb2 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 fa41 	bl	8002108 <RTC_ByteToBcd2>
 8001c86:	4603      	mov	r3, r0
 8001c88:	461a      	mov	r2, r3
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	785b      	ldrb	r3, [r3, #1]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 fa38 	bl	8002108 <RTC_ByteToBcd2>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	789b      	ldrb	r3, [r3, #2]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 fa2f 	bl	8002108 <RTC_ByteToBcd2>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461a      	mov	r2, r3
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3720      	adds	r7, #32
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	91a2b3c5 	.word	0x91a2b3c5
 8001cc0:	88888889 	.word	0x88888889
 8001cc4:	aaaaaaab 	.word	0xaaaaaaab
 8001cc8:	00015180 	.word	0x00015180

08001ccc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b088      	sub	sp, #32
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61fb      	str	r3, [r7, #28]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61bb      	str	r3, [r7, #24]
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d002      	beq.n	8001cf0 <HAL_RTC_SetDate+0x24>
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e097      	b.n	8001e24 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	7c1b      	ldrb	r3, [r3, #16]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d101      	bne.n	8001d00 <HAL_RTC_SetDate+0x34>
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	e091      	b.n	8001e24 <HAL_RTC_SetDate+0x158>
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2201      	movs	r2, #1
 8001d04:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2202      	movs	r2, #2
 8001d0a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10c      	bne.n	8001d2c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	78da      	ldrb	r2, [r3, #3]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	785a      	ldrb	r2, [r3, #1]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	789a      	ldrb	r2, [r3, #2]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	739a      	strb	r2, [r3, #14]
 8001d2a:	e01a      	b.n	8001d62 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	78db      	ldrb	r3, [r3, #3]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f000 fa06 	bl	8002142 <RTC_Bcd2ToByte>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461a      	mov	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	785b      	ldrb	r3, [r3, #1]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 f9fd 	bl	8002142 <RTC_Bcd2ToByte>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	789b      	ldrb	r3, [r3, #2]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 f9f4 	bl	8002142 <RTC_Bcd2ToByte>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	7bdb      	ldrb	r3, [r3, #15]
 8001d66:	4618      	mov	r0, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	7b59      	ldrb	r1, [r3, #13]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	7b9b      	ldrb	r3, [r3, #14]
 8001d70:	461a      	mov	r2, r3
 8001d72:	f000 fadf 	bl	8002334 <RTC_WeekDayNum>
 8001d76:	4603      	mov	r3, r0
 8001d78:	461a      	mov	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	7b1a      	ldrb	r2, [r3, #12]
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f000 f8d7 	bl	8001f3a <RTC_ReadTimeCounter>
 8001d8c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	4a26      	ldr	r2, [pc, #152]	; (8001e2c <HAL_RTC_SetDate+0x160>)
 8001d92:	fba2 2303 	umull	r2, r3, r2, r3
 8001d96:	0adb      	lsrs	r3, r3, #11
 8001d98:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	2b18      	cmp	r3, #24
 8001d9e:	d93a      	bls.n	8001e16 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	4a23      	ldr	r2, [pc, #140]	; (8001e30 <HAL_RTC_SetDate+0x164>)
 8001da4:	fba2 2303 	umull	r2, r3, r2, r3
 8001da8:	091b      	lsrs	r3, r3, #4
 8001daa:	4a22      	ldr	r2, [pc, #136]	; (8001e34 <HAL_RTC_SetDate+0x168>)
 8001dac:	fb02 f303 	mul.w	r3, r2, r3
 8001db0:	69fa      	ldr	r2, [r7, #28]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001db6:	69f9      	ldr	r1, [r7, #28]
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f000 f8ee 	bl	8001f9a <RTC_WriteTimeCounter>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d007      	beq.n	8001dd4 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2204      	movs	r2, #4
 8001dc8:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e027      	b.n	8001e24 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f000 f907 	bl	8001fe8 <RTC_ReadAlarmCounter>
 8001dda:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de2:	d018      	beq.n	8001e16 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d214      	bcs.n	8001e16 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001df2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001df6:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001df8:	69b9      	ldr	r1, [r7, #24]
 8001dfa:	68f8      	ldr	r0, [r7, #12]
 8001dfc:	f000 f90d 	bl	800201a <RTC_WriteAlarmCounter>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d007      	beq.n	8001e16 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2204      	movs	r2, #4
 8001e0a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e006      	b.n	8001e24 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3720      	adds	r7, #32
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	91a2b3c5 	.word	0x91a2b3c5
 8001e30:	aaaaaaab 	.word	0xaaaaaaab
 8001e34:	00015180 	.word	0x00015180

08001e38 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8001e44:	f107 0314 	add.w	r3, r7, #20
 8001e48:	2100      	movs	r1, #0
 8001e4a:	460a      	mov	r2, r1
 8001e4c:	801a      	strh	r2, [r3, #0]
 8001e4e:	460a      	mov	r2, r1
 8001e50:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d002      	beq.n	8001e5e <HAL_RTC_GetDate+0x26>
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e03a      	b.n	8001ed8 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8001e62:	f107 0314 	add.w	r3, r7, #20
 8001e66:	2200      	movs	r2, #0
 8001e68:	4619      	mov	r1, r3
 8001e6a:	68f8      	ldr	r0, [r7, #12]
 8001e6c:	f7ff fe56 	bl	8001b1c <HAL_RTC_GetTime>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e02e      	b.n	8001ed8 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	7b1a      	ldrb	r2, [r3, #12]
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	7bda      	ldrb	r2, [r3, #15]
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	7b5a      	ldrb	r2, [r3, #13]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	7b9a      	ldrb	r2, [r3, #14]
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d01a      	beq.n	8001ed6 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	78db      	ldrb	r3, [r3, #3]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 f92f 	bl	8002108 <RTC_ByteToBcd2>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	461a      	mov	r2, r3
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	785b      	ldrb	r3, [r3, #1]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 f926 	bl	8002108 <RTC_ByteToBcd2>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	789b      	ldrb	r3, [r3, #2]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 f91d 	bl	8002108 <RTC_ByteToBcd2>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3718      	adds	r7, #24
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e01d      	b.n	8001f32 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 0208 	bic.w	r2, r2, #8
 8001f04:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8001f06:	f7fe fc87 	bl	8000818 <HAL_GetTick>
 8001f0a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001f0c:	e009      	b.n	8001f22 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001f0e:	f7fe fc83 	bl	8000818 <HAL_GetTick>
 8001f12:	4602      	mov	r2, r0
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f1c:	d901      	bls.n	8001f22 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e007      	b.n	8001f32 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 0308 	and.w	r3, r3, #8
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d0ee      	beq.n	8001f0e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b087      	sub	sp, #28
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8001f42:	2300      	movs	r3, #0
 8001f44:	827b      	strh	r3, [r7, #18]
 8001f46:	2300      	movs	r3, #0
 8001f48:	823b      	strh	r3, [r7, #16]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	69db      	ldr	r3, [r3, #28]
 8001f60:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8001f6a:	8a7a      	ldrh	r2, [r7, #18]
 8001f6c:	8a3b      	ldrh	r3, [r7, #16]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d008      	beq.n	8001f84 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8001f72:	8a3b      	ldrh	r3, [r7, #16]
 8001f74:	041a      	lsls	r2, r3, #16
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	69db      	ldr	r3, [r3, #28]
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	e004      	b.n	8001f8e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8001f84:	8a7b      	ldrh	r3, [r7, #18]
 8001f86:	041a      	lsls	r2, r3, #16
 8001f88:	89fb      	ldrh	r3, [r7, #14]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8001f8e:	697b      	ldr	r3, [r7, #20]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	371c      	adds	r7, #28
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr

08001f9a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b084      	sub	sp, #16
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f85d 	bl	8002068 <RTC_EnterInitMode>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d002      	beq.n	8001fba <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	73fb      	strb	r3, [r7, #15]
 8001fb8:	e011      	b.n	8001fde <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	0c12      	lsrs	r2, r2, #16
 8001fc2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	683a      	ldr	r2, [r7, #0]
 8001fca:	b292      	uxth	r2, r2
 8001fcc:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 f872 	bl	80020b8 <RTC_ExitInitMode>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3710      	adds	r7, #16
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	81fb      	strh	r3, [r7, #14]
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6a1b      	ldr	r3, [r3, #32]
 8001ffe:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002006:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8002008:	89fb      	ldrh	r3, [r7, #14]
 800200a:	041a      	lsls	r2, r3, #16
 800200c:	89bb      	ldrh	r3, [r7, #12]
 800200e:	4313      	orrs	r3, r2
}
 8002010:	4618      	mov	r0, r3
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b084      	sub	sp, #16
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f000 f81d 	bl	8002068 <RTC_EnterInitMode>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d002      	beq.n	800203a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	73fb      	strb	r3, [r7, #15]
 8002038:	e011      	b.n	800205e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	0c12      	lsrs	r2, r2, #16
 8002042:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	b292      	uxth	r2, r2
 800204c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f832 	bl	80020b8 <RTC_ExitInitMode>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800205e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002070:	2300      	movs	r3, #0
 8002072:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002074:	f7fe fbd0 	bl	8000818 <HAL_GetTick>
 8002078:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800207a:	e009      	b.n	8002090 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800207c:	f7fe fbcc 	bl	8000818 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800208a:	d901      	bls.n	8002090 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e00f      	b.n	80020b0 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f003 0320 	and.w	r3, r3, #32
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0ee      	beq.n	800207c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	685a      	ldr	r2, [r3, #4]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f042 0210 	orr.w	r2, r2, #16
 80020ac:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3710      	adds	r7, #16
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f022 0210 	bic.w	r2, r2, #16
 80020d2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80020d4:	f7fe fba0 	bl	8000818 <HAL_GetTick>
 80020d8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80020da:	e009      	b.n	80020f0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80020dc:	f7fe fb9c 	bl	8000818 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020ea:	d901      	bls.n	80020f0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e007      	b.n	8002100 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f003 0320 	and.w	r3, r3, #32
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0ee      	beq.n	80020dc <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8002116:	e005      	b.n	8002124 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3301      	adds	r3, #1
 800211c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	3b0a      	subs	r3, #10
 8002122:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	2b09      	cmp	r3, #9
 8002128:	d8f6      	bhi.n	8002118 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	b2db      	uxtb	r3, r3
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	b2da      	uxtb	r2, r3
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	4313      	orrs	r3, r2
 8002136:	b2db      	uxtb	r3, r3
}
 8002138:	4618      	mov	r0, r3
 800213a:	3714      	adds	r7, #20
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr

08002142 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002142:	b480      	push	{r7}
 8002144:	b085      	sub	sp, #20
 8002146:	af00      	add	r7, sp, #0
 8002148:	4603      	mov	r3, r0
 800214a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800214c:	2300      	movs	r3, #0
 800214e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	091b      	lsrs	r3, r3, #4
 8002154:	b2db      	uxtb	r3, r3
 8002156:	461a      	mov	r2, r3
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	b2da      	uxtb	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	4413      	add	r3, r2
 8002170:	b2db      	uxtb	r3, r3
}
 8002172:	4618      	mov	r0, r3
 8002174:	3714      	adds	r7, #20
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr

0800217c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002192:	2300      	movs	r3, #0
 8002194:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	7bdb      	ldrb	r3, [r3, #15]
 800219a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7b5b      	ldrb	r3, [r3, #13]
 80021a0:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	7b9b      	ldrb	r3, [r3, #14]
 80021a6:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80021a8:	2300      	movs	r3, #0
 80021aa:	60bb      	str	r3, [r7, #8]
 80021ac:	e06f      	b.n	800228e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d011      	beq.n	80021d8 <RTC_DateUpdate+0x5c>
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d00e      	beq.n	80021d8 <RTC_DateUpdate+0x5c>
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	2b05      	cmp	r3, #5
 80021be:	d00b      	beq.n	80021d8 <RTC_DateUpdate+0x5c>
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	2b07      	cmp	r3, #7
 80021c4:	d008      	beq.n	80021d8 <RTC_DateUpdate+0x5c>
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	2b08      	cmp	r3, #8
 80021ca:	d005      	beq.n	80021d8 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	2b0a      	cmp	r3, #10
 80021d0:	d002      	beq.n	80021d8 <RTC_DateUpdate+0x5c>
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	2b0c      	cmp	r3, #12
 80021d6:	d117      	bne.n	8002208 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2b1e      	cmp	r3, #30
 80021dc:	d803      	bhi.n	80021e6 <RTC_DateUpdate+0x6a>
      {
        day++;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	3301      	adds	r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80021e4:	e050      	b.n	8002288 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	2b0c      	cmp	r3, #12
 80021ea:	d005      	beq.n	80021f8 <RTC_DateUpdate+0x7c>
        {
          month++;
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	3301      	adds	r3, #1
 80021f0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80021f2:	2301      	movs	r3, #1
 80021f4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80021f6:	e047      	b.n	8002288 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80021f8:	2301      	movs	r3, #1
 80021fa:	613b      	str	r3, [r7, #16]
          day = 1U;
 80021fc:	2301      	movs	r3, #1
 80021fe:	60fb      	str	r3, [r7, #12]
          year++;
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	3301      	adds	r3, #1
 8002204:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8002206:	e03f      	b.n	8002288 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	2b04      	cmp	r3, #4
 800220c:	d008      	beq.n	8002220 <RTC_DateUpdate+0xa4>
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	2b06      	cmp	r3, #6
 8002212:	d005      	beq.n	8002220 <RTC_DateUpdate+0xa4>
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	2b09      	cmp	r3, #9
 8002218:	d002      	beq.n	8002220 <RTC_DateUpdate+0xa4>
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	2b0b      	cmp	r3, #11
 800221e:	d10c      	bne.n	800223a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2b1d      	cmp	r3, #29
 8002224:	d803      	bhi.n	800222e <RTC_DateUpdate+0xb2>
      {
        day++;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	3301      	adds	r3, #1
 800222a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800222c:	e02c      	b.n	8002288 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	3301      	adds	r3, #1
 8002232:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002234:	2301      	movs	r3, #1
 8002236:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002238:	e026      	b.n	8002288 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	2b02      	cmp	r3, #2
 800223e:	d123      	bne.n	8002288 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b1b      	cmp	r3, #27
 8002244:	d803      	bhi.n	800224e <RTC_DateUpdate+0xd2>
      {
        day++;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	3301      	adds	r3, #1
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	e01c      	b.n	8002288 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2b1c      	cmp	r3, #28
 8002252:	d111      	bne.n	8002278 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	b29b      	uxth	r3, r3
 8002258:	4618      	mov	r0, r3
 800225a:	f000 f839 	bl	80022d0 <RTC_IsLeapYear>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d003      	beq.n	800226c <RTC_DateUpdate+0xf0>
        {
          day++;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	3301      	adds	r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	e00d      	b.n	8002288 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	3301      	adds	r3, #1
 8002270:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002272:	2301      	movs	r3, #1
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	e007      	b.n	8002288 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2b1d      	cmp	r3, #29
 800227c:	d104      	bne.n	8002288 <RTC_DateUpdate+0x10c>
      {
        month++;
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	3301      	adds	r3, #1
 8002282:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002284:	2301      	movs	r3, #1
 8002286:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	3301      	adds	r3, #1
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	429a      	cmp	r2, r3
 8002294:	d38b      	bcc.n	80021ae <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	b2da      	uxtb	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	b2d2      	uxtb	r2, r2
 80022b6:	4619      	mov	r1, r3
 80022b8:	6978      	ldr	r0, [r7, #20]
 80022ba:	f000 f83b 	bl	8002334 <RTC_WeekDayNum>
 80022be:	4603      	mov	r3, r0
 80022c0:	461a      	mov	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	731a      	strb	r2, [r3, #12]
}
 80022c6:	bf00      	nop
 80022c8:	3718      	adds	r7, #24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80022da:	88fb      	ldrh	r3, [r7, #6]
 80022dc:	f003 0303 	and.w	r3, r3, #3
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80022e6:	2300      	movs	r3, #0
 80022e8:	e01d      	b.n	8002326 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	4a10      	ldr	r2, [pc, #64]	; (8002330 <RTC_IsLeapYear+0x60>)
 80022ee:	fba2 1203 	umull	r1, r2, r2, r3
 80022f2:	0952      	lsrs	r2, r2, #5
 80022f4:	2164      	movs	r1, #100	; 0x64
 80022f6:	fb01 f202 	mul.w	r2, r1, r2
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002302:	2301      	movs	r3, #1
 8002304:	e00f      	b.n	8002326 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002306:	88fb      	ldrh	r3, [r7, #6]
 8002308:	4a09      	ldr	r2, [pc, #36]	; (8002330 <RTC_IsLeapYear+0x60>)
 800230a:	fba2 1203 	umull	r1, r2, r2, r3
 800230e:	09d2      	lsrs	r2, r2, #7
 8002310:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002314:	fb01 f202 	mul.w	r2, r1, r2
 8002318:	1a9b      	subs	r3, r3, r2
 800231a:	b29b      	uxth	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002320:	2301      	movs	r3, #1
 8002322:	e000      	b.n	8002326 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002324:	2300      	movs	r3, #0
  }
}
 8002326:	4618      	mov	r0, r3
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr
 8002330:	51eb851f 	.word	0x51eb851f

08002334 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	70fb      	strb	r3, [r7, #3]
 8002340:	4613      	mov	r3, r2
 8002342:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	2300      	movs	r3, #0
 800234a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002352:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002354:	78fb      	ldrb	r3, [r7, #3]
 8002356:	2b02      	cmp	r3, #2
 8002358:	d82d      	bhi.n	80023b6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800235a:	78fa      	ldrb	r2, [r7, #3]
 800235c:	4613      	mov	r3, r2
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	4413      	add	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	1a9b      	subs	r3, r3, r2
 8002366:	4a2c      	ldr	r2, [pc, #176]	; (8002418 <RTC_WeekDayNum+0xe4>)
 8002368:	fba2 2303 	umull	r2, r3, r2, r3
 800236c:	085a      	lsrs	r2, r3, #1
 800236e:	78bb      	ldrb	r3, [r7, #2]
 8002370:	441a      	add	r2, r3
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	441a      	add	r2, r3
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	3b01      	subs	r3, #1
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	441a      	add	r2, r3
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	3b01      	subs	r3, #1
 8002382:	4926      	ldr	r1, [pc, #152]	; (800241c <RTC_WeekDayNum+0xe8>)
 8002384:	fba1 1303 	umull	r1, r3, r1, r3
 8002388:	095b      	lsrs	r3, r3, #5
 800238a:	1ad2      	subs	r2, r2, r3
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	3b01      	subs	r3, #1
 8002390:	4922      	ldr	r1, [pc, #136]	; (800241c <RTC_WeekDayNum+0xe8>)
 8002392:	fba1 1303 	umull	r1, r3, r1, r3
 8002396:	09db      	lsrs	r3, r3, #7
 8002398:	4413      	add	r3, r2
 800239a:	1d1a      	adds	r2, r3, #4
 800239c:	4b20      	ldr	r3, [pc, #128]	; (8002420 <RTC_WeekDayNum+0xec>)
 800239e:	fba3 1302 	umull	r1, r3, r3, r2
 80023a2:	1ad1      	subs	r1, r2, r3
 80023a4:	0849      	lsrs	r1, r1, #1
 80023a6:	440b      	add	r3, r1
 80023a8:	0899      	lsrs	r1, r3, #2
 80023aa:	460b      	mov	r3, r1
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	1a5b      	subs	r3, r3, r1
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	e029      	b.n	800240a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80023b6:	78fa      	ldrb	r2, [r7, #3]
 80023b8:	4613      	mov	r3, r2
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	4413      	add	r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	1a9b      	subs	r3, r3, r2
 80023c2:	4a15      	ldr	r2, [pc, #84]	; (8002418 <RTC_WeekDayNum+0xe4>)
 80023c4:	fba2 2303 	umull	r2, r3, r2, r3
 80023c8:	085a      	lsrs	r2, r3, #1
 80023ca:	78bb      	ldrb	r3, [r7, #2]
 80023cc:	441a      	add	r2, r3
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	441a      	add	r2, r3
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	089b      	lsrs	r3, r3, #2
 80023d6:	441a      	add	r2, r3
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	4910      	ldr	r1, [pc, #64]	; (800241c <RTC_WeekDayNum+0xe8>)
 80023dc:	fba1 1303 	umull	r1, r3, r1, r3
 80023e0:	095b      	lsrs	r3, r3, #5
 80023e2:	1ad2      	subs	r2, r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	490d      	ldr	r1, [pc, #52]	; (800241c <RTC_WeekDayNum+0xe8>)
 80023e8:	fba1 1303 	umull	r1, r3, r1, r3
 80023ec:	09db      	lsrs	r3, r3, #7
 80023ee:	4413      	add	r3, r2
 80023f0:	1c9a      	adds	r2, r3, #2
 80023f2:	4b0b      	ldr	r3, [pc, #44]	; (8002420 <RTC_WeekDayNum+0xec>)
 80023f4:	fba3 1302 	umull	r1, r3, r3, r2
 80023f8:	1ad1      	subs	r1, r2, r3
 80023fa:	0849      	lsrs	r1, r1, #1
 80023fc:	440b      	add	r3, r1
 80023fe:	0899      	lsrs	r1, r3, #2
 8002400:	460b      	mov	r3, r1
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	1a5b      	subs	r3, r3, r1
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	b2db      	uxtb	r3, r3
}
 800240e:	4618      	mov	r0, r3
 8002410:	3714      	adds	r7, #20
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr
 8002418:	38e38e39 	.word	0x38e38e39
 800241c:	51eb851f 	.word	0x51eb851f
 8002420:	24924925 	.word	0x24924925

08002424 <__errno>:
 8002424:	4b01      	ldr	r3, [pc, #4]	; (800242c <__errno+0x8>)
 8002426:	6818      	ldr	r0, [r3, #0]
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	2000000c 	.word	0x2000000c

08002430 <__libc_init_array>:
 8002430:	b570      	push	{r4, r5, r6, lr}
 8002432:	2600      	movs	r6, #0
 8002434:	4d0c      	ldr	r5, [pc, #48]	; (8002468 <__libc_init_array+0x38>)
 8002436:	4c0d      	ldr	r4, [pc, #52]	; (800246c <__libc_init_array+0x3c>)
 8002438:	1b64      	subs	r4, r4, r5
 800243a:	10a4      	asrs	r4, r4, #2
 800243c:	42a6      	cmp	r6, r4
 800243e:	d109      	bne.n	8002454 <__libc_init_array+0x24>
 8002440:	f000 fc9c 	bl	8002d7c <_init>
 8002444:	2600      	movs	r6, #0
 8002446:	4d0a      	ldr	r5, [pc, #40]	; (8002470 <__libc_init_array+0x40>)
 8002448:	4c0a      	ldr	r4, [pc, #40]	; (8002474 <__libc_init_array+0x44>)
 800244a:	1b64      	subs	r4, r4, r5
 800244c:	10a4      	asrs	r4, r4, #2
 800244e:	42a6      	cmp	r6, r4
 8002450:	d105      	bne.n	800245e <__libc_init_array+0x2e>
 8002452:	bd70      	pop	{r4, r5, r6, pc}
 8002454:	f855 3b04 	ldr.w	r3, [r5], #4
 8002458:	4798      	blx	r3
 800245a:	3601      	adds	r6, #1
 800245c:	e7ee      	b.n	800243c <__libc_init_array+0xc>
 800245e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002462:	4798      	blx	r3
 8002464:	3601      	adds	r6, #1
 8002466:	e7f2      	b.n	800244e <__libc_init_array+0x1e>
 8002468:	08002e10 	.word	0x08002e10
 800246c:	08002e10 	.word	0x08002e10
 8002470:	08002e10 	.word	0x08002e10
 8002474:	08002e14 	.word	0x08002e14

08002478 <memset>:
 8002478:	4603      	mov	r3, r0
 800247a:	4402      	add	r2, r0
 800247c:	4293      	cmp	r3, r2
 800247e:	d100      	bne.n	8002482 <memset+0xa>
 8002480:	4770      	bx	lr
 8002482:	f803 1b01 	strb.w	r1, [r3], #1
 8002486:	e7f9      	b.n	800247c <memset+0x4>

08002488 <siprintf>:
 8002488:	b40e      	push	{r1, r2, r3}
 800248a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800248e:	b500      	push	{lr}
 8002490:	b09c      	sub	sp, #112	; 0x70
 8002492:	ab1d      	add	r3, sp, #116	; 0x74
 8002494:	9002      	str	r0, [sp, #8]
 8002496:	9006      	str	r0, [sp, #24]
 8002498:	9107      	str	r1, [sp, #28]
 800249a:	9104      	str	r1, [sp, #16]
 800249c:	4808      	ldr	r0, [pc, #32]	; (80024c0 <siprintf+0x38>)
 800249e:	4909      	ldr	r1, [pc, #36]	; (80024c4 <siprintf+0x3c>)
 80024a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80024a4:	9105      	str	r1, [sp, #20]
 80024a6:	6800      	ldr	r0, [r0, #0]
 80024a8:	a902      	add	r1, sp, #8
 80024aa:	9301      	str	r3, [sp, #4]
 80024ac:	f000 f868 	bl	8002580 <_svfiprintf_r>
 80024b0:	2200      	movs	r2, #0
 80024b2:	9b02      	ldr	r3, [sp, #8]
 80024b4:	701a      	strb	r2, [r3, #0]
 80024b6:	b01c      	add	sp, #112	; 0x70
 80024b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80024bc:	b003      	add	sp, #12
 80024be:	4770      	bx	lr
 80024c0:	2000000c 	.word	0x2000000c
 80024c4:	ffff0208 	.word	0xffff0208

080024c8 <__ssputs_r>:
 80024c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024cc:	688e      	ldr	r6, [r1, #8]
 80024ce:	4682      	mov	sl, r0
 80024d0:	429e      	cmp	r6, r3
 80024d2:	460c      	mov	r4, r1
 80024d4:	4690      	mov	r8, r2
 80024d6:	461f      	mov	r7, r3
 80024d8:	d838      	bhi.n	800254c <__ssputs_r+0x84>
 80024da:	898a      	ldrh	r2, [r1, #12]
 80024dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80024e0:	d032      	beq.n	8002548 <__ssputs_r+0x80>
 80024e2:	6825      	ldr	r5, [r4, #0]
 80024e4:	6909      	ldr	r1, [r1, #16]
 80024e6:	3301      	adds	r3, #1
 80024e8:	eba5 0901 	sub.w	r9, r5, r1
 80024ec:	6965      	ldr	r5, [r4, #20]
 80024ee:	444b      	add	r3, r9
 80024f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80024f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80024f8:	106d      	asrs	r5, r5, #1
 80024fa:	429d      	cmp	r5, r3
 80024fc:	bf38      	it	cc
 80024fe:	461d      	movcc	r5, r3
 8002500:	0553      	lsls	r3, r2, #21
 8002502:	d531      	bpl.n	8002568 <__ssputs_r+0xa0>
 8002504:	4629      	mov	r1, r5
 8002506:	f000 fb6f 	bl	8002be8 <_malloc_r>
 800250a:	4606      	mov	r6, r0
 800250c:	b950      	cbnz	r0, 8002524 <__ssputs_r+0x5c>
 800250e:	230c      	movs	r3, #12
 8002510:	f04f 30ff 	mov.w	r0, #4294967295
 8002514:	f8ca 3000 	str.w	r3, [sl]
 8002518:	89a3      	ldrh	r3, [r4, #12]
 800251a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800251e:	81a3      	strh	r3, [r4, #12]
 8002520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002524:	464a      	mov	r2, r9
 8002526:	6921      	ldr	r1, [r4, #16]
 8002528:	f000 face 	bl	8002ac8 <memcpy>
 800252c:	89a3      	ldrh	r3, [r4, #12]
 800252e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002536:	81a3      	strh	r3, [r4, #12]
 8002538:	6126      	str	r6, [r4, #16]
 800253a:	444e      	add	r6, r9
 800253c:	6026      	str	r6, [r4, #0]
 800253e:	463e      	mov	r6, r7
 8002540:	6165      	str	r5, [r4, #20]
 8002542:	eba5 0509 	sub.w	r5, r5, r9
 8002546:	60a5      	str	r5, [r4, #8]
 8002548:	42be      	cmp	r6, r7
 800254a:	d900      	bls.n	800254e <__ssputs_r+0x86>
 800254c:	463e      	mov	r6, r7
 800254e:	4632      	mov	r2, r6
 8002550:	4641      	mov	r1, r8
 8002552:	6820      	ldr	r0, [r4, #0]
 8002554:	f000 fac6 	bl	8002ae4 <memmove>
 8002558:	68a3      	ldr	r3, [r4, #8]
 800255a:	2000      	movs	r0, #0
 800255c:	1b9b      	subs	r3, r3, r6
 800255e:	60a3      	str	r3, [r4, #8]
 8002560:	6823      	ldr	r3, [r4, #0]
 8002562:	4433      	add	r3, r6
 8002564:	6023      	str	r3, [r4, #0]
 8002566:	e7db      	b.n	8002520 <__ssputs_r+0x58>
 8002568:	462a      	mov	r2, r5
 800256a:	f000 fbb1 	bl	8002cd0 <_realloc_r>
 800256e:	4606      	mov	r6, r0
 8002570:	2800      	cmp	r0, #0
 8002572:	d1e1      	bne.n	8002538 <__ssputs_r+0x70>
 8002574:	4650      	mov	r0, sl
 8002576:	6921      	ldr	r1, [r4, #16]
 8002578:	f000 face 	bl	8002b18 <_free_r>
 800257c:	e7c7      	b.n	800250e <__ssputs_r+0x46>
	...

08002580 <_svfiprintf_r>:
 8002580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002584:	4698      	mov	r8, r3
 8002586:	898b      	ldrh	r3, [r1, #12]
 8002588:	4607      	mov	r7, r0
 800258a:	061b      	lsls	r3, r3, #24
 800258c:	460d      	mov	r5, r1
 800258e:	4614      	mov	r4, r2
 8002590:	b09d      	sub	sp, #116	; 0x74
 8002592:	d50e      	bpl.n	80025b2 <_svfiprintf_r+0x32>
 8002594:	690b      	ldr	r3, [r1, #16]
 8002596:	b963      	cbnz	r3, 80025b2 <_svfiprintf_r+0x32>
 8002598:	2140      	movs	r1, #64	; 0x40
 800259a:	f000 fb25 	bl	8002be8 <_malloc_r>
 800259e:	6028      	str	r0, [r5, #0]
 80025a0:	6128      	str	r0, [r5, #16]
 80025a2:	b920      	cbnz	r0, 80025ae <_svfiprintf_r+0x2e>
 80025a4:	230c      	movs	r3, #12
 80025a6:	603b      	str	r3, [r7, #0]
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	e0d1      	b.n	8002752 <_svfiprintf_r+0x1d2>
 80025ae:	2340      	movs	r3, #64	; 0x40
 80025b0:	616b      	str	r3, [r5, #20]
 80025b2:	2300      	movs	r3, #0
 80025b4:	9309      	str	r3, [sp, #36]	; 0x24
 80025b6:	2320      	movs	r3, #32
 80025b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80025bc:	2330      	movs	r3, #48	; 0x30
 80025be:	f04f 0901 	mov.w	r9, #1
 80025c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80025c6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800276c <_svfiprintf_r+0x1ec>
 80025ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80025ce:	4623      	mov	r3, r4
 80025d0:	469a      	mov	sl, r3
 80025d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80025d6:	b10a      	cbz	r2, 80025dc <_svfiprintf_r+0x5c>
 80025d8:	2a25      	cmp	r2, #37	; 0x25
 80025da:	d1f9      	bne.n	80025d0 <_svfiprintf_r+0x50>
 80025dc:	ebba 0b04 	subs.w	fp, sl, r4
 80025e0:	d00b      	beq.n	80025fa <_svfiprintf_r+0x7a>
 80025e2:	465b      	mov	r3, fp
 80025e4:	4622      	mov	r2, r4
 80025e6:	4629      	mov	r1, r5
 80025e8:	4638      	mov	r0, r7
 80025ea:	f7ff ff6d 	bl	80024c8 <__ssputs_r>
 80025ee:	3001      	adds	r0, #1
 80025f0:	f000 80aa 	beq.w	8002748 <_svfiprintf_r+0x1c8>
 80025f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80025f6:	445a      	add	r2, fp
 80025f8:	9209      	str	r2, [sp, #36]	; 0x24
 80025fa:	f89a 3000 	ldrb.w	r3, [sl]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 80a2 	beq.w	8002748 <_svfiprintf_r+0x1c8>
 8002604:	2300      	movs	r3, #0
 8002606:	f04f 32ff 	mov.w	r2, #4294967295
 800260a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800260e:	f10a 0a01 	add.w	sl, sl, #1
 8002612:	9304      	str	r3, [sp, #16]
 8002614:	9307      	str	r3, [sp, #28]
 8002616:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800261a:	931a      	str	r3, [sp, #104]	; 0x68
 800261c:	4654      	mov	r4, sl
 800261e:	2205      	movs	r2, #5
 8002620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002624:	4851      	ldr	r0, [pc, #324]	; (800276c <_svfiprintf_r+0x1ec>)
 8002626:	f000 fa41 	bl	8002aac <memchr>
 800262a:	9a04      	ldr	r2, [sp, #16]
 800262c:	b9d8      	cbnz	r0, 8002666 <_svfiprintf_r+0xe6>
 800262e:	06d0      	lsls	r0, r2, #27
 8002630:	bf44      	itt	mi
 8002632:	2320      	movmi	r3, #32
 8002634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002638:	0711      	lsls	r1, r2, #28
 800263a:	bf44      	itt	mi
 800263c:	232b      	movmi	r3, #43	; 0x2b
 800263e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002642:	f89a 3000 	ldrb.w	r3, [sl]
 8002646:	2b2a      	cmp	r3, #42	; 0x2a
 8002648:	d015      	beq.n	8002676 <_svfiprintf_r+0xf6>
 800264a:	4654      	mov	r4, sl
 800264c:	2000      	movs	r0, #0
 800264e:	f04f 0c0a 	mov.w	ip, #10
 8002652:	9a07      	ldr	r2, [sp, #28]
 8002654:	4621      	mov	r1, r4
 8002656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800265a:	3b30      	subs	r3, #48	; 0x30
 800265c:	2b09      	cmp	r3, #9
 800265e:	d94e      	bls.n	80026fe <_svfiprintf_r+0x17e>
 8002660:	b1b0      	cbz	r0, 8002690 <_svfiprintf_r+0x110>
 8002662:	9207      	str	r2, [sp, #28]
 8002664:	e014      	b.n	8002690 <_svfiprintf_r+0x110>
 8002666:	eba0 0308 	sub.w	r3, r0, r8
 800266a:	fa09 f303 	lsl.w	r3, r9, r3
 800266e:	4313      	orrs	r3, r2
 8002670:	46a2      	mov	sl, r4
 8002672:	9304      	str	r3, [sp, #16]
 8002674:	e7d2      	b.n	800261c <_svfiprintf_r+0x9c>
 8002676:	9b03      	ldr	r3, [sp, #12]
 8002678:	1d19      	adds	r1, r3, #4
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	9103      	str	r1, [sp, #12]
 800267e:	2b00      	cmp	r3, #0
 8002680:	bfbb      	ittet	lt
 8002682:	425b      	neglt	r3, r3
 8002684:	f042 0202 	orrlt.w	r2, r2, #2
 8002688:	9307      	strge	r3, [sp, #28]
 800268a:	9307      	strlt	r3, [sp, #28]
 800268c:	bfb8      	it	lt
 800268e:	9204      	strlt	r2, [sp, #16]
 8002690:	7823      	ldrb	r3, [r4, #0]
 8002692:	2b2e      	cmp	r3, #46	; 0x2e
 8002694:	d10c      	bne.n	80026b0 <_svfiprintf_r+0x130>
 8002696:	7863      	ldrb	r3, [r4, #1]
 8002698:	2b2a      	cmp	r3, #42	; 0x2a
 800269a:	d135      	bne.n	8002708 <_svfiprintf_r+0x188>
 800269c:	9b03      	ldr	r3, [sp, #12]
 800269e:	3402      	adds	r4, #2
 80026a0:	1d1a      	adds	r2, r3, #4
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	9203      	str	r2, [sp, #12]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	bfb8      	it	lt
 80026aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80026ae:	9305      	str	r3, [sp, #20]
 80026b0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002770 <_svfiprintf_r+0x1f0>
 80026b4:	2203      	movs	r2, #3
 80026b6:	4650      	mov	r0, sl
 80026b8:	7821      	ldrb	r1, [r4, #0]
 80026ba:	f000 f9f7 	bl	8002aac <memchr>
 80026be:	b140      	cbz	r0, 80026d2 <_svfiprintf_r+0x152>
 80026c0:	2340      	movs	r3, #64	; 0x40
 80026c2:	eba0 000a 	sub.w	r0, r0, sl
 80026c6:	fa03 f000 	lsl.w	r0, r3, r0
 80026ca:	9b04      	ldr	r3, [sp, #16]
 80026cc:	3401      	adds	r4, #1
 80026ce:	4303      	orrs	r3, r0
 80026d0:	9304      	str	r3, [sp, #16]
 80026d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026d6:	2206      	movs	r2, #6
 80026d8:	4826      	ldr	r0, [pc, #152]	; (8002774 <_svfiprintf_r+0x1f4>)
 80026da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80026de:	f000 f9e5 	bl	8002aac <memchr>
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d038      	beq.n	8002758 <_svfiprintf_r+0x1d8>
 80026e6:	4b24      	ldr	r3, [pc, #144]	; (8002778 <_svfiprintf_r+0x1f8>)
 80026e8:	bb1b      	cbnz	r3, 8002732 <_svfiprintf_r+0x1b2>
 80026ea:	9b03      	ldr	r3, [sp, #12]
 80026ec:	3307      	adds	r3, #7
 80026ee:	f023 0307 	bic.w	r3, r3, #7
 80026f2:	3308      	adds	r3, #8
 80026f4:	9303      	str	r3, [sp, #12]
 80026f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026f8:	4433      	add	r3, r6
 80026fa:	9309      	str	r3, [sp, #36]	; 0x24
 80026fc:	e767      	b.n	80025ce <_svfiprintf_r+0x4e>
 80026fe:	460c      	mov	r4, r1
 8002700:	2001      	movs	r0, #1
 8002702:	fb0c 3202 	mla	r2, ip, r2, r3
 8002706:	e7a5      	b.n	8002654 <_svfiprintf_r+0xd4>
 8002708:	2300      	movs	r3, #0
 800270a:	f04f 0c0a 	mov.w	ip, #10
 800270e:	4619      	mov	r1, r3
 8002710:	3401      	adds	r4, #1
 8002712:	9305      	str	r3, [sp, #20]
 8002714:	4620      	mov	r0, r4
 8002716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800271a:	3a30      	subs	r2, #48	; 0x30
 800271c:	2a09      	cmp	r2, #9
 800271e:	d903      	bls.n	8002728 <_svfiprintf_r+0x1a8>
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0c5      	beq.n	80026b0 <_svfiprintf_r+0x130>
 8002724:	9105      	str	r1, [sp, #20]
 8002726:	e7c3      	b.n	80026b0 <_svfiprintf_r+0x130>
 8002728:	4604      	mov	r4, r0
 800272a:	2301      	movs	r3, #1
 800272c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002730:	e7f0      	b.n	8002714 <_svfiprintf_r+0x194>
 8002732:	ab03      	add	r3, sp, #12
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	462a      	mov	r2, r5
 8002738:	4638      	mov	r0, r7
 800273a:	4b10      	ldr	r3, [pc, #64]	; (800277c <_svfiprintf_r+0x1fc>)
 800273c:	a904      	add	r1, sp, #16
 800273e:	f3af 8000 	nop.w
 8002742:	1c42      	adds	r2, r0, #1
 8002744:	4606      	mov	r6, r0
 8002746:	d1d6      	bne.n	80026f6 <_svfiprintf_r+0x176>
 8002748:	89ab      	ldrh	r3, [r5, #12]
 800274a:	065b      	lsls	r3, r3, #25
 800274c:	f53f af2c 	bmi.w	80025a8 <_svfiprintf_r+0x28>
 8002750:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002752:	b01d      	add	sp, #116	; 0x74
 8002754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002758:	ab03      	add	r3, sp, #12
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	462a      	mov	r2, r5
 800275e:	4638      	mov	r0, r7
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <_svfiprintf_r+0x1fc>)
 8002762:	a904      	add	r1, sp, #16
 8002764:	f000 f87c 	bl	8002860 <_printf_i>
 8002768:	e7eb      	b.n	8002742 <_svfiprintf_r+0x1c2>
 800276a:	bf00      	nop
 800276c:	08002ddc 	.word	0x08002ddc
 8002770:	08002de2 	.word	0x08002de2
 8002774:	08002de6 	.word	0x08002de6
 8002778:	00000000 	.word	0x00000000
 800277c:	080024c9 	.word	0x080024c9

08002780 <_printf_common>:
 8002780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002784:	4616      	mov	r6, r2
 8002786:	4699      	mov	r9, r3
 8002788:	688a      	ldr	r2, [r1, #8]
 800278a:	690b      	ldr	r3, [r1, #16]
 800278c:	4607      	mov	r7, r0
 800278e:	4293      	cmp	r3, r2
 8002790:	bfb8      	it	lt
 8002792:	4613      	movlt	r3, r2
 8002794:	6033      	str	r3, [r6, #0]
 8002796:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800279a:	460c      	mov	r4, r1
 800279c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80027a0:	b10a      	cbz	r2, 80027a6 <_printf_common+0x26>
 80027a2:	3301      	adds	r3, #1
 80027a4:	6033      	str	r3, [r6, #0]
 80027a6:	6823      	ldr	r3, [r4, #0]
 80027a8:	0699      	lsls	r1, r3, #26
 80027aa:	bf42      	ittt	mi
 80027ac:	6833      	ldrmi	r3, [r6, #0]
 80027ae:	3302      	addmi	r3, #2
 80027b0:	6033      	strmi	r3, [r6, #0]
 80027b2:	6825      	ldr	r5, [r4, #0]
 80027b4:	f015 0506 	ands.w	r5, r5, #6
 80027b8:	d106      	bne.n	80027c8 <_printf_common+0x48>
 80027ba:	f104 0a19 	add.w	sl, r4, #25
 80027be:	68e3      	ldr	r3, [r4, #12]
 80027c0:	6832      	ldr	r2, [r6, #0]
 80027c2:	1a9b      	subs	r3, r3, r2
 80027c4:	42ab      	cmp	r3, r5
 80027c6:	dc28      	bgt.n	800281a <_printf_common+0x9a>
 80027c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80027cc:	1e13      	subs	r3, r2, #0
 80027ce:	6822      	ldr	r2, [r4, #0]
 80027d0:	bf18      	it	ne
 80027d2:	2301      	movne	r3, #1
 80027d4:	0692      	lsls	r2, r2, #26
 80027d6:	d42d      	bmi.n	8002834 <_printf_common+0xb4>
 80027d8:	4649      	mov	r1, r9
 80027da:	4638      	mov	r0, r7
 80027dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80027e0:	47c0      	blx	r8
 80027e2:	3001      	adds	r0, #1
 80027e4:	d020      	beq.n	8002828 <_printf_common+0xa8>
 80027e6:	6823      	ldr	r3, [r4, #0]
 80027e8:	68e5      	ldr	r5, [r4, #12]
 80027ea:	f003 0306 	and.w	r3, r3, #6
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	bf18      	it	ne
 80027f2:	2500      	movne	r5, #0
 80027f4:	6832      	ldr	r2, [r6, #0]
 80027f6:	f04f 0600 	mov.w	r6, #0
 80027fa:	68a3      	ldr	r3, [r4, #8]
 80027fc:	bf08      	it	eq
 80027fe:	1aad      	subeq	r5, r5, r2
 8002800:	6922      	ldr	r2, [r4, #16]
 8002802:	bf08      	it	eq
 8002804:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002808:	4293      	cmp	r3, r2
 800280a:	bfc4      	itt	gt
 800280c:	1a9b      	subgt	r3, r3, r2
 800280e:	18ed      	addgt	r5, r5, r3
 8002810:	341a      	adds	r4, #26
 8002812:	42b5      	cmp	r5, r6
 8002814:	d11a      	bne.n	800284c <_printf_common+0xcc>
 8002816:	2000      	movs	r0, #0
 8002818:	e008      	b.n	800282c <_printf_common+0xac>
 800281a:	2301      	movs	r3, #1
 800281c:	4652      	mov	r2, sl
 800281e:	4649      	mov	r1, r9
 8002820:	4638      	mov	r0, r7
 8002822:	47c0      	blx	r8
 8002824:	3001      	adds	r0, #1
 8002826:	d103      	bne.n	8002830 <_printf_common+0xb0>
 8002828:	f04f 30ff 	mov.w	r0, #4294967295
 800282c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002830:	3501      	adds	r5, #1
 8002832:	e7c4      	b.n	80027be <_printf_common+0x3e>
 8002834:	2030      	movs	r0, #48	; 0x30
 8002836:	18e1      	adds	r1, r4, r3
 8002838:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800283c:	1c5a      	adds	r2, r3, #1
 800283e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002842:	4422      	add	r2, r4
 8002844:	3302      	adds	r3, #2
 8002846:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800284a:	e7c5      	b.n	80027d8 <_printf_common+0x58>
 800284c:	2301      	movs	r3, #1
 800284e:	4622      	mov	r2, r4
 8002850:	4649      	mov	r1, r9
 8002852:	4638      	mov	r0, r7
 8002854:	47c0      	blx	r8
 8002856:	3001      	adds	r0, #1
 8002858:	d0e6      	beq.n	8002828 <_printf_common+0xa8>
 800285a:	3601      	adds	r6, #1
 800285c:	e7d9      	b.n	8002812 <_printf_common+0x92>
	...

08002860 <_printf_i>:
 8002860:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002864:	7e0f      	ldrb	r7, [r1, #24]
 8002866:	4691      	mov	r9, r2
 8002868:	2f78      	cmp	r7, #120	; 0x78
 800286a:	4680      	mov	r8, r0
 800286c:	460c      	mov	r4, r1
 800286e:	469a      	mov	sl, r3
 8002870:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002872:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002876:	d807      	bhi.n	8002888 <_printf_i+0x28>
 8002878:	2f62      	cmp	r7, #98	; 0x62
 800287a:	d80a      	bhi.n	8002892 <_printf_i+0x32>
 800287c:	2f00      	cmp	r7, #0
 800287e:	f000 80d9 	beq.w	8002a34 <_printf_i+0x1d4>
 8002882:	2f58      	cmp	r7, #88	; 0x58
 8002884:	f000 80a4 	beq.w	80029d0 <_printf_i+0x170>
 8002888:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800288c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002890:	e03a      	b.n	8002908 <_printf_i+0xa8>
 8002892:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002896:	2b15      	cmp	r3, #21
 8002898:	d8f6      	bhi.n	8002888 <_printf_i+0x28>
 800289a:	a101      	add	r1, pc, #4	; (adr r1, 80028a0 <_printf_i+0x40>)
 800289c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80028a0:	080028f9 	.word	0x080028f9
 80028a4:	0800290d 	.word	0x0800290d
 80028a8:	08002889 	.word	0x08002889
 80028ac:	08002889 	.word	0x08002889
 80028b0:	08002889 	.word	0x08002889
 80028b4:	08002889 	.word	0x08002889
 80028b8:	0800290d 	.word	0x0800290d
 80028bc:	08002889 	.word	0x08002889
 80028c0:	08002889 	.word	0x08002889
 80028c4:	08002889 	.word	0x08002889
 80028c8:	08002889 	.word	0x08002889
 80028cc:	08002a1b 	.word	0x08002a1b
 80028d0:	0800293d 	.word	0x0800293d
 80028d4:	080029fd 	.word	0x080029fd
 80028d8:	08002889 	.word	0x08002889
 80028dc:	08002889 	.word	0x08002889
 80028e0:	08002a3d 	.word	0x08002a3d
 80028e4:	08002889 	.word	0x08002889
 80028e8:	0800293d 	.word	0x0800293d
 80028ec:	08002889 	.word	0x08002889
 80028f0:	08002889 	.word	0x08002889
 80028f4:	08002a05 	.word	0x08002a05
 80028f8:	682b      	ldr	r3, [r5, #0]
 80028fa:	1d1a      	adds	r2, r3, #4
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	602a      	str	r2, [r5, #0]
 8002900:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002904:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002908:	2301      	movs	r3, #1
 800290a:	e0a4      	b.n	8002a56 <_printf_i+0x1f6>
 800290c:	6820      	ldr	r0, [r4, #0]
 800290e:	6829      	ldr	r1, [r5, #0]
 8002910:	0606      	lsls	r6, r0, #24
 8002912:	f101 0304 	add.w	r3, r1, #4
 8002916:	d50a      	bpl.n	800292e <_printf_i+0xce>
 8002918:	680e      	ldr	r6, [r1, #0]
 800291a:	602b      	str	r3, [r5, #0]
 800291c:	2e00      	cmp	r6, #0
 800291e:	da03      	bge.n	8002928 <_printf_i+0xc8>
 8002920:	232d      	movs	r3, #45	; 0x2d
 8002922:	4276      	negs	r6, r6
 8002924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002928:	230a      	movs	r3, #10
 800292a:	485e      	ldr	r0, [pc, #376]	; (8002aa4 <_printf_i+0x244>)
 800292c:	e019      	b.n	8002962 <_printf_i+0x102>
 800292e:	680e      	ldr	r6, [r1, #0]
 8002930:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002934:	602b      	str	r3, [r5, #0]
 8002936:	bf18      	it	ne
 8002938:	b236      	sxthne	r6, r6
 800293a:	e7ef      	b.n	800291c <_printf_i+0xbc>
 800293c:	682b      	ldr	r3, [r5, #0]
 800293e:	6820      	ldr	r0, [r4, #0]
 8002940:	1d19      	adds	r1, r3, #4
 8002942:	6029      	str	r1, [r5, #0]
 8002944:	0601      	lsls	r1, r0, #24
 8002946:	d501      	bpl.n	800294c <_printf_i+0xec>
 8002948:	681e      	ldr	r6, [r3, #0]
 800294a:	e002      	b.n	8002952 <_printf_i+0xf2>
 800294c:	0646      	lsls	r6, r0, #25
 800294e:	d5fb      	bpl.n	8002948 <_printf_i+0xe8>
 8002950:	881e      	ldrh	r6, [r3, #0]
 8002952:	2f6f      	cmp	r7, #111	; 0x6f
 8002954:	bf0c      	ite	eq
 8002956:	2308      	moveq	r3, #8
 8002958:	230a      	movne	r3, #10
 800295a:	4852      	ldr	r0, [pc, #328]	; (8002aa4 <_printf_i+0x244>)
 800295c:	2100      	movs	r1, #0
 800295e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002962:	6865      	ldr	r5, [r4, #4]
 8002964:	2d00      	cmp	r5, #0
 8002966:	bfa8      	it	ge
 8002968:	6821      	ldrge	r1, [r4, #0]
 800296a:	60a5      	str	r5, [r4, #8]
 800296c:	bfa4      	itt	ge
 800296e:	f021 0104 	bicge.w	r1, r1, #4
 8002972:	6021      	strge	r1, [r4, #0]
 8002974:	b90e      	cbnz	r6, 800297a <_printf_i+0x11a>
 8002976:	2d00      	cmp	r5, #0
 8002978:	d04d      	beq.n	8002a16 <_printf_i+0x1b6>
 800297a:	4615      	mov	r5, r2
 800297c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002980:	fb03 6711 	mls	r7, r3, r1, r6
 8002984:	5dc7      	ldrb	r7, [r0, r7]
 8002986:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800298a:	4637      	mov	r7, r6
 800298c:	42bb      	cmp	r3, r7
 800298e:	460e      	mov	r6, r1
 8002990:	d9f4      	bls.n	800297c <_printf_i+0x11c>
 8002992:	2b08      	cmp	r3, #8
 8002994:	d10b      	bne.n	80029ae <_printf_i+0x14e>
 8002996:	6823      	ldr	r3, [r4, #0]
 8002998:	07de      	lsls	r6, r3, #31
 800299a:	d508      	bpl.n	80029ae <_printf_i+0x14e>
 800299c:	6923      	ldr	r3, [r4, #16]
 800299e:	6861      	ldr	r1, [r4, #4]
 80029a0:	4299      	cmp	r1, r3
 80029a2:	bfde      	ittt	le
 80029a4:	2330      	movle	r3, #48	; 0x30
 80029a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80029aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80029ae:	1b52      	subs	r2, r2, r5
 80029b0:	6122      	str	r2, [r4, #16]
 80029b2:	464b      	mov	r3, r9
 80029b4:	4621      	mov	r1, r4
 80029b6:	4640      	mov	r0, r8
 80029b8:	f8cd a000 	str.w	sl, [sp]
 80029bc:	aa03      	add	r2, sp, #12
 80029be:	f7ff fedf 	bl	8002780 <_printf_common>
 80029c2:	3001      	adds	r0, #1
 80029c4:	d14c      	bne.n	8002a60 <_printf_i+0x200>
 80029c6:	f04f 30ff 	mov.w	r0, #4294967295
 80029ca:	b004      	add	sp, #16
 80029cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029d0:	4834      	ldr	r0, [pc, #208]	; (8002aa4 <_printf_i+0x244>)
 80029d2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80029d6:	6829      	ldr	r1, [r5, #0]
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	f851 6b04 	ldr.w	r6, [r1], #4
 80029de:	6029      	str	r1, [r5, #0]
 80029e0:	061d      	lsls	r5, r3, #24
 80029e2:	d514      	bpl.n	8002a0e <_printf_i+0x1ae>
 80029e4:	07df      	lsls	r7, r3, #31
 80029e6:	bf44      	itt	mi
 80029e8:	f043 0320 	orrmi.w	r3, r3, #32
 80029ec:	6023      	strmi	r3, [r4, #0]
 80029ee:	b91e      	cbnz	r6, 80029f8 <_printf_i+0x198>
 80029f0:	6823      	ldr	r3, [r4, #0]
 80029f2:	f023 0320 	bic.w	r3, r3, #32
 80029f6:	6023      	str	r3, [r4, #0]
 80029f8:	2310      	movs	r3, #16
 80029fa:	e7af      	b.n	800295c <_printf_i+0xfc>
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	f043 0320 	orr.w	r3, r3, #32
 8002a02:	6023      	str	r3, [r4, #0]
 8002a04:	2378      	movs	r3, #120	; 0x78
 8002a06:	4828      	ldr	r0, [pc, #160]	; (8002aa8 <_printf_i+0x248>)
 8002a08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002a0c:	e7e3      	b.n	80029d6 <_printf_i+0x176>
 8002a0e:	0659      	lsls	r1, r3, #25
 8002a10:	bf48      	it	mi
 8002a12:	b2b6      	uxthmi	r6, r6
 8002a14:	e7e6      	b.n	80029e4 <_printf_i+0x184>
 8002a16:	4615      	mov	r5, r2
 8002a18:	e7bb      	b.n	8002992 <_printf_i+0x132>
 8002a1a:	682b      	ldr	r3, [r5, #0]
 8002a1c:	6826      	ldr	r6, [r4, #0]
 8002a1e:	1d18      	adds	r0, r3, #4
 8002a20:	6961      	ldr	r1, [r4, #20]
 8002a22:	6028      	str	r0, [r5, #0]
 8002a24:	0635      	lsls	r5, r6, #24
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	d501      	bpl.n	8002a2e <_printf_i+0x1ce>
 8002a2a:	6019      	str	r1, [r3, #0]
 8002a2c:	e002      	b.n	8002a34 <_printf_i+0x1d4>
 8002a2e:	0670      	lsls	r0, r6, #25
 8002a30:	d5fb      	bpl.n	8002a2a <_printf_i+0x1ca>
 8002a32:	8019      	strh	r1, [r3, #0]
 8002a34:	2300      	movs	r3, #0
 8002a36:	4615      	mov	r5, r2
 8002a38:	6123      	str	r3, [r4, #16]
 8002a3a:	e7ba      	b.n	80029b2 <_printf_i+0x152>
 8002a3c:	682b      	ldr	r3, [r5, #0]
 8002a3e:	2100      	movs	r1, #0
 8002a40:	1d1a      	adds	r2, r3, #4
 8002a42:	602a      	str	r2, [r5, #0]
 8002a44:	681d      	ldr	r5, [r3, #0]
 8002a46:	6862      	ldr	r2, [r4, #4]
 8002a48:	4628      	mov	r0, r5
 8002a4a:	f000 f82f 	bl	8002aac <memchr>
 8002a4e:	b108      	cbz	r0, 8002a54 <_printf_i+0x1f4>
 8002a50:	1b40      	subs	r0, r0, r5
 8002a52:	6060      	str	r0, [r4, #4]
 8002a54:	6863      	ldr	r3, [r4, #4]
 8002a56:	6123      	str	r3, [r4, #16]
 8002a58:	2300      	movs	r3, #0
 8002a5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a5e:	e7a8      	b.n	80029b2 <_printf_i+0x152>
 8002a60:	462a      	mov	r2, r5
 8002a62:	4649      	mov	r1, r9
 8002a64:	4640      	mov	r0, r8
 8002a66:	6923      	ldr	r3, [r4, #16]
 8002a68:	47d0      	blx	sl
 8002a6a:	3001      	adds	r0, #1
 8002a6c:	d0ab      	beq.n	80029c6 <_printf_i+0x166>
 8002a6e:	6823      	ldr	r3, [r4, #0]
 8002a70:	079b      	lsls	r3, r3, #30
 8002a72:	d413      	bmi.n	8002a9c <_printf_i+0x23c>
 8002a74:	68e0      	ldr	r0, [r4, #12]
 8002a76:	9b03      	ldr	r3, [sp, #12]
 8002a78:	4298      	cmp	r0, r3
 8002a7a:	bfb8      	it	lt
 8002a7c:	4618      	movlt	r0, r3
 8002a7e:	e7a4      	b.n	80029ca <_printf_i+0x16a>
 8002a80:	2301      	movs	r3, #1
 8002a82:	4632      	mov	r2, r6
 8002a84:	4649      	mov	r1, r9
 8002a86:	4640      	mov	r0, r8
 8002a88:	47d0      	blx	sl
 8002a8a:	3001      	adds	r0, #1
 8002a8c:	d09b      	beq.n	80029c6 <_printf_i+0x166>
 8002a8e:	3501      	adds	r5, #1
 8002a90:	68e3      	ldr	r3, [r4, #12]
 8002a92:	9903      	ldr	r1, [sp, #12]
 8002a94:	1a5b      	subs	r3, r3, r1
 8002a96:	42ab      	cmp	r3, r5
 8002a98:	dcf2      	bgt.n	8002a80 <_printf_i+0x220>
 8002a9a:	e7eb      	b.n	8002a74 <_printf_i+0x214>
 8002a9c:	2500      	movs	r5, #0
 8002a9e:	f104 0619 	add.w	r6, r4, #25
 8002aa2:	e7f5      	b.n	8002a90 <_printf_i+0x230>
 8002aa4:	08002ded 	.word	0x08002ded
 8002aa8:	08002dfe 	.word	0x08002dfe

08002aac <memchr>:
 8002aac:	4603      	mov	r3, r0
 8002aae:	b510      	push	{r4, lr}
 8002ab0:	b2c9      	uxtb	r1, r1
 8002ab2:	4402      	add	r2, r0
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	d101      	bne.n	8002abe <memchr+0x12>
 8002aba:	2000      	movs	r0, #0
 8002abc:	e003      	b.n	8002ac6 <memchr+0x1a>
 8002abe:	7804      	ldrb	r4, [r0, #0]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	428c      	cmp	r4, r1
 8002ac4:	d1f6      	bne.n	8002ab4 <memchr+0x8>
 8002ac6:	bd10      	pop	{r4, pc}

08002ac8 <memcpy>:
 8002ac8:	440a      	add	r2, r1
 8002aca:	4291      	cmp	r1, r2
 8002acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ad0:	d100      	bne.n	8002ad4 <memcpy+0xc>
 8002ad2:	4770      	bx	lr
 8002ad4:	b510      	push	{r4, lr}
 8002ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ada:	4291      	cmp	r1, r2
 8002adc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ae0:	d1f9      	bne.n	8002ad6 <memcpy+0xe>
 8002ae2:	bd10      	pop	{r4, pc}

08002ae4 <memmove>:
 8002ae4:	4288      	cmp	r0, r1
 8002ae6:	b510      	push	{r4, lr}
 8002ae8:	eb01 0402 	add.w	r4, r1, r2
 8002aec:	d902      	bls.n	8002af4 <memmove+0x10>
 8002aee:	4284      	cmp	r4, r0
 8002af0:	4623      	mov	r3, r4
 8002af2:	d807      	bhi.n	8002b04 <memmove+0x20>
 8002af4:	1e43      	subs	r3, r0, #1
 8002af6:	42a1      	cmp	r1, r4
 8002af8:	d008      	beq.n	8002b0c <memmove+0x28>
 8002afa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002afe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002b02:	e7f8      	b.n	8002af6 <memmove+0x12>
 8002b04:	4601      	mov	r1, r0
 8002b06:	4402      	add	r2, r0
 8002b08:	428a      	cmp	r2, r1
 8002b0a:	d100      	bne.n	8002b0e <memmove+0x2a>
 8002b0c:	bd10      	pop	{r4, pc}
 8002b0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002b16:	e7f7      	b.n	8002b08 <memmove+0x24>

08002b18 <_free_r>:
 8002b18:	b538      	push	{r3, r4, r5, lr}
 8002b1a:	4605      	mov	r5, r0
 8002b1c:	2900      	cmp	r1, #0
 8002b1e:	d040      	beq.n	8002ba2 <_free_r+0x8a>
 8002b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b24:	1f0c      	subs	r4, r1, #4
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	bfb8      	it	lt
 8002b2a:	18e4      	addlt	r4, r4, r3
 8002b2c:	f000 f910 	bl	8002d50 <__malloc_lock>
 8002b30:	4a1c      	ldr	r2, [pc, #112]	; (8002ba4 <_free_r+0x8c>)
 8002b32:	6813      	ldr	r3, [r2, #0]
 8002b34:	b933      	cbnz	r3, 8002b44 <_free_r+0x2c>
 8002b36:	6063      	str	r3, [r4, #4]
 8002b38:	6014      	str	r4, [r2, #0]
 8002b3a:	4628      	mov	r0, r5
 8002b3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b40:	f000 b90c 	b.w	8002d5c <__malloc_unlock>
 8002b44:	42a3      	cmp	r3, r4
 8002b46:	d908      	bls.n	8002b5a <_free_r+0x42>
 8002b48:	6820      	ldr	r0, [r4, #0]
 8002b4a:	1821      	adds	r1, r4, r0
 8002b4c:	428b      	cmp	r3, r1
 8002b4e:	bf01      	itttt	eq
 8002b50:	6819      	ldreq	r1, [r3, #0]
 8002b52:	685b      	ldreq	r3, [r3, #4]
 8002b54:	1809      	addeq	r1, r1, r0
 8002b56:	6021      	streq	r1, [r4, #0]
 8002b58:	e7ed      	b.n	8002b36 <_free_r+0x1e>
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	b10b      	cbz	r3, 8002b64 <_free_r+0x4c>
 8002b60:	42a3      	cmp	r3, r4
 8002b62:	d9fa      	bls.n	8002b5a <_free_r+0x42>
 8002b64:	6811      	ldr	r1, [r2, #0]
 8002b66:	1850      	adds	r0, r2, r1
 8002b68:	42a0      	cmp	r0, r4
 8002b6a:	d10b      	bne.n	8002b84 <_free_r+0x6c>
 8002b6c:	6820      	ldr	r0, [r4, #0]
 8002b6e:	4401      	add	r1, r0
 8002b70:	1850      	adds	r0, r2, r1
 8002b72:	4283      	cmp	r3, r0
 8002b74:	6011      	str	r1, [r2, #0]
 8002b76:	d1e0      	bne.n	8002b3a <_free_r+0x22>
 8002b78:	6818      	ldr	r0, [r3, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	4401      	add	r1, r0
 8002b7e:	6011      	str	r1, [r2, #0]
 8002b80:	6053      	str	r3, [r2, #4]
 8002b82:	e7da      	b.n	8002b3a <_free_r+0x22>
 8002b84:	d902      	bls.n	8002b8c <_free_r+0x74>
 8002b86:	230c      	movs	r3, #12
 8002b88:	602b      	str	r3, [r5, #0]
 8002b8a:	e7d6      	b.n	8002b3a <_free_r+0x22>
 8002b8c:	6820      	ldr	r0, [r4, #0]
 8002b8e:	1821      	adds	r1, r4, r0
 8002b90:	428b      	cmp	r3, r1
 8002b92:	bf01      	itttt	eq
 8002b94:	6819      	ldreq	r1, [r3, #0]
 8002b96:	685b      	ldreq	r3, [r3, #4]
 8002b98:	1809      	addeq	r1, r1, r0
 8002b9a:	6021      	streq	r1, [r4, #0]
 8002b9c:	6063      	str	r3, [r4, #4]
 8002b9e:	6054      	str	r4, [r2, #4]
 8002ba0:	e7cb      	b.n	8002b3a <_free_r+0x22>
 8002ba2:	bd38      	pop	{r3, r4, r5, pc}
 8002ba4:	200000e0 	.word	0x200000e0

08002ba8 <sbrk_aligned>:
 8002ba8:	b570      	push	{r4, r5, r6, lr}
 8002baa:	4e0e      	ldr	r6, [pc, #56]	; (8002be4 <sbrk_aligned+0x3c>)
 8002bac:	460c      	mov	r4, r1
 8002bae:	6831      	ldr	r1, [r6, #0]
 8002bb0:	4605      	mov	r5, r0
 8002bb2:	b911      	cbnz	r1, 8002bba <sbrk_aligned+0x12>
 8002bb4:	f000 f8bc 	bl	8002d30 <_sbrk_r>
 8002bb8:	6030      	str	r0, [r6, #0]
 8002bba:	4621      	mov	r1, r4
 8002bbc:	4628      	mov	r0, r5
 8002bbe:	f000 f8b7 	bl	8002d30 <_sbrk_r>
 8002bc2:	1c43      	adds	r3, r0, #1
 8002bc4:	d00a      	beq.n	8002bdc <sbrk_aligned+0x34>
 8002bc6:	1cc4      	adds	r4, r0, #3
 8002bc8:	f024 0403 	bic.w	r4, r4, #3
 8002bcc:	42a0      	cmp	r0, r4
 8002bce:	d007      	beq.n	8002be0 <sbrk_aligned+0x38>
 8002bd0:	1a21      	subs	r1, r4, r0
 8002bd2:	4628      	mov	r0, r5
 8002bd4:	f000 f8ac 	bl	8002d30 <_sbrk_r>
 8002bd8:	3001      	adds	r0, #1
 8002bda:	d101      	bne.n	8002be0 <sbrk_aligned+0x38>
 8002bdc:	f04f 34ff 	mov.w	r4, #4294967295
 8002be0:	4620      	mov	r0, r4
 8002be2:	bd70      	pop	{r4, r5, r6, pc}
 8002be4:	200000e4 	.word	0x200000e4

08002be8 <_malloc_r>:
 8002be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bec:	1ccd      	adds	r5, r1, #3
 8002bee:	f025 0503 	bic.w	r5, r5, #3
 8002bf2:	3508      	adds	r5, #8
 8002bf4:	2d0c      	cmp	r5, #12
 8002bf6:	bf38      	it	cc
 8002bf8:	250c      	movcc	r5, #12
 8002bfa:	2d00      	cmp	r5, #0
 8002bfc:	4607      	mov	r7, r0
 8002bfe:	db01      	blt.n	8002c04 <_malloc_r+0x1c>
 8002c00:	42a9      	cmp	r1, r5
 8002c02:	d905      	bls.n	8002c10 <_malloc_r+0x28>
 8002c04:	230c      	movs	r3, #12
 8002c06:	2600      	movs	r6, #0
 8002c08:	603b      	str	r3, [r7, #0]
 8002c0a:	4630      	mov	r0, r6
 8002c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c10:	4e2e      	ldr	r6, [pc, #184]	; (8002ccc <_malloc_r+0xe4>)
 8002c12:	f000 f89d 	bl	8002d50 <__malloc_lock>
 8002c16:	6833      	ldr	r3, [r6, #0]
 8002c18:	461c      	mov	r4, r3
 8002c1a:	bb34      	cbnz	r4, 8002c6a <_malloc_r+0x82>
 8002c1c:	4629      	mov	r1, r5
 8002c1e:	4638      	mov	r0, r7
 8002c20:	f7ff ffc2 	bl	8002ba8 <sbrk_aligned>
 8002c24:	1c43      	adds	r3, r0, #1
 8002c26:	4604      	mov	r4, r0
 8002c28:	d14d      	bne.n	8002cc6 <_malloc_r+0xde>
 8002c2a:	6834      	ldr	r4, [r6, #0]
 8002c2c:	4626      	mov	r6, r4
 8002c2e:	2e00      	cmp	r6, #0
 8002c30:	d140      	bne.n	8002cb4 <_malloc_r+0xcc>
 8002c32:	6823      	ldr	r3, [r4, #0]
 8002c34:	4631      	mov	r1, r6
 8002c36:	4638      	mov	r0, r7
 8002c38:	eb04 0803 	add.w	r8, r4, r3
 8002c3c:	f000 f878 	bl	8002d30 <_sbrk_r>
 8002c40:	4580      	cmp	r8, r0
 8002c42:	d13a      	bne.n	8002cba <_malloc_r+0xd2>
 8002c44:	6821      	ldr	r1, [r4, #0]
 8002c46:	3503      	adds	r5, #3
 8002c48:	1a6d      	subs	r5, r5, r1
 8002c4a:	f025 0503 	bic.w	r5, r5, #3
 8002c4e:	3508      	adds	r5, #8
 8002c50:	2d0c      	cmp	r5, #12
 8002c52:	bf38      	it	cc
 8002c54:	250c      	movcc	r5, #12
 8002c56:	4638      	mov	r0, r7
 8002c58:	4629      	mov	r1, r5
 8002c5a:	f7ff ffa5 	bl	8002ba8 <sbrk_aligned>
 8002c5e:	3001      	adds	r0, #1
 8002c60:	d02b      	beq.n	8002cba <_malloc_r+0xd2>
 8002c62:	6823      	ldr	r3, [r4, #0]
 8002c64:	442b      	add	r3, r5
 8002c66:	6023      	str	r3, [r4, #0]
 8002c68:	e00e      	b.n	8002c88 <_malloc_r+0xa0>
 8002c6a:	6822      	ldr	r2, [r4, #0]
 8002c6c:	1b52      	subs	r2, r2, r5
 8002c6e:	d41e      	bmi.n	8002cae <_malloc_r+0xc6>
 8002c70:	2a0b      	cmp	r2, #11
 8002c72:	d916      	bls.n	8002ca2 <_malloc_r+0xba>
 8002c74:	1961      	adds	r1, r4, r5
 8002c76:	42a3      	cmp	r3, r4
 8002c78:	6025      	str	r5, [r4, #0]
 8002c7a:	bf18      	it	ne
 8002c7c:	6059      	strne	r1, [r3, #4]
 8002c7e:	6863      	ldr	r3, [r4, #4]
 8002c80:	bf08      	it	eq
 8002c82:	6031      	streq	r1, [r6, #0]
 8002c84:	5162      	str	r2, [r4, r5]
 8002c86:	604b      	str	r3, [r1, #4]
 8002c88:	4638      	mov	r0, r7
 8002c8a:	f104 060b 	add.w	r6, r4, #11
 8002c8e:	f000 f865 	bl	8002d5c <__malloc_unlock>
 8002c92:	f026 0607 	bic.w	r6, r6, #7
 8002c96:	1d23      	adds	r3, r4, #4
 8002c98:	1af2      	subs	r2, r6, r3
 8002c9a:	d0b6      	beq.n	8002c0a <_malloc_r+0x22>
 8002c9c:	1b9b      	subs	r3, r3, r6
 8002c9e:	50a3      	str	r3, [r4, r2]
 8002ca0:	e7b3      	b.n	8002c0a <_malloc_r+0x22>
 8002ca2:	6862      	ldr	r2, [r4, #4]
 8002ca4:	42a3      	cmp	r3, r4
 8002ca6:	bf0c      	ite	eq
 8002ca8:	6032      	streq	r2, [r6, #0]
 8002caa:	605a      	strne	r2, [r3, #4]
 8002cac:	e7ec      	b.n	8002c88 <_malloc_r+0xa0>
 8002cae:	4623      	mov	r3, r4
 8002cb0:	6864      	ldr	r4, [r4, #4]
 8002cb2:	e7b2      	b.n	8002c1a <_malloc_r+0x32>
 8002cb4:	4634      	mov	r4, r6
 8002cb6:	6876      	ldr	r6, [r6, #4]
 8002cb8:	e7b9      	b.n	8002c2e <_malloc_r+0x46>
 8002cba:	230c      	movs	r3, #12
 8002cbc:	4638      	mov	r0, r7
 8002cbe:	603b      	str	r3, [r7, #0]
 8002cc0:	f000 f84c 	bl	8002d5c <__malloc_unlock>
 8002cc4:	e7a1      	b.n	8002c0a <_malloc_r+0x22>
 8002cc6:	6025      	str	r5, [r4, #0]
 8002cc8:	e7de      	b.n	8002c88 <_malloc_r+0xa0>
 8002cca:	bf00      	nop
 8002ccc:	200000e0 	.word	0x200000e0

08002cd0 <_realloc_r>:
 8002cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cd4:	4680      	mov	r8, r0
 8002cd6:	4614      	mov	r4, r2
 8002cd8:	460e      	mov	r6, r1
 8002cda:	b921      	cbnz	r1, 8002ce6 <_realloc_r+0x16>
 8002cdc:	4611      	mov	r1, r2
 8002cde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ce2:	f7ff bf81 	b.w	8002be8 <_malloc_r>
 8002ce6:	b92a      	cbnz	r2, 8002cf4 <_realloc_r+0x24>
 8002ce8:	f7ff ff16 	bl	8002b18 <_free_r>
 8002cec:	4625      	mov	r5, r4
 8002cee:	4628      	mov	r0, r5
 8002cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cf4:	f000 f838 	bl	8002d68 <_malloc_usable_size_r>
 8002cf8:	4284      	cmp	r4, r0
 8002cfa:	4607      	mov	r7, r0
 8002cfc:	d802      	bhi.n	8002d04 <_realloc_r+0x34>
 8002cfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002d02:	d812      	bhi.n	8002d2a <_realloc_r+0x5a>
 8002d04:	4621      	mov	r1, r4
 8002d06:	4640      	mov	r0, r8
 8002d08:	f7ff ff6e 	bl	8002be8 <_malloc_r>
 8002d0c:	4605      	mov	r5, r0
 8002d0e:	2800      	cmp	r0, #0
 8002d10:	d0ed      	beq.n	8002cee <_realloc_r+0x1e>
 8002d12:	42bc      	cmp	r4, r7
 8002d14:	4622      	mov	r2, r4
 8002d16:	4631      	mov	r1, r6
 8002d18:	bf28      	it	cs
 8002d1a:	463a      	movcs	r2, r7
 8002d1c:	f7ff fed4 	bl	8002ac8 <memcpy>
 8002d20:	4631      	mov	r1, r6
 8002d22:	4640      	mov	r0, r8
 8002d24:	f7ff fef8 	bl	8002b18 <_free_r>
 8002d28:	e7e1      	b.n	8002cee <_realloc_r+0x1e>
 8002d2a:	4635      	mov	r5, r6
 8002d2c:	e7df      	b.n	8002cee <_realloc_r+0x1e>
	...

08002d30 <_sbrk_r>:
 8002d30:	b538      	push	{r3, r4, r5, lr}
 8002d32:	2300      	movs	r3, #0
 8002d34:	4d05      	ldr	r5, [pc, #20]	; (8002d4c <_sbrk_r+0x1c>)
 8002d36:	4604      	mov	r4, r0
 8002d38:	4608      	mov	r0, r1
 8002d3a:	602b      	str	r3, [r5, #0]
 8002d3c:	f7fd fcb2 	bl	80006a4 <_sbrk>
 8002d40:	1c43      	adds	r3, r0, #1
 8002d42:	d102      	bne.n	8002d4a <_sbrk_r+0x1a>
 8002d44:	682b      	ldr	r3, [r5, #0]
 8002d46:	b103      	cbz	r3, 8002d4a <_sbrk_r+0x1a>
 8002d48:	6023      	str	r3, [r4, #0]
 8002d4a:	bd38      	pop	{r3, r4, r5, pc}
 8002d4c:	200000e8 	.word	0x200000e8

08002d50 <__malloc_lock>:
 8002d50:	4801      	ldr	r0, [pc, #4]	; (8002d58 <__malloc_lock+0x8>)
 8002d52:	f000 b811 	b.w	8002d78 <__retarget_lock_acquire_recursive>
 8002d56:	bf00      	nop
 8002d58:	200000ec 	.word	0x200000ec

08002d5c <__malloc_unlock>:
 8002d5c:	4801      	ldr	r0, [pc, #4]	; (8002d64 <__malloc_unlock+0x8>)
 8002d5e:	f000 b80c 	b.w	8002d7a <__retarget_lock_release_recursive>
 8002d62:	bf00      	nop
 8002d64:	200000ec 	.word	0x200000ec

08002d68 <_malloc_usable_size_r>:
 8002d68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d6c:	1f18      	subs	r0, r3, #4
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	bfbc      	itt	lt
 8002d72:	580b      	ldrlt	r3, [r1, r0]
 8002d74:	18c0      	addlt	r0, r0, r3
 8002d76:	4770      	bx	lr

08002d78 <__retarget_lock_acquire_recursive>:
 8002d78:	4770      	bx	lr

08002d7a <__retarget_lock_release_recursive>:
 8002d7a:	4770      	bx	lr

08002d7c <_init>:
 8002d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d7e:	bf00      	nop
 8002d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d82:	bc08      	pop	{r3}
 8002d84:	469e      	mov	lr, r3
 8002d86:	4770      	bx	lr

08002d88 <_fini>:
 8002d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8a:	bf00      	nop
 8002d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d8e:	bc08      	pop	{r3}
 8002d90:	469e      	mov	lr, r3
 8002d92:	4770      	bx	lr
