make -C /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble TARGET=cctrl_marble cctrl_marble_top.bit
make[1]: Entering directory '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble'
IP_CORES_CUSTOM=evr_axi axi_lite_generic_reg bwUDP drp_bridge
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/set_firmware_build_date.tcl -tclargs ../../top/cctrl_marble/firmwareBuildDate.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/set_firmware_build_date.tcl
# if { $argc <1} {
#     puts "Not enough arguments"
# 	puts "Usage: vivado -mode batch -nojou -nolog -source setFirmwareBuildDate.tcl -tclargs <output_file>"
# 	exit
# }
# set my_output_file [lindex $argv 0]
# puts "Set firmware time from [pwd]"
Set firmware time from /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble
# if {![catch {set firmwareDateFile [open "$my_output_file" w]}]} {
#     puts $firmwareDateFile "// MACHINE GENERATED -- DO NOT EDIT"
#     puts $firmwareDateFile "localparam FIRMWARE_BUILD_DATE = [clock seconds];"
#     close $firmwareDateFile
# }
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:30:12 2023...
sh /home/kpenney/repos/cell-controller/gateware/scripts/createVerilogIDX.sh /home/kpenney/repos/cell-controller/software/target/cctrl_marble/gpio.h > ../../top/cctrl_marble/gpioIDX.vh
perl /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/agg 30721 </home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/aggregate.vp >../../top/cctrl_marble/aggregate.v
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/MappingRam.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MappingRam'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:30:21 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth/MappingRam.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(MappingRam_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f MappingRam_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> MappingRam_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> MappingRam_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/PacketMem.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PacketMem'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:30:33 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth/PacketMem.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(PacketMem_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f PacketMem_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> PacketMem_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> PacketMem_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/timeStampFIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'timeStampFIFO'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:30:45 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth/timeStampFIFO.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(timeStampFIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f timeStampFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> timeStampFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> timeStampFIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl -tclargs evr_axi _gen/evr_axi 3.1 /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/DataBufferCntrlr.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/EventReceiverChannel.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/EventReceiverTop.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/evr_axi_S00_AXI.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/evr_axi.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/irq_forward.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/timeofDayReceiver.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/timestamp_forward.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth/MappingRam.vhd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth/PacketMem.vhd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth/timeStampFIFO.vhd
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mgt_rec_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'mgt_rec_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:30:57 2023...
touch evr_axi
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl -tclargs axi_lite_generic_reg _gen/axi_lite_generic_reg 2.0 /home/kpenney/repos/cell-controller/gateware/modules/axi_lite_generic_reg/axi_lite_generic_reg_S00_AXI.v /home/kpenney/repos/cell-controller/gateware/modules/axi_lite_generic_reg/axi_lite_generic_reg.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:31:09 2023...
touch axi_lite_generic_reg
mkdir -p _gen/bwUDP
cp /home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v _gen/bwUDP/
touch bwUDP
vivado -mode batch -nojou -nolog \
	-source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl \
	-source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/prop.tcl \
	-source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/ip_bus.tcl \
	/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl \
	-tclargs drp_bridge _gen/drp_bridge 1.0 /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/drp_bridge.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/prop.tcl
# set ip_vendor "xilinx"
source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/ip_bus.tcl
# for {set i 0} {$i < 32} {incr i} {
#     dict set ip_bus DRP${i} bus_type "drp_rtl"
#     dict set ip_bus DRP${i} mode "master"
#     dict set ip_bus DRP${i} port_maps \
#     [list \
#         [list drp${i}_en   den] \
#         [list drp${i}_we   dwe] \
#         [list drp${i}_addr daddr] \
#         [list drp${i}_di   di] \
#         [list drp${i}_do   do] \
#         [list drp${i}_rdy  drdy] \
#     ]
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_en'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_we'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_rdy'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_do'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'drp_select' has a dependency on the module local parameter or undefined parameter 'extra_addr_bits'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_wr' has a dependency on the module local parameter or undefined parameter 'idle_state'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'AXI_aresetn'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:31:22 2023...
touch drp_bridge
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'evr_mgt_gtx'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:31:36 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(evr_mgt_gtx_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f evr_mgt_gtx_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> evr_mgt_gtx_iverilog_cfile.txt
find: ‘/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl’: No such file or directory
find: ‘/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth’: No such file or directory
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> evr_mgt_gtx_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/fixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:31:48 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth/fixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/floatMultiply.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatMultiply'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:32:00 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth/floatMultiply.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatMultiply_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatMultiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatMultiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatMultiply_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/floatResultFIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatResultFIFO'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:32:11 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth/floatResultFIFO.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatResultFIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatResultFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatResultFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatResultFIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/floatToDouble.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatToDouble'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:32:22 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth/floatToDouble.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatToDouble_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatToDouble_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatToDouble_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatToDouble_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/fofbCoefficientMul.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbCoefficientMul'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:32:33 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth/fofbCoefficientMul.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbCoefficientMul_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbCoefficientMul_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbCoefficientMul_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbCoefficientMul_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/fofbFIRplusIntegral.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbFIRplusIntegral'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:32:44 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth/fofbFIRplusIntegral.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbFIRplusIntegral_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbFIRplusIntegral_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFIRplusIntegral_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFIRplusIntegral_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/fofbFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:32:57 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth/fofbFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/fofbGainMultiplier.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbGainMultiplier'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:33:10 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth/fofbGainMultiplier.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbGainMultiplier_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbGainMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbGainMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbGainMultiplier_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/fofbIntegralFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbIntegralFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:33:22 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth/fofbIntegralFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbIntegralFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbIntegralFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/fofbIntegralMultiplier.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbIntegralMultiplier'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:33:35 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth/fofbIntegralMultiplier.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbIntegralMultiplier_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbIntegralMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralMultiplier_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/fofbPCS_PMA_with_shared_logic.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:33:52 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth/fofbPCS_PMA_with_shared_logic.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbPCS_PMA_with_shared_logic_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/fofbPCS_PMA_without_shared_logic.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:34:07 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth/fofbPCS_PMA_without_shared_logic.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbPCS_PMA_without_shared_logic_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbReadLinksMux'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:34:18 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth/fofbReadLinksMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbReadLinksMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbReadLinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbReadLinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbReadLinksMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/fofbSupplyFilter.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbSupplyFilter'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:34:30 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth/fofbSupplyFilter.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbSupplyFilter_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbSupplyFilter_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbSupplyFilter_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbSupplyFilter_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'forwardCellLinkMux'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:34:41 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth/forwardCellLinkMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(forwardCellLinkMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f forwardCellLinkMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> forwardCellLinkMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> forwardCellLinkMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linkStatisticsMux'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:34:52 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth/linkStatisticsMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(linkStatisticsMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f linkStatisticsMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> linkStatisticsMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> linkStatisticsMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/psSetpointCalcConvertToAmps.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:35:04 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth/psSetpointCalcConvertToAmps.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(psSetpointCalcConvertToAmps_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f psSetpointCalcConvertToAmps_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcConvertToAmps_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcConvertToAmps_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/psSetpointCalcFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'psSetpointCalcFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:35:15 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth/psSetpointCalcFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(psSetpointCalcFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f psSetpointCalcFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readBPMlinksMux'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:35:26 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth/readBPMlinksMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readBPMlinksMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readBPMlinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readBPMlinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readBPMlinksMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/readOldBPMs_DoubleToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:35:37 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth/readOldBPMs_DoubleToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_DoubleToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_DoubleToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_DoubleToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_DoubleToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/readOldBPMs_FIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_FIFO'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:35:49 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth/readOldBPMs_FIFO.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_FIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_FIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_FIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_FIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/readOldBPMs_Fix.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_Fix'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:36:02 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth/readOldBPMs_Fix.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_Fix_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_Fix_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Fix_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Fix_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/readOldBPMs_Multiply.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_Multiply'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:36:15 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth/readOldBPMs_Multiply.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_Multiply_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_Multiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Multiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Multiply_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
read_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2468.652 ; gain = 67.227 ; free physical = 12761 ; free virtual = 26358
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_td256_s4096_cap'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_td256_s4096_cap'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:36:34 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth/ila_td256_s4096_cap.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(ila_td256_s4096_cap_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f ila_td256_s4096_cap_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> ila_td256_s4096_cap_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> ila_td256_s4096_cap_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/bd_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_bd.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd xc7k160tffg676-2 none _gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/bd_proc.tcl
# proc gen_bd {bd_file project_part project_board ipcore_dirs} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # specify additional library directories for custom IPs
#     set_property ip_repo_paths $ipcore_dirs [current_fileset]
#     update_ip_catalog -rebuild
# 
#     # read an BD file into project
#     read_bd $bd_file
# 
#     # make top level wrapper
#     make_wrapper -files [get_files $bd_file] -top
# 
#     # Generate all the output products
#     generate_target all [get_files $bd_file] -force
# 
#     # export and validate hardware platform for use with
#     # Vitis
#     set bd_basename [file rootname [file tail $bd_file]]
#     write_hw_platform -fixed -force $bd_basename.xsa
#     validate_hw_platform ./$bd_basename.xsa
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_bd.tcl
# if { $argc < 4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source bd_proc.tcl gen_bd.tcl -tclargs <bd_file> <project_part> <project_board> <ipcore_dirs>"
#     exit
# }
# set bd_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# set ipcore_dirs [lrange $argv 3 end]
# gen_bd $bd_file $project_part $project_board $ipcore_dirs
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/evr_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/axi_lite_generic_reg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/bwUDP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/drp_bridge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_v10_0/system_marble_dlmb_v10_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_v10_0/system_marble_ilmb_v10_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_0/system_marble_dlmb_bram_if_cntlr_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_bram_0/system_marble_dlmb_bram_if_cntlr_bram_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_bram_if_cntlr_0/system_marble_ilmb_bram_if_cntlr_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_util_vector_logic_0_0/system_marble_util_vector_logic_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_drp_bridge_0_0/system_marble_drp_bridge_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_2_0/system_marble_axis_data_fifo_2_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_3_0/system_marble_axis_data_fifo_3_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_BRAM_BPM_SETPOINTS_0/system_marble_BRAM_BPM_SETPOINTS_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xbar_0/system_marble_xbar_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_auto_pc_0/system_marble_auto_pc_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_axi_periph_1_0/system_marble_microblaze_0_axi_periph_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_One_0/system_marble_One_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_Zero_0/system_marble_Zero_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_evr_axi_0_0/system_marble_evr_axi_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axi_lite_generic_reg_0/system_marble_axi_lite_generic_reg_0.xci' referenced by design 'system_marble' could not be found.
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_ilmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_bram_if_cntlr_bram_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_ilmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_util_vector_logic_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_drp_bridge_0_0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP1 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP2 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP3 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP4 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP5 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP6 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP7 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP8 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP9 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP10 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP11 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP12 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP13 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP14 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP15 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP16 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP17 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP18 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP19 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP20 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP21 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP22 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP23 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP24 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP25 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP26 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP27 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP28 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP29 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP30 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP31 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_0_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_1_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_2_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_3_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axis_data_fifo_2_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axis_data_fifo_3_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_rst_clk_wiz_1_100M_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_BRAM_BPM_SETPOINTS_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_DummyUART_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_clk_wiz_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_mdm_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_microblaze_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_microblaze_0_axi_periph_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_xbar_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_auto_pc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_xadc_wiz_0_0 
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_One_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_Zero_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_evr_axi_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axi_lite_generic_reg_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ui/bd_d485ebad.ui> 
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CCW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_AXI does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CCW does not exist
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
ERROR: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 ERROR : gt_refclk1 of /Aurora/aurora_8b10b_3 (Aurora IP) is configured for 312500000 Hz and input frequency is configured as 125000000 Hz. Reconfigure the Aurora IP with correct refclk frequency
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
ERROR: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 ERROR : gt_refclk1 of /Aurora/aurora_8b10b_3 (Aurora IP) is configured for 312500000 Hz and input frequency is configured as 125000000 Hz. Reconfigure the Aurora IP with correct refclk frequency
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
ERROR: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 ERROR : gt_refclk1 of /Aurora/aurora_8b10b_2 (Aurora IP) is configured for 312500000 Hz and input frequency is configured as 125000000 Hz. Reconfigure the Aurora IP with correct refclk frequency
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
ERROR: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 ERROR : gt_refclk1 of /Aurora/aurora_8b10b_2 (Aurora IP) is configured for 312500000 Hz and input frequency is configured as 125000000 Hz. Reconfigure the Aurora IP with correct refclk frequency
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
ERROR: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 ERROR : gt_refclk1 of /Aurora/aurora_8b10b_1 (Aurora IP) is configured for 312500000 Hz and input frequency is configured as 125000000 Hz. Reconfigure the Aurora IP with correct refclk frequency
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
ERROR: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 ERROR : gt_refclk1 of /Aurora/aurora_8b10b_1 (Aurora IP) is configured for 312500000 Hz and input frequency is configured as 125000000 Hz. Reconfigure the Aurora IP with correct refclk frequency
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
ERROR: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 ERROR : GT_DIFF_REFCLK1 of /Aurora/aurora_8b10b_0 (Aurora IP) is configured for 125000000 Hz and input port frequency is configured as 312500000 Hz. Either update the input port frequency or reconfigure the Aurora IP with correct refclk frequency
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
ERROR: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 ERROR : GT_DIFF_REFCLK1 of /Aurora/aurora_8b10b_0 (Aurora IP) is configured for 125000000 Hz and input port frequency is configured as 312500000 Hz. Either update the input port frequency or reconfigure the Aurora IP with correct refclk frequency
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Aurora/aurora_8b10b_0/GT_DIFF_REFCLK1(125000000) and /GT_DIFF_REFCLK_312_3(312500000)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Aurora/aurora_8b10b_1/gt_refclk1(312500000) and /Aurora/aurora_8b10b_0/gt_refclk1_out(125000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Aurora/aurora_8b10b_2/gt_refclk1(312500000) and /Aurora/aurora_8b10b_0/gt_refclk1_out(125000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Aurora/aurora_8b10b_3/gt_refclk1(312500000) and /Aurora/aurora_8b10b_0/gt_refclk1_out(125000000)
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /evr_axi_0/s00_axi_aclk have been updated from connected ip, but BD cell '/evr_axi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </evr_axi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_lite_generic_reg/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_lite_generic_reg' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi_lite_generic_reg> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Aurora/drp_bridge_0/AXI_aclk have been updated from connected ip, but BD cell '/Aurora/drp_bridge_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </Aurora/drp_bridge_0> to completely resolve these warnings.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd 
make_wrapper: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.652 ; gain = 22.211 ; free physical = 12332 ; free virtual = 25987
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.

    while executing
"make_wrapper -files [get_files $bd_file] -top"
    (procedure "gen_bd" line 19)
    invoked from within
"gen_bd $bd_file $project_part $project_board $ipcore_dirs"
    (file "/home/kpenney/repos/cell-controller/gateware/scripts/gen_bd.tcl" line 12)
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 16:37:01 2023...
Makefile:347: _dep/cctrl_marble_top.bit.d: No such file or directory
make[1]: *** [Makefile:294: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v] Error 1
make[1]: Leaving directory '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble'
make: *** [Makefile:20: bit] Error 2
