# Hardware-Design-VHDL-FInal-Project-2020
This is the final project for the course "Digital logic design" at Politecnico di Milano. It consisted in designing the specified component in the Xilinx Vivado suite. This project was awarded the maximum grade of 30 cum laude/30.
