# NXP LPC2388 ARM7TDMI-S with 512kB Flash and 64kB Local On-Chip SRAM (96kB total)
# And Uses Adaptive Clocking


# Flash script sets it to 72MHz
set CCLK 72000

if { [info exists CHIPNAME] } {
	set  _CHIPNAME $CHIPNAME
} else {
	set  _CHIPNAME lpc2388
}

if { [info exists ENDIAN] } {
	set  _ENDIAN $ENDIAN
} else {
	set  _ENDIAN little
}

if { [info exists CPUTAPID ] } {
	set _CPUTAPID $CPUTAPID
} else {
	set _CPUTAPID 0x4f1f0f0f
}


# reset delays
adapter_nsrst_delay 100
jtag_ntrst_delay 100

reset_config trst_and_srst

jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4

# LPC2388 has 64kB of SRAM on its main system bus (so-called Local On-Chip SRAM)
$_TARGETNAME configure -work-area-phys 0x40000000 -work-area-size 0x10000 -work-area-backup 0


proc mt_internal_rc {} {

	#Nemui-San Rizeup to Int4->PLLed72MHz!
	halt

	# PLL active noconnect PLLCON
	mww 0xE01FC080 0x01
	mww 0xE01FC08C 0xAA
	mww 0xE01FC08C 0x55

	# PLL disable PLLCON
	mww 0xE01FC080 0x00
	mww 0xE01FC08C 0xAA
	mww 0xE01FC08C 0x55

	# no prescaler CCLKCFG
	mww 0xE01FC104 0x00

	# Set Internal 4MHzRC-OSC
	mww 0xE01FC10C 0x00 

	# PLL multiplyer PLLCFG
	mww 0xE01FC084 0x0B
	mww 0xE01FC08C 0xAA
	mww 0xE01FC08C 0x55

	# PLL active noconnect PLLCON
	mww 0xE01FC080 0x01
	mww 0xE01FC08C 0xAA
	mww 0xE01FC08C 0x55

	#wait pll stable
	sleep 100

	# PLL active connect PLLCON
	mww 0xE01FC080 0x03
	mww 0xE01FC08C 0xAA
	mww 0xE01FC08C 0x55

	#wait pll stable
	sleep 100

	# remap to internal flash
	mww 0xE01FC040 0x01

}

proc mt_flash_bin {IMGFILE OFFSET} {
	mt_internal_rc
	flash write_image erase $IMGFILE $OFFSET
	verify_image $IMGFILE $OFFSET
	soft_reset_halt
	resume
	shutdown 
}

proc mt_flash {IMGFILE} {
	mt_internal_rc
	flash write_image erase $IMGFILE
	verify_image $IMGFILE
	soft_reset_halt
	resume
	shutdown 
}

#verbose check routine for the test
proc flasher {IMGFILE} {
	mt_internal_rc
	flash erase_check 0
	sleep 10 
	flash erase_sector 0 0 26
	sleep 10
	flash erase_check 0
	sleep 10
	flash write_image erase $IMGFILE
	sleep 10
	verify_image $IMGFILE
	sleep 10
	soft_reset_halt
	resume
	shutdown 
}

#verbose check routine for the test
proc eraser {} {
	mt_internal_rc
	flash erase_check 0
	sleep 10
	flash erase_sector 0 0 26
	sleep 10
	flash erase_check 0
	sleep 10
	soft_reset_halt
	resume
	shutdown 
}


# LPC2388 has 512kB of FLASH, but upper 8kB are occupied by bootloader.
# After reset the chip uses its Internal 4MHz oscillator.
# But Nemui-San uses PLLED 72MHz from Internal 4MHz oscillator.
#flash bank lpc2000 <base> <size> 0 0 <target#> <variant>
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME lpc2000 0x0 0x0007D000 0 0 $_TARGETNAME lpc2000_v2 $CCLK calc_checksum

#debug_level 3
jtag_rclk 20
init
arm7_9 fast_memory_access enable
arm7_9 dcc_downloads enable

