#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\va_math.vpi";
S_000001bf8501dd10 .scope module, "SCFIFO_tb" "SCFIFO_tb" 2 3;
 .timescale -9 -9;
P_000001bf84ff3520 .param/l "DEPTH" 0 2 6, +C4<00000000000000000000000000010000>;
P_000001bf84ff3558 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v000001bf85088220_0 .var "clk", 0 0;
v000001bf85089260_0 .net "rdata", 7 0, v000001bf8501cf40_0;  1 drivers
v000001bf85088360_0 .net "rempty", 0 0, L_000001bf85089080;  1 drivers
v000001bf850882c0_0 .var "rinc", 0 0;
v000001bf85087f00_0 .var "rst_n", 0 0;
v000001bf85088720_0 .var "wdata", 7 0;
v000001bf85088c20_0 .net "wfull", 0 0, L_000001bf85089440;  1 drivers
v000001bf85088400_0 .var "winc", 0 0;
E_000001bf8501ec90 .event negedge, v000001bf8501c900_0;
S_000001bf8518dbc0 .scope module, "sfifo_inst1" "sfifo" 2 22, 3 6 0, S_000001bf8501dd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 1 "rinc";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /OUTPUT 1 "wfull";
    .port_info 6 /OUTPUT 1 "rempty";
    .port_info 7 /OUTPUT 8 "rdata";
P_000001bf8518c5c0 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_000001bf8518c5f8 .param/l "WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
L_000001bf85032ca0 .functor BUFZ 5, v000001bf850878c0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001bf850335d0 .functor BUFZ 5, v000001bf8501cfe0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001bf85032f40 .functor XOR 1, L_000001bf85088fe0, L_000001bf85088a40, C4<0>, C4<0>;
L_000001bf85032a00 .functor AND 1, L_000001bf85032f40, L_000001bf850887c0, C4<1>, C4<1>;
v000001bf8501cae0_0 .net *"_ivl_10", 0 0, L_000001bf85087be0;  1 drivers
L_000001bf85089888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bf8501cea0_0 .net/2u *"_ivl_12", 0 0, L_000001bf85089888;  1 drivers
L_000001bf850898d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bf8501c720_0 .net/2u *"_ivl_14", 0 0, L_000001bf850898d0;  1 drivers
v000001bf8501d080_0 .net *"_ivl_18", 0 0, L_000001bf85032f40;  1 drivers
v000001bf8501d3a0_0 .net *"_ivl_20", 0 0, L_000001bf850887c0;  1 drivers
v000001bf8501c9a0_0 .net *"_ivl_23", 0 0, L_000001bf85032a00;  1 drivers
L_000001bf85089918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bf8501c540_0 .net/2u *"_ivl_24", 0 0, L_000001bf85089918;  1 drivers
L_000001bf85089960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bf8501cc20_0 .net/2u *"_ivl_26", 0 0, L_000001bf85089960;  1 drivers
v000001bf8501c5e0_0 .net *"_ivl_4", 4 0, L_000001bf85032ca0;  1 drivers
v000001bf8501ce00_0 .net *"_ivl_9", 4 0, L_000001bf850335d0;  1 drivers
v000001bf8501c7c0_0 .net "clk", 0 0, v000001bf85088220_0;  1 drivers
v000001bf8501cfe0_0 .var "rd_addr", 4 0;
v000001bf8501c860_0 .net "rd_addr_msb", 0 0, L_000001bf85088fe0;  1 drivers
v000001bf85087c80_0 .net "rd_addr_true", 3 0, L_000001bf85088ae0;  1 drivers
v000001bf85087a00_0 .net "rdata", 7 0, v000001bf8501cf40_0;  alias, 1 drivers
v000001bf85087dc0_0 .net "rempty", 0 0, L_000001bf85089080;  alias, 1 drivers
v000001bf85087b40_0 .net "rinc", 0 0, v000001bf850882c0_0;  1 drivers
v000001bf85087fa0_0 .net "rst_n", 0 0, v000001bf85087f00_0;  1 drivers
v000001bf85088f40_0 .net "wdata", 7 0, v000001bf85088720_0;  1 drivers
v000001bf850880e0_0 .net "wfull", 0 0, L_000001bf85089440;  alias, 1 drivers
v000001bf85089300_0 .net "winc", 0 0, v000001bf85088400_0;  1 drivers
v000001bf850878c0_0 .var "wr_addr", 4 0;
v000001bf85088180_0 .net "wr_addr_msb", 0 0, L_000001bf85088a40;  1 drivers
v000001bf85087aa0_0 .net "wr_addr_true", 3 0, L_000001bf850893a0;  1 drivers
E_000001bf8501ee90/0 .event negedge, v000001bf85087fa0_0;
E_000001bf8501ee90/1 .event posedge, v000001bf8501c900_0;
E_000001bf8501ee90 .event/or E_000001bf8501ee90/0, E_000001bf8501ee90/1;
L_000001bf85088a40 .part L_000001bf85032ca0, 4, 1;
L_000001bf850893a0 .part L_000001bf85032ca0, 0, 4;
L_000001bf85088fe0 .part L_000001bf850335d0, 4, 1;
L_000001bf85088ae0 .part L_000001bf850335d0, 0, 4;
L_000001bf85087be0 .cmp/eq 5, v000001bf8501cfe0_0, v000001bf850878c0_0;
L_000001bf85089080 .functor MUXZ 1, L_000001bf850898d0, L_000001bf85089888, L_000001bf85087be0, C4<>;
L_000001bf850887c0 .cmp/eq 4, L_000001bf85088ae0, L_000001bf850893a0;
L_000001bf85089440 .functor MUXZ 1, L_000001bf85089960, L_000001bf85089918, L_000001bf85032a00, C4<>;
S_000001bf8518dd50 .scope module, "RAM1" "dual_port_RAM" 3 47, 4 1 0, S_000001bf8518dbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wenc";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "rclk";
    .port_info 5 /INPUT 1 "renc";
    .port_info 6 /INPUT 4 "raddr";
    .port_info 7 /OUTPUT 8 "rdata";
P_000001bf85019320 .param/l "DEPTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_000001bf85019358 .param/l "WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
v000001bf8501d1c0 .array "RAM_MEM", 15 0, 7 0;
v000001bf8501d300_0 .net "raddr", 3 0, L_000001bf85088ae0;  alias, 1 drivers
v000001bf8501c900_0 .net "rclk", 0 0, v000001bf85088220_0;  alias, 1 drivers
v000001bf8501cf40_0 .var "rdata", 7 0;
v000001bf8501cd60_0 .net "renc", 0 0, v000001bf850882c0_0;  alias, 1 drivers
v000001bf8501ca40_0 .net "waddr", 3 0, L_000001bf850893a0;  alias, 1 drivers
v000001bf8501d260_0 .net "wclk", 0 0, v000001bf85088220_0;  alias, 1 drivers
v000001bf8501ccc0_0 .net "wdata", 7 0, v000001bf85088720_0;  alias, 1 drivers
v000001bf8501c680_0 .net "wenc", 0 0, v000001bf85088400_0;  alias, 1 drivers
E_000001bf8501f0d0 .event posedge, v000001bf8501c900_0;
    .scope S_000001bf8518dd50;
T_0 ;
    %wait E_000001bf8501f0d0;
    %load/vec4 v000001bf8501c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001bf8501ccc0_0;
    %load/vec4 v000001bf8501ca40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf8501d1c0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bf8518dd50;
T_1 ;
    %wait E_000001bf8501f0d0;
    %load/vec4 v000001bf8501cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001bf8501d300_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001bf8501d1c0, 4;
    %assign/vec4 v000001bf8501cf40_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bf8518dbc0;
T_2 ;
    %wait E_000001bf8501ee90;
    %load/vec4 v000001bf85087fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bf850878c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bf850880e0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001bf85089300_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001bf850878c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001bf850878c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bf8518dbc0;
T_3 ;
    %wait E_000001bf8501ee90;
    %load/vec4 v000001bf85087fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001bf8501cfe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bf85087dc0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001bf85087b40_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001bf8501cfe0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001bf8501cfe0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bf8501dd10;
T_4 ;
    %vpi_call 2 34 "$dumpfile", "SCFIFO_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf85088220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf85087f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf85088400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf850882c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bf85088720_0, 0;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf85087f00_0, 0;
    %pushi/vec4 18, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bf8501ec90;
    %vpi_func 2 44 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v000001bf85088720_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf85088400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf850882c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bf8501ec90;
    %vpi_func 2 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v000001bf85088720_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001bf8501dd10;
T_5 ;
    %delay 10, 0;
    %load/vec4 v000001bf85088220_0;
    %inv;
    %store/vec4 v000001bf85088220_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SCFIFO_tb.v";
    "./SCFIFO.v";
    "./RAM.v";
