
Rx_M4_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001215c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  08012400  08012400  00013400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012808  08012808  000142f4  2**0
                  CONTENTS
  4 .ARM          00000008  08012808  08012808  00013808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012810  08012810  000142f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012810  08012810  00013810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012814  08012814  00013814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002f4  24000000  08012818  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022f0  240002f4  08012b0c  000142f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240025e4  08012b0c  000145e4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000142f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002439d  00000000  00000000  00014322  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e70  00000000  00000000  000386bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b00  00000000  00000000  0003d530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014b6  00000000  00000000  0003f030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003ffdb  00000000  00000000  000404e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027e18  00000000  00000000  000804c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018e224  00000000  00000000  000a82d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002364fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008010  00000000  00000000  00236540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0023e550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002f4 	.word	0x240002f4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080123e4 	.word	0x080123e4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002f8 	.word	0x240002f8
 80002dc:	080123e4 	.word	0x080123e4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b3d      	ldr	r3, [pc, #244]	@ (800077c <SystemInit+0xfc>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068a:	4a3c      	ldr	r2, [pc, #240]	@ (800077c <SystemInit+0xfc>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000694:	4b39      	ldr	r3, [pc, #228]	@ (800077c <SystemInit+0xfc>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <SystemInit+0xfc>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a0:	4b37      	ldr	r3, [pc, #220]	@ (8000780 <SystemInit+0x100>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	2b06      	cmp	r3, #6
 80006aa:	d807      	bhi.n	80006bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 030f 	bic.w	r3, r3, #15
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <SystemInit+0x100>)
 80006b6:	f043 0307 	orr.w	r3, r3, #7
 80006ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006bc:	4b31      	ldr	r3, [pc, #196]	@ (8000784 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <SystemInit+0x104>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <SystemInit+0x104>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	492c      	ldr	r1, [pc, #176]	@ (8000784 <SystemInit+0x104>)
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <SystemInit+0x108>)
 80006d6:	4013      	ands	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006da:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemInit+0x100>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d007      	beq.n	80006f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f023 030f 	bic.w	r3, r3, #15
 80006ee:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <SystemInit+0x100>)
 80006f0:	f043 0307 	orr.w	r3, r3, #7
 80006f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemInit+0x104>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemInit+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemInit+0x104>)
 800070a:	4a20      	ldr	r2, [pc, #128]	@ (800078c <SystemInit+0x10c>)
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemInit+0x104>)
 8000710:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <SystemInit+0x110>)
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <SystemInit+0x104>)
 8000716:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <SystemInit+0x114>)
 8000718:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <SystemInit+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <SystemInit+0x104>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <SystemInit+0x114>)
 8000724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <SystemInit+0x104>)
 800072e:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <SystemInit+0x114>)
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <SystemInit+0x104>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <SystemInit+0x104>)
 800073e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <SystemInit+0x104>)
 8000746:	2200      	movs	r2, #0
 8000748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <SystemInit+0x118>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <SystemInit+0x118>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <SystemInit+0x120>)
 800075c:	4013      	ands	r3, r2
 800075e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000762:	d202      	bcs.n	800076a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <SystemInit+0x124>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <SystemInit+0x128>)
 800076c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000770:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007b2:	4b19      	ldr	r3, [pc, #100]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007b8:	4a17      	ldr	r2, [pc, #92]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007ba:	f043 0301 	orr.w	r3, r3, #1
 80007be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <MX_DMA_Init+0x6c>)
 80007c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007c8:	f003 0301 	and.w	r3, r3, #1
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2100      	movs	r1, #0
 80007d4:	200c      	movs	r0, #12
 80007d6:	f001 fe8e 	bl	80024f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80007da:	200c      	movs	r0, #12
 80007dc:	f001 fea5 	bl	800252a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2100      	movs	r1, #0
 80007e4:	200e      	movs	r0, #14
 80007e6:	f001 fe86 	bl	80024f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80007ea:	200e      	movs	r0, #14
 80007ec:	f001 fe9d 	bl	800252a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2100      	movs	r1, #0
 80007f4:	200f      	movs	r0, #15
 80007f6:	f001 fe7e 	bl	80024f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80007fa:	200f      	movs	r0, #15
 80007fc:	f001 fe95 	bl	800252a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	2010      	movs	r0, #16
 8000806:	f001 fe76 	bl	80024f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800080a:	2010      	movs	r0, #16
 800080c:	f001 fe8d 	bl	800252a <HAL_NVIC_EnableIRQ>

}
 8000810:	bf00      	nop
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	58024400 	.word	0x58024400

0800081c <dshot_init>:
static void dshot_enable_dma_request();


/* Functions */
void dshot_init(dshot_type_e dshot_type)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	4618      	mov	r0, r3
 800082a:	f000 f833 	bl	8000894 <dshot_set_timer>
	dshot_put_tc_callback_function();
 800082e:	f000 f8d3 	bl	80009d8 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 8000832:	f000 f8ef 	bl	8000a14 <dshot_start_pwm>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <dshot_write>:

void dshot_write(uint16_t* motor_value)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer_all(motor_value);
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f000 f962 	bl	8000b10 <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 800084c:	f000 f98c 	bl	8000b68 <dshot_dma_start>
	dshot_enable_dma_request();
 8000850:	f000 f9c2 	bl	8000bd8 <dshot_enable_dma_request>
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <dshot_choose_type>:


/* Static functions */
static uint32_t dshot_choose_type(dshot_type_e dshot_type)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
	switch (dshot_type)
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b01      	cmp	r3, #1
 800086a:	d003      	beq.n	8000874 <dshot_choose_type+0x18>
 800086c:	2b02      	cmp	r3, #2
 800086e:	d103      	bne.n	8000878 <dshot_choose_type+0x1c>
	{
		case(DSHOT600):
				return DSHOT600_HZ;
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <dshot_choose_type+0x2c>)
 8000872:	e002      	b.n	800087a <dshot_choose_type+0x1e>

		case(DSHOT300):
				return DSHOT300_HZ;
 8000874:	4b05      	ldr	r3, [pc, #20]	@ (800088c <dshot_choose_type+0x30>)
 8000876:	e000      	b.n	800087a <dshot_choose_type+0x1e>

		default:
		case(DSHOT150):
				return DSHOT150_HZ;
 8000878:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <dshot_choose_type+0x34>)
	}
}
 800087a:	4618      	mov	r0, r3
 800087c:	370c      	adds	r7, #12
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	00b71b00 	.word	0x00b71b00
 800088c:	005b8d80 	.word	0x005b8d80
 8000890:	002dc6c0 	.word	0x002dc6c0

08000894 <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	ed2d 8b02 	vpush	{d8}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clock = TIMER_CLOCK; // all timer clock is same as SystemCoreClock in stm32f411
 80008a2:	4b27      	ldr	r3, [pc, #156]	@ (8000940 <dshot_set_timer+0xac>)
 80008a4:	60fb      	str	r3, [r7, #12]

	// Calculate prescaler by dshot type
	dshot_prescaler = lrintf((float) timer_clock / dshot_choose_type(dshot_type) + 0.01f) - 1;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	ee07 3a90 	vmov	s15, r3
 80008ac:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff ffd2 	bl	800085c <dshot_choose_type>
 80008b8:	ee07 0a90 	vmov	s15, r0
 80008bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80008c0:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80008c4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000944 <dshot_set_timer+0xb0>
 80008c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008cc:	eeb0 0a67 	vmov.f32	s0, s15
 80008d0:	f011 fd48 	bl	8012364 <lrintf>
 80008d4:	4603      	mov	r3, r0
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	3b01      	subs	r3, #1
 80008da:	817b      	strh	r3, [r7, #10]

	// motor1
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 80008dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000948 <dshot_set_timer+0xb4>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	897a      	ldrh	r2, [r7, #10]
 80008e2:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BITLENGTH);
 80008e4:	4b18      	ldr	r3, [pc, #96]	@ (8000948 <dshot_set_timer+0xb4>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2214      	movs	r2, #20
 80008ea:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ec:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <dshot_set_timer+0xb4>)
 80008ee:	2214      	movs	r2, #20
 80008f0:	60da      	str	r2, [r3, #12]

	// motor2
	__HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
 80008f2:	4b16      	ldr	r3, [pc, #88]	@ (800094c <dshot_set_timer+0xb8>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	897a      	ldrh	r2, [r7, #10]
 80008f8:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BITLENGTH);
 80008fa:	4b14      	ldr	r3, [pc, #80]	@ (800094c <dshot_set_timer+0xb8>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2214      	movs	r2, #20
 8000900:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000902:	4b12      	ldr	r3, [pc, #72]	@ (800094c <dshot_set_timer+0xb8>)
 8000904:	2214      	movs	r2, #20
 8000906:	60da      	str	r2, [r3, #12]

	// motor3
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 8000908:	4b10      	ldr	r3, [pc, #64]	@ (800094c <dshot_set_timer+0xb8>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	897a      	ldrh	r2, [r7, #10]
 800090e:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BITLENGTH);
 8000910:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <dshot_set_timer+0xb8>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2214      	movs	r2, #20
 8000916:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <dshot_set_timer+0xb8>)
 800091a:	2214      	movs	r2, #20
 800091c:	60da      	str	r2, [r3, #12]

	// motor4
	__HAL_TIM_SET_PRESCALER(MOTOR_4_TIM, dshot_prescaler);
 800091e:	4b0a      	ldr	r3, [pc, #40]	@ (8000948 <dshot_set_timer+0xb4>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	897a      	ldrh	r2, [r7, #10]
 8000924:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_4_TIM, MOTOR_BITLENGTH);
 8000926:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <dshot_set_timer+0xb4>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2214      	movs	r2, #20
 800092c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800092e:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <dshot_set_timer+0xb4>)
 8000930:	2214      	movs	r2, #20
 8000932:	60da      	str	r2, [r3, #12]
}
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	ecbd 8b02 	vpop	{d8}
 800093e:	bd80      	pop	{r7, pc}
 8000940:	05f5e100 	.word	0x05f5e100
 8000944:	3c23d70a 	.word	0x3c23d70a
 8000948:	240005e4 	.word	0x240005e4
 800094c:	24000500 	.word	0x24000500

08000950 <dshot_dma_tc_callback>:

// __HAL_TIM_DISABLE_DMA is needed to eliminate the delay between different dshot signals
// I don't know why :(
static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800095c:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	429a      	cmp	r2, r3
 8000966:	d108      	bne.n	800097a <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	68da      	ldr	r2, [r3, #12]
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000976:	60da      	str	r2, [r3, #12]
	}
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
	}
}
 8000978:	e028      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	429a      	cmp	r2, r3
 8000982:	d108      	bne.n	8000996 <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	68da      	ldr	r2, [r3, #12]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000992:	60da      	str	r2, [r3, #12]
}
 8000994:	e01a      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800099a:	687a      	ldr	r2, [r7, #4]
 800099c:	429a      	cmp	r2, r3
 800099e:	d108      	bne.n	80009b2 <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80009ae:	60da      	str	r2, [r3, #12]
}
 80009b0:	e00c      	b.n	80009cc <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d107      	bne.n	80009cc <dshot_dma_tc_callback+0x7c>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	68da      	ldr	r2, [r3, #12]
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80009ca:	60da      	str	r2, [r3, #12]
}
 80009cc:	bf00      	nop
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function()
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
	// TIM_DMA_ID_CCx depends on timer channel
	MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = dshot_dma_tc_callback;
 80009dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000a08 <dshot_put_tc_callback_function+0x30>)
 80009de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e0:	4a0a      	ldr	r2, [pc, #40]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009e2:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = dshot_dma_tc_callback;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <dshot_put_tc_callback_function+0x38>)
 80009e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009e8:	4a08      	ldr	r2, [pc, #32]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009ea:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = dshot_dma_tc_callback;
 80009ec:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <dshot_put_tc_callback_function+0x38>)
 80009ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009f0:	4a06      	ldr	r2, [pc, #24]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = dshot_dma_tc_callback;
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <dshot_put_tc_callback_function+0x30>)
 80009f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009f8:	4a04      	ldr	r2, [pc, #16]	@ (8000a0c <dshot_put_tc_callback_function+0x34>)
 80009fa:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	240005e4 	.word	0x240005e4
 8000a0c:	08000951 	.word	0x08000951
 8000a10:	24000500 	.word	0x24000500

08000a14 <dshot_start_pwm>:

static void dshot_start_pwm()
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	// Start the timer channel now.
    // Enabling/disabling DMA request can restart a new cycle without PWM start/stop.
  	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL);
 8000a18:	210c      	movs	r1, #12
 8000a1a:	4808      	ldr	r0, [pc, #32]	@ (8000a3c <dshot_start_pwm+0x28>)
 8000a1c:	f008 fb50 	bl	80090c0 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL);
 8000a20:	2108      	movs	r1, #8
 8000a22:	4807      	ldr	r0, [pc, #28]	@ (8000a40 <dshot_start_pwm+0x2c>)
 8000a24:	f008 fb4c 	bl	80090c0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL);
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4805      	ldr	r0, [pc, #20]	@ (8000a40 <dshot_start_pwm+0x2c>)
 8000a2c:	f008 fb48 	bl	80090c0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL);
 8000a30:	2104      	movs	r1, #4
 8000a32:	4802      	ldr	r0, [pc, #8]	@ (8000a3c <dshot_start_pwm+0x28>)
 8000a34:	f008 fb44 	bl	80090c0 <HAL_TIM_PWM_Start>
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	240005e4 	.word	0x240005e4
 8000a40:	24000500 	.word	0x24000500

08000a44 <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b087      	sub	sp, #28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	80fb      	strh	r3, [r7, #6]
	uint16_t packet;
	bool dshot_telemetry = false;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	72fb      	strb	r3, [r7, #11]

	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 8000a52:	88fb      	ldrh	r3, [r7, #6]
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	b21a      	sxth	r2, r3
 8000a58:	7afb      	ldrb	r3, [r7, #11]
 8000a5a:	b21b      	sxth	r3, r3
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	b21b      	sxth	r3, r3
 8000a60:	813b      	strh	r3, [r7, #8]

	// compute checksum
	unsigned csum = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 8000a66:	893b      	ldrh	r3, [r7, #8]
 8000a68:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < 3; i++)
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	e009      	b.n	8000a84 <dshot_prepare_packet+0x40>
	{
        csum ^=  csum_data; // xor data by nibbles
 8000a70:	697a      	ldr	r2, [r7, #20]
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	4053      	eors	r3, r2
 8000a76:	617b      	str	r3, [r7, #20]
        csum_data >>= 4;
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	091b      	lsrs	r3, r3, #4
 8000a7c:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < 3; i++)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	3301      	adds	r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	ddf2      	ble.n	8000a70 <dshot_prepare_packet+0x2c>
	}

	csum &= 0xf;
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	f003 030f 	and.w	r3, r3, #15
 8000a90:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 8000a92:	893b      	ldrh	r3, [r7, #8]
 8000a94:	011b      	lsls	r3, r3, #4
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	813b      	strh	r3, [r7, #8]

	return packet;
 8000aa0:	893b      	ldrh	r3, [r7, #8]
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	371c      	adds	r7, #28
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr

08000aae <dshot_prepare_dmabuffer>:

// Convert 16 bits packet to 16 pwm signal
static void dshot_prepare_dmabuffer(uint32_t* motor_dmabuffer, uint16_t value)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b084      	sub	sp, #16
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
 8000ab6:	460b      	mov	r3, r1
 8000ab8:	807b      	strh	r3, [r7, #2]
	uint16_t packet;
	packet = dshot_prepare_packet(value);
 8000aba:	887b      	ldrh	r3, [r7, #2]
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff ffc1 	bl	8000a44 <dshot_prepare_packet>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	81fb      	strh	r3, [r7, #14]

	for(int i = 0; i < 16; i++)
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	e011      	b.n	8000af0 <dshot_prepare_dmabuffer+0x42>
	{
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 8000acc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	da01      	bge.n	8000ad8 <dshot_prepare_dmabuffer+0x2a>
 8000ad4:	220e      	movs	r2, #14
 8000ad6:	e000      	b.n	8000ada <dshot_prepare_dmabuffer+0x2c>
 8000ad8:	2207      	movs	r2, #7
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	6879      	ldr	r1, [r7, #4]
 8000ae0:	440b      	add	r3, r1
 8000ae2:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 8000ae4:	89fb      	ldrh	r3, [r7, #14]
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 16; i++)
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	3301      	adds	r3, #1
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	2b0f      	cmp	r3, #15
 8000af4:	ddea      	ble.n	8000acc <dshot_prepare_dmabuffer+0x1e>
	}

	motor_dmabuffer[16] = 0;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3340      	adds	r3, #64	@ 0x40
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	3344      	adds	r3, #68	@ 0x44
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t* motor_value)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_value[0]);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	881b      	ldrh	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480e      	ldr	r0, [pc, #56]	@ (8000b58 <dshot_prepare_dmabuffer_all+0x48>)
 8000b20:	f7ff ffc5 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_value[1]);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3302      	adds	r3, #2
 8000b28:	881b      	ldrh	r3, [r3, #0]
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480b      	ldr	r0, [pc, #44]	@ (8000b5c <dshot_prepare_dmabuffer_all+0x4c>)
 8000b2e:	f7ff ffbe 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_value[2]);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	3304      	adds	r3, #4
 8000b36:	881b      	ldrh	r3, [r3, #0]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4809      	ldr	r0, [pc, #36]	@ (8000b60 <dshot_prepare_dmabuffer_all+0x50>)
 8000b3c:	f7ff ffb7 	bl	8000aae <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor4_dmabuffer, motor_value[3]);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3306      	adds	r3, #6
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	4619      	mov	r1, r3
 8000b48:	4806      	ldr	r0, [pc, #24]	@ (8000b64 <dshot_prepare_dmabuffer_all+0x54>)
 8000b4a:	f7ff ffb0 	bl	8000aae <dshot_prepare_dmabuffer>
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	24000310 	.word	0x24000310
 8000b5c:	24000358 	.word	0x24000358
 8000b60:	240003a0 	.word	0x240003a0
 8000b64:	240003e8 	.word	0x240003e8

08000b68 <dshot_dma_start>:

static void dshot_dma_start()
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor1_dmabuffer, (uint32_t)&MOTOR_1_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 8000b6c:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000b6e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8000b70:	4914      	ldr	r1, [pc, #80]	@ (8000bc4 <dshot_dma_start+0x5c>)
 8000b72:	4b13      	ldr	r3, [pc, #76]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	3340      	adds	r3, #64	@ 0x40
 8000b78:	461a      	mov	r2, r3
 8000b7a:	2312      	movs	r3, #18
 8000b7c:	f002 f860 	bl	8002c40 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer, (uint32_t)&MOTOR_2_TIM->Instance->CCR3, DSHOT_DMA_BUFFER_SIZE);
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b82:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000b84:	4911      	ldr	r1, [pc, #68]	@ (8000bcc <dshot_dma_start+0x64>)
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	333c      	adds	r3, #60	@ 0x3c
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	2312      	movs	r3, #18
 8000b90:	f002 f856 	bl	8002c40 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1], (uint32_t)motor3_dmabuffer, (uint32_t)&MOTOR_3_TIM->Instance->CCR1, DSHOT_DMA_BUFFER_SIZE);
 8000b94:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b96:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8000b98:	490d      	ldr	r1, [pc, #52]	@ (8000bd0 <dshot_dma_start+0x68>)
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <dshot_dma_start+0x60>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3334      	adds	r3, #52	@ 0x34
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	2312      	movs	r3, #18
 8000ba4:	f002 f84c 	bl	8002c40 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor4_dmabuffer, (uint32_t)&MOTOR_4_TIM->Instance->CCR2, DSHOT_DMA_BUFFER_SIZE);
 8000ba8:	4b05      	ldr	r3, [pc, #20]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000baa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000bac:	4909      	ldr	r1, [pc, #36]	@ (8000bd4 <dshot_dma_start+0x6c>)
 8000bae:	4b04      	ldr	r3, [pc, #16]	@ (8000bc0 <dshot_dma_start+0x58>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	3338      	adds	r3, #56	@ 0x38
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	2312      	movs	r3, #18
 8000bb8:	f002 f842 	bl	8002c40 <HAL_DMA_Start_IT>
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	240005e4 	.word	0x240005e4
 8000bc4:	24000310 	.word	0x24000310
 8000bc8:	24000500 	.word	0x24000500
 8000bcc:	24000358 	.word	0x24000358
 8000bd0:	240003a0 	.word	0x240003a0
 8000bd4:	240003e8 	.word	0x240003e8

08000bd8 <dshot_enable_dma_request>:

static void dshot_enable_dma_request()
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, TIM_DMA_CC4);
 8000bdc:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	68da      	ldr	r2, [r3, #12]
 8000be2:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000bea:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, TIM_DMA_CC3);
 8000bec:	4b0f      	ldr	r3, [pc, #60]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	68da      	ldr	r2, [r3, #12]
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000bfa:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, TIM_DMA_CC1);
 8000bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	68da      	ldr	r2, [r3, #12]
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <dshot_enable_dma_request+0x54>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000c0a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_4_TIM, TIM_DMA_CC2);
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	68da      	ldr	r2, [r3, #12]
 8000c12:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <dshot_enable_dma_request+0x50>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000c1a:	60da      	str	r2, [r3, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	240005e4 	.word	0x240005e4
 8000c2c:	24000500 	.word	0x24000500

08000c30 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	@ 0x28
 8000c34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c46:	4b48      	ldr	r3, [pc, #288]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4c:	4a46      	ldr	r2, [pc, #280]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c4e:	f043 0304 	orr.w	r3, r3, #4
 8000c52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c56:	4b44      	ldr	r3, [pc, #272]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b40      	ldr	r3, [pc, #256]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	4a3f      	ldr	r2, [pc, #252]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c74:	4b3c      	ldr	r3, [pc, #240]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c82:	4b39      	ldr	r3, [pc, #228]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c88:	4a37      	ldr	r2, [pc, #220]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c8a:	f043 0302 	orr.w	r3, r3, #2
 8000c8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c92:	4b35      	ldr	r3, [pc, #212]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ca0:	4b31      	ldr	r3, [pc, #196]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca6:	4a30      	ldr	r2, [pc, #192]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000ca8:	f043 0308 	orr.w	r3, r3, #8
 8000cac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb6:	f003 0308 	and.w	r3, r3, #8
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc4:	4a28      	ldr	r2, [pc, #160]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cce:	4b26      	ldr	r3, [pc, #152]	@ (8000d68 <MX_GPIO_Init+0x138>)
 8000cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	603b      	str	r3, [r7, #0]
 8000cda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000cdc:	2332      	movs	r3, #50	@ 0x32
 8000cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cec:	230b      	movs	r3, #11
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	481d      	ldr	r0, [pc, #116]	@ (8000d6c <MX_GPIO_Init+0x13c>)
 8000cf8:	f003 fd8e 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cfc:	2380      	movs	r3, #128	@ 0x80
 8000cfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d00:	2302      	movs	r3, #2
 8000d02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d0c:	230b      	movs	r3, #11
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	4619      	mov	r1, r3
 8000d16:	4816      	ldr	r0, [pc, #88]	@ (8000d70 <MX_GPIO_Init+0x140>)
 8000d18:	f003 fd7e 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d2e:	230b      	movs	r3, #11
 8000d30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	4619      	mov	r1, r3
 8000d38:	480e      	ldr	r0, [pc, #56]	@ (8000d74 <MX_GPIO_Init+0x144>)
 8000d3a:	f003 fd6d 	bl	8004818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d3e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d50:	230b      	movs	r3, #11
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <MX_GPIO_Init+0x148>)
 8000d5c:	f003 fd5c 	bl	8004818 <HAL_GPIO_Init>

}
 8000d60:	bf00      	nop
 8000d62:	3728      	adds	r7, #40	@ 0x28
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	58024400 	.word	0x58024400
 8000d6c:	58020800 	.word	0x58020800
 8000d70:	58020000 	.word	0x58020000
 8000d74:	58020400 	.word	0x58020400
 8000d78:	58021800 	.word	0x58021800

08000d7c <HAL_TIM_IC_CaptureCallback>:
		}
		xfr_ptr->sts_4to7 = 0; // M4 to M7 buffer is empty
	}
	return buffer; // return the buffer (pointer)
}
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	contador = __HAL_TIM_GET_COUNTER(&htim4);
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <HAL_TIM_IC_CaptureCallback+0x20>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d8a:	4a05      	ldr	r2, [pc, #20]	@ (8000da0 <HAL_TIM_IC_CaptureCallback+0x24>)
 8000d8c:	6013      	str	r3, [r2, #0]
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	24000598 	.word	0x24000598
 8000da0:	24000440 	.word	0x24000440

08000da4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b092      	sub	sp, #72	@ 0x48
 8000da8:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000daa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dae:	647b      	str	r3, [r7, #68]	@ 0x44
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000db0:	bf00      	nop
 8000db2:	4b71      	ldr	r3, [pc, #452]	@ (8000f78 <main+0x1d4>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d004      	beq.n	8000dc8 <main+0x24>
 8000dbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000dc0:	1e5a      	subs	r2, r3, #1
 8000dc2:	647a      	str	r2, [r7, #68]	@ 0x44
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	dcf4      	bgt.n	8000db2 <main+0xe>
  if ( timeout < 0 )
 8000dc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	da01      	bge.n	8000dd2 <main+0x2e>
  {
  Error_Handler();
 8000dce:	f000 f969 	bl	80010a4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd2:	f001 f9f3 	bl	80021bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd6:	f000 f8e5 	bl	8000fa4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000dda:	4b67      	ldr	r3, [pc, #412]	@ (8000f78 <main+0x1d4>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de0:	4a65      	ldr	r2, [pc, #404]	@ (8000f78 <main+0x1d4>)
 8000de2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000de6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dea:	4b63      	ldr	r3, [pc, #396]	@ (8000f78 <main+0x1d4>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000df4:	607b      	str	r3, [r7, #4]
 8000df6:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f003 fef1 	bl	8004be0 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000dfe:	2100      	movs	r1, #0
 8000e00:	2000      	movs	r0, #0
 8000e02:	f003 ff07 	bl	8004c14 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000e06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e0a:	647b      	str	r3, [r7, #68]	@ 0x44
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000e0c:	bf00      	nop
 8000e0e:	4b5a      	ldr	r3, [pc, #360]	@ (8000f78 <main+0x1d4>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d104      	bne.n	8000e24 <main+0x80>
 8000e1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e1c:	1e5a      	subs	r2, r3, #1
 8000e1e:	647a      	str	r2, [r7, #68]	@ 0x44
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dcf4      	bgt.n	8000e0e <main+0x6a>
if ( timeout < 0 )
 8000e24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	da01      	bge.n	8000e2e <main+0x8a>
{
Error_Handler();
 8000e2a:	f000 f93b 	bl	80010a4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f7ff feff 	bl	8000c30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e32:	f7ff fcbb 	bl	80007ac <MX_DMA_Init>
  MX_TIM2_Init();
 8000e36:	f000 fc6f 	bl	8001718 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000e3a:	f000 fd75 	bl	8001928 <MX_TIM5_Init>
  MX_TIM3_Init();
 8000e3e:	f000 fccf 	bl	80017e0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e42:	f000 fd1b 	bl	800187c <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8000e46:	f00d ff85 	bl	800ed54 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  int count = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	643b      	str	r3, [r7, #64]	@ 0x40
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000e4e:	213c      	movs	r1, #60	@ 0x3c
 8000e50:	484a      	ldr	r0, [pc, #296]	@ (8000f7c <main+0x1d8>)
 8000e52:	f008 fae9 	bl	8009428 <HAL_TIM_Encoder_Start_IT>
	uint8_t * xfr_data; // pointer to transfer data


	//initialize inter-core status pointers
	xfr_ptr->sts_4to7 = 0;
 8000e56:	4b4a      	ldr	r3, [pc, #296]	@ (8000f80 <main+0x1dc>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
	xfr_ptr->sts_7to4 = 0;
 8000e5c:	4b48      	ldr	r3, [pc, #288]	@ (8000f80 <main+0x1dc>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	705a      	strb	r2, [r3, #1]
	extern uint16_t D[4];

	dshot_init(DSHOT300);
 8000e62:	2001      	movs	r0, #1
 8000e64:	f7ff fcda 	bl	800081c <dshot_init>
	  if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000e68:	4846      	ldr	r0, [pc, #280]	@ (8000f84 <main+0x1e0>)
 8000e6a:	f008 f859 	bl	8008f20 <HAL_TIM_Base_Start_IT>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <main+0xd4>
	    {
	      /* Starting Error */
	      Error_Handler();
 8000e74:	f000 f916 	bl	80010a4 <Error_Handler>
	    }
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000e78:	2000      	movs	r0, #0
 8000e7a:	f000 ffbb 	bl	8001df4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f000 ffb8 	bl	8001df4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000e84:	2002      	movs	r0, #2
 8000e86:	f000 ffb5 	bl	8001df4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f001 f827 	bl	8001ee0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000e92:	4b3d      	ldr	r3, [pc, #244]	@ (8000f88 <main+0x1e4>)
 8000e94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e98:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000e9a:	4b3b      	ldr	r3, [pc, #236]	@ (8000f88 <main+0x1e4>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000ea0:	4b39      	ldr	r3, [pc, #228]	@ (8000f88 <main+0x1e4>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000ea6:	4b38      	ldr	r3, [pc, #224]	@ (8000f88 <main+0x1e4>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000eac:	4b36      	ldr	r3, [pc, #216]	@ (8000f88 <main+0x1e4>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000eb2:	4935      	ldr	r1, [pc, #212]	@ (8000f88 <main+0x1e4>)
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	f001 f8a3 	bl	8002000 <BSP_COM_Init>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <main+0x120>
  {
    Error_Handler();
 8000ec0:	f000 f8f0 	bl	80010a4 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char message[40]={'\0'};
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]
 8000ec8:	f107 031c 	add.w	r3, r7, #28
 8000ecc:	2224      	movs	r2, #36	@ 0x24
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f00f f9ea 	bl	80102aa <memset>
  uint16_t zero[4] = {0,0,0,0};
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	605a      	str	r2, [r3, #4]
  uint16_t bi[4] = {2045,0,0,0};
 8000ee0:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 8000ee4:	813b      	strh	r3, [r7, #8]
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	817b      	strh	r3, [r7, #10]
 8000eea:	2300      	movs	r3, #0
 8000eec:	81bb      	strh	r3, [r7, #12]
 8000eee:	2300      	movs	r3, #0
 8000ef0:	81fb      	strh	r3, [r7, #14]
	  	  for(int n=0;n<4;n++){
	  		  motores[n] = (Mensagem[n]*2048)/255;

	  	  }
	  	  */
	  	  motores[0]=0;
 8000ef2:	4b26      	ldr	r3, [pc, #152]	@ (8000f8c <main+0x1e8>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	801a      	strh	r2, [r3, #0]
	  	  if(count<5000){
 8000ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000efa:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000efe:	4293      	cmp	r3, r2
 8000f00:	dc09      	bgt.n	8000f16 <main+0x172>
	  		  ref[0] = 0;
 8000f02:	4b23      	ldr	r3, [pc, #140]	@ (8000f90 <main+0x1ec>)
 8000f04:	f04f 0200 	mov.w	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
	  		dshot_write(zero);
 8000f0a:	f107 0310 	add.w	r3, r7, #16
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fc95 	bl	800083e <dshot_write>
 8000f14:	e016      	b.n	8000f44 <main+0x1a0>
	  	  } else if(count>=5000){
 8000f16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f18:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	dd06      	ble.n	8000f2e <main+0x18a>
	  		  ref[0] = -6;
 8000f20:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <main+0x1ec>)
 8000f22:	4a1c      	ldr	r2, [pc, #112]	@ (8000f94 <main+0x1f0>)
 8000f24:	601a      	str	r2, [r3, #0]
	  		  dshot_write(D);
 8000f26:	481c      	ldr	r0, [pc, #112]	@ (8000f98 <main+0x1f4>)
 8000f28:	f7ff fc89 	bl	800083e <dshot_write>
 8000f2c:	e00a      	b.n	8000f44 <main+0x1a0>

	  	  } else if(count >= 15000){
 8000f2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f30:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8000f34:	4293      	cmp	r3, r2
 8000f36:	dd05      	ble.n	8000f44 <main+0x1a0>
	  		  ref[0] = -6;
 8000f38:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <main+0x1ec>)
 8000f3a:	4a16      	ldr	r2, [pc, #88]	@ (8000f94 <main+0x1f0>)
 8000f3c:	601a      	str	r2, [r3, #0]
	  		  dshot_write(D);
 8000f3e:	4816      	ldr	r0, [pc, #88]	@ (8000f98 <main+0x1f4>)
 8000f40:	f7ff fc7d 	bl	800083e <dshot_write>
	  	  }

	  	  count++;
 8000f44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f46:	3301      	adds	r3, #1
 8000f48:	643b      	str	r3, [r7, #64]	@ 0x40

	  	  sprintf(message, "%f \n \r", velocidade);
 8000f4a:	4b14      	ldr	r3, [pc, #80]	@ (8000f9c <main+0x1f8>)
 8000f4c:	edd3 7a00 	vldr	s15, [r3]
 8000f50:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f54:	f107 0018 	add.w	r0, r7, #24
 8000f58:	ec53 2b17 	vmov	r2, r3, d7
 8000f5c:	4910      	ldr	r1, [pc, #64]	@ (8000fa0 <main+0x1fc>)
 8000f5e:	f00f f941 	bl	80101e4 <siprintf>
	  	  CDC_Transmit_FS(message,sizeof(message));
 8000f62:	f107 0318 	add.w	r3, r7, #24
 8000f66:	2128      	movs	r1, #40	@ 0x28
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f00d ffb3 	bl	800eed4 <CDC_Transmit_FS>
	  	  HAL_Delay(1);
 8000f6e:	2001      	movs	r0, #1
 8000f70:	f001 f9b6 	bl	80022e0 <HAL_Delay>
  {
 8000f74:	e7bd      	b.n	8000ef2 <main+0x14e>
 8000f76:	bf00      	nop
 8000f78:	58024400 	.word	0x58024400
 8000f7c:	24000598 	.word	0x24000598
 8000f80:	38001000 	.word	0x38001000
 8000f84:	2400054c 	.word	0x2400054c
 8000f88:	24000430 	.word	0x24000430
 8000f8c:	24000458 	.word	0x24000458
 8000f90:	24000448 	.word	0x24000448
 8000f94:	c0c00000 	.word	0xc0c00000
 8000f98:	240004c4 	.word	0x240004c4
 8000f9c:	24000444 	.word	0x24000444
 8000fa0:	08012400 	.word	0x08012400

08000fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b09c      	sub	sp, #112	@ 0x70
 8000fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000faa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fae:	224c      	movs	r2, #76	@ 0x4c
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f00f f979 	bl	80102aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	2220      	movs	r2, #32
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f00f f973 	bl	80102aa <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000fc4:	2004      	movs	r0, #4
 8000fc6:	f005 f8d7 	bl	8006178 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fca:	2300      	movs	r3, #0
 8000fcc:	603b      	str	r3, [r7, #0]
 8000fce:	4b33      	ldr	r3, [pc, #204]	@ (800109c <SystemClock_Config+0xf8>)
 8000fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd2:	4a32      	ldr	r2, [pc, #200]	@ (800109c <SystemClock_Config+0xf8>)
 8000fd4:	f023 0301 	bic.w	r3, r3, #1
 8000fd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000fda:	4b30      	ldr	r3, [pc, #192]	@ (800109c <SystemClock_Config+0xf8>)
 8000fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	603b      	str	r3, [r7, #0]
 8000fe4:	4b2e      	ldr	r3, [pc, #184]	@ (80010a0 <SystemClock_Config+0xfc>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fec:	4a2c      	ldr	r2, [pc, #176]	@ (80010a0 <SystemClock_Config+0xfc>)
 8000fee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ff2:	6193      	str	r3, [r2, #24]
 8000ff4:	4b2a      	ldr	r3, [pc, #168]	@ (80010a0 <SystemClock_Config+0xfc>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ffc:	603b      	str	r3, [r7, #0]
 8000ffe:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001000:	bf00      	nop
 8001002:	4b27      	ldr	r3, [pc, #156]	@ (80010a0 <SystemClock_Config+0xfc>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800100a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800100e:	d1f8      	bne.n	8001002 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001010:	2322      	movs	r3, #34	@ 0x22
 8001012:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001014:	2301      	movs	r3, #1
 8001016:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001018:	2340      	movs	r3, #64	@ 0x40
 800101a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800101c:	2301      	movs	r3, #1
 800101e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001020:	2302      	movs	r3, #2
 8001022:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001024:	2300      	movs	r3, #0
 8001026:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001028:	2304      	movs	r3, #4
 800102a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 800102c:	2319      	movs	r3, #25
 800102e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001030:	2302      	movs	r3, #2
 8001032:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001034:	2305      	movs	r3, #5
 8001036:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001038:	2302      	movs	r3, #2
 800103a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800103c:	230c      	movs	r3, #12
 800103e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001040:	2300      	movs	r3, #0
 8001042:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001048:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800104c:	4618      	mov	r0, r3
 800104e:	f005 f8fd 	bl	800624c <HAL_RCC_OscConfig>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001058:	f000 f824 	bl	80010a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800105c:	233f      	movs	r3, #63	@ 0x3f
 800105e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001060:	2303      	movs	r3, #3
 8001062:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001068:	2300      	movs	r3, #0
 800106a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800106c:	2340      	movs	r3, #64	@ 0x40
 800106e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001070:	2340      	movs	r3, #64	@ 0x40
 8001072:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001074:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001078:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800107a:	2340      	movs	r3, #64	@ 0x40
 800107c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800107e:	1d3b      	adds	r3, r7, #4
 8001080:	2104      	movs	r1, #4
 8001082:	4618      	mov	r0, r3
 8001084:	f005 fd3c 	bl	8006b00 <HAL_RCC_ClockConfig>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0xee>
  {
    Error_Handler();
 800108e:	f000 f809 	bl	80010a4 <Error_Handler>
  }
}
 8001092:	bf00      	nop
 8001094:	3770      	adds	r7, #112	@ 0x70
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	58000400 	.word	0x58000400
 80010a0:	58024800 	.word	0x58024800

080010a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a8:	b672      	cpsid	i
}
 80010aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <Error_Handler+0x8>

080010b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <HAL_MspInit+0x30>)
 80010b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010bc:	4a08      	ldr	r2, [pc, #32]	@ (80010e0 <HAL_MspInit+0x30>)
 80010be:	f043 0302 	orr.w	r3, r3, #2
 80010c2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <HAL_MspInit+0x30>)
 80010c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010cc:	f003 0302 	and.w	r3, r3, #2
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	58024400 	.word	0x58024400

080010e4 <map>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint16_t map(float x, int in_min, int in_max, int out_min, int out_max) {
 80010e4:	b480      	push	{r7}
 80010e6:	b087      	sub	sp, #28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	ed87 0a05 	vstr	s0, [r7, #20]
 80010ee:	6138      	str	r0, [r7, #16]
 80010f0:	60f9      	str	r1, [r7, #12]
 80010f2:	60ba      	str	r2, [r7, #8]
 80010f4:	607b      	str	r3, [r7, #4]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	ee07 3a90 	vmov	s15, r3
 80010fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	ee07 3a90 	vmov	s15, r3
 8001112:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001116:	ee67 6a27 	vmul.f32	s13, s14, s15
 800111a:	68fa      	ldr	r2, [r7, #12]
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	ee07 3a90 	vmov	s15, r3
 8001124:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001128:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	ee07 3a90 	vmov	s15, r3
 8001132:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001136:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800113e:	ee17 3a90 	vmov	r3, s15
 8001142:	b29b      	uxth	r3, r3
}
 8001144:	4618      	mov	r0, r3
 8001146:	371c      	adds	r7, #28
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <Controle>:

void Controle(){
 8001150:	b590      	push	{r4, r7, lr}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0

	for(uint8_t n=0;n<4;n++){
 8001156:	2300      	movs	r3, #0
 8001158:	71fb      	strb	r3, [r7, #7]
 800115a:	e0d8      	b.n	800130e <Controle+0x1be>
		error[n] =ref[n] -  speed[n];
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	4a9b      	ldr	r2, [pc, #620]	@ (80013cc <Controle+0x27c>)
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	4413      	add	r3, r2
 8001164:	ed93 7a00 	vldr	s14, [r3]
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	4a99      	ldr	r2, [pc, #612]	@ (80013d0 <Controle+0x280>)
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	4413      	add	r3, r2
 8001170:	edd3 7a00 	vldr	s15, [r3]
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800117a:	4a96      	ldr	r2, [pc, #600]	@ (80013d4 <Controle+0x284>)
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	4413      	add	r3, r2
 8001180:	edc3 7a00 	vstr	s15, [r3]
		deltaU[n] = Kc*(error[n]- preverror[n]) + error[n]*Ki -Kd*(speed[n]-2*prevspeed[n] + prevspeed2[n]);
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	4a93      	ldr	r2, [pc, #588]	@ (80013d4 <Controle+0x284>)
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4413      	add	r3, r2
 800118c:	ed93 7a00 	vldr	s14, [r3]
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	4a91      	ldr	r2, [pc, #580]	@ (80013d8 <Controle+0x288>)
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	edd3 7a00 	vldr	s15, [r3]
 800119c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011a0:	4b8e      	ldr	r3, [pc, #568]	@ (80013dc <Controle+0x28c>)
 80011a2:	edd3 7a00 	vldr	s15, [r3]
 80011a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4a89      	ldr	r2, [pc, #548]	@ (80013d4 <Controle+0x284>)
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	4413      	add	r3, r2
 80011b2:	edd3 6a00 	vldr	s13, [r3]
 80011b6:	4b8a      	ldr	r3, [pc, #552]	@ (80013e0 <Controle+0x290>)
 80011b8:	edd3 7a00 	vldr	s15, [r3]
 80011bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	4a82      	ldr	r2, [pc, #520]	@ (80013d0 <Controle+0x280>)
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	edd3 6a00 	vldr	s13, [r3]
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	4a84      	ldr	r2, [pc, #528]	@ (80013e4 <Controle+0x294>)
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	4413      	add	r3, r2
 80011d8:	edd3 7a00 	vldr	s15, [r3]
 80011dc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011e0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	4a80      	ldr	r2, [pc, #512]	@ (80013e8 <Controle+0x298>)
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	edd3 7a00 	vldr	s15, [r3]
 80011f0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80011f4:	4b7d      	ldr	r3, [pc, #500]	@ (80013ec <Controle+0x29c>)
 80011f6:	edd3 7a00 	vldr	s15, [r3]
 80011fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001204:	4a7a      	ldr	r2, [pc, #488]	@ (80013f0 <Controle+0x2a0>)
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	4413      	add	r3, r2
 800120a:	edc3 7a00 	vstr	s15, [r3]
		uM[n] = uM[n] + deltaU[n];
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	4a78      	ldr	r2, [pc, #480]	@ (80013f4 <Controle+0x2a4>)
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	ed93 7a00 	vldr	s14, [r3]
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	4a74      	ldr	r2, [pc, #464]	@ (80013f0 <Controle+0x2a0>)
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	edd3 7a00 	vldr	s15, [r3]
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800122c:	4a71      	ldr	r2, [pc, #452]	@ (80013f4 <Controle+0x2a4>)
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	edc3 7a00 	vstr	s15, [r3]
		//saturador
		if( uM[n] < -1023){
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	4a6e      	ldr	r2, [pc, #440]	@ (80013f4 <Controle+0x2a4>)
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4413      	add	r3, r2
 800123e:	edd3 7a00 	vldr	s15, [r3]
 8001242:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80013f8 <Controle+0x2a8>
 8001246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124e:	d505      	bpl.n	800125c <Controle+0x10c>
			uM[n]= -1023;
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	4a68      	ldr	r2, [pc, #416]	@ (80013f4 <Controle+0x2a4>)
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	4a68      	ldr	r2, [pc, #416]	@ (80013fc <Controle+0x2ac>)
 800125a:	601a      	str	r2, [r3, #0]
		}
		if(uM[n]>1023){
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	4a65      	ldr	r2, [pc, #404]	@ (80013f4 <Controle+0x2a4>)
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4413      	add	r3, r2
 8001264:	edd3 7a00 	vldr	s15, [r3]
 8001268:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001400 <Controle+0x2b0>
 800126c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001274:	dd05      	ble.n	8001282 <Controle+0x132>
			uM[n]= 1023;
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	4a5e      	ldr	r2, [pc, #376]	@ (80013f4 <Controle+0x2a4>)
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	4413      	add	r3, r2
 800127e:	4a61      	ldr	r2, [pc, #388]	@ (8001404 <Controle+0x2b4>)
 8001280:	601a      	str	r2, [r3, #0]
		//if(uM< 0){
		//	D[n] = uM[n]*(-1)+1024;
		//} else {
		//	D[n] = uM[n];
		//}
		if(uM[n]>=0)
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	4a5b      	ldr	r2, [pc, #364]	@ (80013f4 <Controle+0x2a4>)
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	4413      	add	r3, r2
 800128a:	edd3 7a00 	vldr	s15, [r3]
 800128e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001296:	db16      	blt.n	80012c6 <Controle+0x176>
			D[n] = map(uM[n],0,1023,200,1023);
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	4a56      	ldr	r2, [pc, #344]	@ (80013f4 <Controle+0x2a4>)
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4413      	add	r3, r2
 80012a0:	edd3 7a00 	vldr	s15, [r3]
 80012a4:	79fc      	ldrb	r4, [r7, #7]
 80012a6:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80012aa:	22c8      	movs	r2, #200	@ 0xc8
 80012ac:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80012b0:	2000      	movs	r0, #0
 80012b2:	eeb0 0a67 	vmov.f32	s0, s15
 80012b6:	f7ff ff15 	bl	80010e4 <map>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461a      	mov	r2, r3
 80012be:	4b52      	ldr	r3, [pc, #328]	@ (8001408 <Controle+0x2b8>)
 80012c0:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
 80012c4:	e020      	b.n	8001308 <Controle+0x1b8>
		else if(uM[n]<0)
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	4a4a      	ldr	r2, [pc, #296]	@ (80013f4 <Controle+0x2a4>)
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	edd3 7a00 	vldr	s15, [r3]
 80012d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012da:	d515      	bpl.n	8001308 <Controle+0x1b8>
			D[n]= map(uM[n],-1023,0,2047,1224);
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	4a45      	ldr	r2, [pc, #276]	@ (80013f4 <Controle+0x2a4>)
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	4413      	add	r3, r2
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	79fc      	ldrb	r4, [r7, #7]
 80012ea:	f44f 6399 	mov.w	r3, #1224	@ 0x4c8
 80012ee:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80012f2:	2100      	movs	r1, #0
 80012f4:	4845      	ldr	r0, [pc, #276]	@ (800140c <Controle+0x2bc>)
 80012f6:	eeb0 0a67 	vmov.f32	s0, s15
 80012fa:	f7ff fef3 	bl	80010e4 <map>
 80012fe:	4603      	mov	r3, r0
 8001300:	461a      	mov	r2, r3
 8001302:	4b41      	ldr	r3, [pc, #260]	@ (8001408 <Controle+0x2b8>)
 8001304:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for(uint8_t n=0;n<4;n++){
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	3301      	adds	r3, #1
 800130c:	71fb      	strb	r3, [r7, #7]
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b03      	cmp	r3, #3
 8001312:	f67f af23 	bls.w	800115c <Controle+0xc>
	}


	cont = cont +1;
 8001316:	4b3e      	ldr	r3, [pc, #248]	@ (8001410 <Controle+0x2c0>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	3301      	adds	r3, #1
 800131c:	b2da      	uxtb	r2, r3
 800131e:	4b3c      	ldr	r3, [pc, #240]	@ (8001410 <Controle+0x2c0>)
 8001320:	701a      	strb	r2, [r3, #0]
	if(cont == 1){
 8001322:	4b3b      	ldr	r3, [pc, #236]	@ (8001410 <Controle+0x2c0>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d11d      	bne.n	8001366 <Controle+0x216>
		for(uint8_t n=0;n<4;n++){
 800132a:	2300      	movs	r3, #0
 800132c:	71bb      	strb	r3, [r7, #6]
 800132e:	e016      	b.n	800135e <Controle+0x20e>
			prevspeed[n] = speed[n];
 8001330:	79ba      	ldrb	r2, [r7, #6]
 8001332:	79bb      	ldrb	r3, [r7, #6]
 8001334:	4926      	ldr	r1, [pc, #152]	@ (80013d0 <Controle+0x280>)
 8001336:	0092      	lsls	r2, r2, #2
 8001338:	440a      	add	r2, r1
 800133a:	6812      	ldr	r2, [r2, #0]
 800133c:	4929      	ldr	r1, [pc, #164]	@ (80013e4 <Controle+0x294>)
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	440b      	add	r3, r1
 8001342:	601a      	str	r2, [r3, #0]
			preverror[n] = error[n];
 8001344:	79ba      	ldrb	r2, [r7, #6]
 8001346:	79bb      	ldrb	r3, [r7, #6]
 8001348:	4922      	ldr	r1, [pc, #136]	@ (80013d4 <Controle+0x284>)
 800134a:	0092      	lsls	r2, r2, #2
 800134c:	440a      	add	r2, r1
 800134e:	6812      	ldr	r2, [r2, #0]
 8001350:	4921      	ldr	r1, [pc, #132]	@ (80013d8 <Controle+0x288>)
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	601a      	str	r2, [r3, #0]
		for(uint8_t n=0;n<4;n++){
 8001358:	79bb      	ldrb	r3, [r7, #6]
 800135a:	3301      	adds	r3, #1
 800135c:	71bb      	strb	r3, [r7, #6]
 800135e:	79bb      	ldrb	r3, [r7, #6]
 8001360:	2b03      	cmp	r3, #3
 8001362:	d9e5      	bls.n	8001330 <Controle+0x1e0>
			prevspeed[n] = speed[n];
			preverror[n] = error[n];
		}
		cont = 1;
	}
}
 8001364:	e02d      	b.n	80013c2 <Controle+0x272>
	} else if(cont ==2){
 8001366:	4b2a      	ldr	r3, [pc, #168]	@ (8001410 <Controle+0x2c0>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b02      	cmp	r3, #2
 800136c:	d129      	bne.n	80013c2 <Controle+0x272>
		for(uint8_t n=0;n<4;n++){
 800136e:	2300      	movs	r3, #0
 8001370:	717b      	strb	r3, [r7, #5]
 8001372:	e020      	b.n	80013b6 <Controle+0x266>
			prevspeed2[n] = prevspeed[n];
 8001374:	797a      	ldrb	r2, [r7, #5]
 8001376:	797b      	ldrb	r3, [r7, #5]
 8001378:	491a      	ldr	r1, [pc, #104]	@ (80013e4 <Controle+0x294>)
 800137a:	0092      	lsls	r2, r2, #2
 800137c:	440a      	add	r2, r1
 800137e:	6812      	ldr	r2, [r2, #0]
 8001380:	4919      	ldr	r1, [pc, #100]	@ (80013e8 <Controle+0x298>)
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	440b      	add	r3, r1
 8001386:	601a      	str	r2, [r3, #0]
			prevspeed[n] = speed[n];
 8001388:	797a      	ldrb	r2, [r7, #5]
 800138a:	797b      	ldrb	r3, [r7, #5]
 800138c:	4910      	ldr	r1, [pc, #64]	@ (80013d0 <Controle+0x280>)
 800138e:	0092      	lsls	r2, r2, #2
 8001390:	440a      	add	r2, r1
 8001392:	6812      	ldr	r2, [r2, #0]
 8001394:	4913      	ldr	r1, [pc, #76]	@ (80013e4 <Controle+0x294>)
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	440b      	add	r3, r1
 800139a:	601a      	str	r2, [r3, #0]
			preverror[n] = error[n];
 800139c:	797a      	ldrb	r2, [r7, #5]
 800139e:	797b      	ldrb	r3, [r7, #5]
 80013a0:	490c      	ldr	r1, [pc, #48]	@ (80013d4 <Controle+0x284>)
 80013a2:	0092      	lsls	r2, r2, #2
 80013a4:	440a      	add	r2, r1
 80013a6:	6812      	ldr	r2, [r2, #0]
 80013a8:	490b      	ldr	r1, [pc, #44]	@ (80013d8 <Controle+0x288>)
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	440b      	add	r3, r1
 80013ae:	601a      	str	r2, [r3, #0]
		for(uint8_t n=0;n<4;n++){
 80013b0:	797b      	ldrb	r3, [r7, #5]
 80013b2:	3301      	adds	r3, #1
 80013b4:	717b      	strb	r3, [r7, #5]
 80013b6:	797b      	ldrb	r3, [r7, #5]
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	d9db      	bls.n	8001374 <Controle+0x224>
		cont = 1;
 80013bc:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <Controle+0x2c0>)
 80013be:	2201      	movs	r2, #1
 80013c0:	701a      	strb	r2, [r3, #0]
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd90      	pop	{r4, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	24000448 	.word	0x24000448
 80013d0:	240004ec 	.word	0x240004ec
 80013d4:	24000460 	.word	0x24000460
 80013d8:	240004b0 	.word	0x240004b0
 80013dc:	24000008 	.word	0x24000008
 80013e0:	2400000c 	.word	0x2400000c
 80013e4:	24000490 	.word	0x24000490
 80013e8:	240004a0 	.word	0x240004a0
 80013ec:	24000010 	.word	0x24000010
 80013f0:	24000470 	.word	0x24000470
 80013f4:	24000480 	.word	0x24000480
 80013f8:	c47fc000 	.word	0xc47fc000
 80013fc:	c47fc000 	.word	0xc47fc000
 8001400:	447fc000 	.word	0x447fc000
 8001404:	447fc000 	.word	0x447fc000
 8001408:	240004c4 	.word	0x240004c4
 800140c:	fffffc01 	.word	0xfffffc01
 8001410:	240004c0 	.word	0x240004c0

08001414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <NMI_Handler+0x4>

0800141c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001420:	bf00      	nop
 8001422:	e7fd      	b.n	8001420 <HardFault_Handler+0x4>

08001424 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <MemManage_Handler+0x4>

0800142c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <BusFault_Handler+0x4>

08001434 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <UsageFault_Handler+0x4>

0800143c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800146a:	f000 ff19 	bl	80022a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001478:	4802      	ldr	r0, [pc, #8]	@ (8001484 <DMA1_Stream1_IRQHandler+0x10>)
 800147a:	f001 fe4b 	bl	8003114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	240006a8 	.word	0x240006a8

08001488 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 800148c:	4802      	ldr	r0, [pc, #8]	@ (8001498 <DMA1_Stream3_IRQHandler+0x10>)
 800148e:	f001 fe41 	bl	8003114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	24000798 	.word	0x24000798

0800149c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 80014a0:	4802      	ldr	r0, [pc, #8]	@ (80014ac <DMA1_Stream4_IRQHandler+0x10>)
 80014a2:	f001 fe37 	bl	8003114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	24000720 	.word	0x24000720

080014b0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80014b4:	4802      	ldr	r0, [pc, #8]	@ (80014c0 <DMA1_Stream5_IRQHandler+0x10>)
 80014b6:	f001 fe2d 	bl	8003114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	24000630 	.word	0x24000630
 80014c4:	00000000 	.word	0x00000000

080014c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80014cc:	481e      	ldr	r0, [pc, #120]	@ (8001548 <TIM3_IRQHandler+0x80>)
 80014ce:	f008 f859 	bl	8009584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  Enc[0] = TIM4->CNT;
 80014d2:	4b1e      	ldr	r3, [pc, #120]	@ (800154c <TIM3_IRQHandler+0x84>)
 80014d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001550 <TIM3_IRQHandler+0x88>)
 80014d8:	6013      	str	r3, [r2, #0]
  TIM4->CNT = 0;
 80014da:	4b1c      	ldr	r3, [pc, #112]	@ (800154c <TIM3_IRQHandler+0x84>)
 80014dc:	2200      	movs	r2, #0
 80014de:	625a      	str	r2, [r3, #36]	@ 0x24
  vel[0] = Enc[0];
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <TIM3_IRQHandler+0x88>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	461a      	mov	r2, r3
 80014e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <TIM3_IRQHandler+0x8c>)
 80014e8:	601a      	str	r2, [r3, #0]
  if(vel[0]>60000){
 80014ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001554 <TIM3_IRQHandler+0x8c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80014f2:	4293      	cmp	r3, r2
 80014f4:	dd05      	ble.n	8001502 <TIM3_IRQHandler+0x3a>
		  vel[0] = vel[0] - 65356;
 80014f6:	4b17      	ldr	r3, [pc, #92]	@ (8001554 <TIM3_IRQHandler+0x8c>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	4b17      	ldr	r3, [pc, #92]	@ (8001558 <TIM3_IRQHandler+0x90>)
 80014fc:	4413      	add	r3, r2
 80014fe:	4a15      	ldr	r2, [pc, #84]	@ (8001554 <TIM3_IRQHandler+0x8c>)
 8001500:	6013      	str	r3, [r2, #0]
  }
  speed[0] = vel[0]/(81.92);
 8001502:	4b14      	ldr	r3, [pc, #80]	@ (8001554 <TIM3_IRQHandler+0x8c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	ee07 3a90 	vmov	s15, r3
 800150a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800150e:	ed9f 5b0c 	vldr	d5, [pc, #48]	@ 8001540 <TIM3_IRQHandler+0x78>
 8001512:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001516:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <TIM3_IRQHandler+0x94>)
 800151c:	edc3 7a00 	vstr	s15, [r3]
  velocidade = speed[0];
 8001520:	4b0e      	ldr	r3, [pc, #56]	@ (800155c <TIM3_IRQHandler+0x94>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a0e      	ldr	r2, [pc, #56]	@ (8001560 <TIM3_IRQHandler+0x98>)
 8001526:	6013      	str	r3, [r2, #0]
  Controle();
 8001528:	f7ff fe12 	bl	8001150 <Controle>

  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
 800152c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001530:	480c      	ldr	r0, [pc, #48]	@ (8001564 <TIM3_IRQHandler+0x9c>)
 8001532:	f003 fb3a 	bl	8004baa <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	f3af 8000 	nop.w
 8001540:	47ae147b 	.word	0x47ae147b
 8001544:	40547ae1 	.word	0x40547ae1
 8001548:	2400054c 	.word	0x2400054c
 800154c:	40000800 	.word	0x40000800
 8001550:	240004cc 	.word	0x240004cc
 8001554:	240004dc 	.word	0x240004dc
 8001558:	ffff00b4 	.word	0xffff00b4
 800155c:	240004ec 	.word	0x240004ec
 8001560:	24000444 	.word	0x24000444
 8001564:	58020400 	.word	0x58020400

08001568 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800156c:	2000      	movs	r0, #0
 800156e:	f000 fd29 	bl	8001fc4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800157c:	4802      	ldr	r0, [pc, #8]	@ (8001588 <OTG_FS_IRQHandler+0x10>)
 800157e:	f003 fc9e 	bl	8004ebe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	24001d94 	.word	0x24001d94

0800158c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return 1;
 8001590:	2301      	movs	r3, #1
}
 8001592:	4618      	mov	r0, r3
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <_kill>:

int _kill(int pid, int sig)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015a6:	f00e fed3 	bl	8010350 <__errno>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2216      	movs	r2, #22
 80015ae:	601a      	str	r2, [r3, #0]
  return -1;
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <_exit>:

void _exit (int status)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015c4:	f04f 31ff 	mov.w	r1, #4294967295
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff ffe7 	bl	800159c <_kill>
  while (1) {}    /* Make sure we hang here */
 80015ce:	bf00      	nop
 80015d0:	e7fd      	b.n	80015ce <_exit+0x12>

080015d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b086      	sub	sp, #24
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	60f8      	str	r0, [r7, #12]
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	e00a      	b.n	80015fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015e4:	f3af 8000 	nop.w
 80015e8:	4601      	mov	r1, r0
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	1c5a      	adds	r2, r3, #1
 80015ee:	60ba      	str	r2, [r7, #8]
 80015f0:	b2ca      	uxtb	r2, r1
 80015f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	3301      	adds	r3, #1
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	429a      	cmp	r2, r3
 8001600:	dbf0      	blt.n	80015e4 <_read+0x12>
  }

  return len;
 8001602:	687b      	ldr	r3, [r7, #4]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	e009      	b.n	8001632 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	1c5a      	adds	r2, r3, #1
 8001622:	60ba      	str	r2, [r7, #8]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 fd4c 	bl	80020c4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	3301      	adds	r3, #1
 8001630:	617b      	str	r3, [r7, #20]
 8001632:	697a      	ldr	r2, [r7, #20]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	429a      	cmp	r2, r3
 8001638:	dbf1      	blt.n	800161e <_write+0x12>
  }
  return len;
 800163a:	687b      	ldr	r3, [r7, #4]
}
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <_close>:

int _close(int file)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800164c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001650:	4618      	mov	r0, r3
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800166c:	605a      	str	r2, [r3, #4]
  return 0;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <_isatty>:

int _isatty(int file)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001684:	2301      	movs	r3, #1
}
 8001686:	4618      	mov	r0, r3
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001692:	b480      	push	{r7}
 8001694:	b085      	sub	sp, #20
 8001696:	af00      	add	r7, sp, #0
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	60b9      	str	r1, [r7, #8]
 800169c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016b4:	4a14      	ldr	r2, [pc, #80]	@ (8001708 <_sbrk+0x5c>)
 80016b6:	4b15      	ldr	r3, [pc, #84]	@ (800170c <_sbrk+0x60>)
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016c0:	4b13      	ldr	r3, [pc, #76]	@ (8001710 <_sbrk+0x64>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d102      	bne.n	80016ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016c8:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <_sbrk+0x64>)
 80016ca:	4a12      	ldr	r2, [pc, #72]	@ (8001714 <_sbrk+0x68>)
 80016cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ce:	4b10      	ldr	r3, [pc, #64]	@ (8001710 <_sbrk+0x64>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	429a      	cmp	r2, r3
 80016da:	d207      	bcs.n	80016ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016dc:	f00e fe38 	bl	8010350 <__errno>
 80016e0:	4603      	mov	r3, r0
 80016e2:	220c      	movs	r2, #12
 80016e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016e6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ea:	e009      	b.n	8001700 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016ec:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <_sbrk+0x64>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016f2:	4b07      	ldr	r3, [pc, #28]	@ (8001710 <_sbrk+0x64>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	4a05      	ldr	r2, [pc, #20]	@ (8001710 <_sbrk+0x64>)
 80016fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016fe:	68fb      	ldr	r3, [r7, #12]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	24080000 	.word	0x24080000
 800170c:	00000400 	.word	0x00000400
 8001710:	240004fc 	.word	0x240004fc
 8001714:	240025e8 	.word	0x240025e8

08001718 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch2;
DMA_HandleTypeDef hdma_tim5_ch4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b08a      	sub	sp, #40	@ 0x28
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171e:	f107 031c 	add.w	r3, r7, #28
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800172a:	463b      	mov	r3, r7
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
 8001738:	615a      	str	r2, [r3, #20]
 800173a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800173c:	4b27      	ldr	r3, [pc, #156]	@ (80017dc <MX_TIM2_Init+0xc4>)
 800173e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001742:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001744:	4b25      	ldr	r3, [pc, #148]	@ (80017dc <MX_TIM2_Init+0xc4>)
 8001746:	2200      	movs	r2, #0
 8001748:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800174a:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <MX_TIM2_Init+0xc4>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8001750:	4b22      	ldr	r3, [pc, #136]	@ (80017dc <MX_TIM2_Init+0xc4>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001756:	4b21      	ldr	r3, [pc, #132]	@ (80017dc <MX_TIM2_Init+0xc4>)
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175c:	4b1f      	ldr	r3, [pc, #124]	@ (80017dc <MX_TIM2_Init+0xc4>)
 800175e:	2200      	movs	r2, #0
 8001760:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001762:	481e      	ldr	r0, [pc, #120]	@ (80017dc <MX_TIM2_Init+0xc4>)
 8001764:	f007 fc54 	bl	8009010 <HAL_TIM_PWM_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800176e:	f7ff fc99 	bl	80010a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001776:	2300      	movs	r3, #0
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800177a:	f107 031c 	add.w	r3, r7, #28
 800177e:	4619      	mov	r1, r3
 8001780:	4816      	ldr	r0, [pc, #88]	@ (80017dc <MX_TIM2_Init+0xc4>)
 8001782:	f008 fe7b 	bl	800a47c <HAL_TIMEx_MasterConfigSynchronization>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800178c:	f7ff fc8a 	bl	80010a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001790:	2360      	movs	r3, #96	@ 0x60
 8001792:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001798:	2300      	movs	r3, #0
 800179a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017a0:	463b      	mov	r3, r7
 80017a2:	2200      	movs	r2, #0
 80017a4:	4619      	mov	r1, r3
 80017a6:	480d      	ldr	r0, [pc, #52]	@ (80017dc <MX_TIM2_Init+0xc4>)
 80017a8:	f007 fff4 	bl	8009794 <HAL_TIM_PWM_ConfigChannel>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80017b2:	f7ff fc77 	bl	80010a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017b6:	463b      	mov	r3, r7
 80017b8:	2208      	movs	r2, #8
 80017ba:	4619      	mov	r1, r3
 80017bc:	4807      	ldr	r0, [pc, #28]	@ (80017dc <MX_TIM2_Init+0xc4>)
 80017be:	f007 ffe9 	bl	8009794 <HAL_TIM_PWM_ConfigChannel>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80017c8:	f7ff fc6c 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017cc:	4803      	ldr	r0, [pc, #12]	@ (80017dc <MX_TIM2_Init+0xc4>)
 80017ce:	f000 fa87 	bl	8001ce0 <HAL_TIM_MspPostInit>

}
 80017d2:	bf00      	nop
 80017d4:	3728      	adds	r7, #40	@ 0x28
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	24000500 	.word	0x24000500

080017e0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b088      	sub	sp, #32
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017e6:	f107 0310 	add.w	r3, r7, #16
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
 80017ee:	605a      	str	r2, [r3, #4]
 80017f0:	609a      	str	r2, [r3, #8]
 80017f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001874 <MX_TIM3_Init+0x94>)
 8001800:	4a1d      	ldr	r2, [pc, #116]	@ (8001878 <MX_TIM3_Init+0x98>)
 8001802:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001804:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <MX_TIM3_Init+0x94>)
 8001806:	f242 720f 	movw	r2, #9999	@ 0x270f
 800180a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800180c:	4b19      	ldr	r3, [pc, #100]	@ (8001874 <MX_TIM3_Init+0x94>)
 800180e:	2200      	movs	r2, #0
 8001810:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001812:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <MX_TIM3_Init+0x94>)
 8001814:	2263      	movs	r2, #99	@ 0x63
 8001816:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001818:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <MX_TIM3_Init+0x94>)
 800181a:	2200      	movs	r2, #0
 800181c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800181e:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <MX_TIM3_Init+0x94>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001824:	4813      	ldr	r0, [pc, #76]	@ (8001874 <MX_TIM3_Init+0x94>)
 8001826:	f007 fb23 	bl	8008e70 <HAL_TIM_Base_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001830:	f7ff fc38 	bl	80010a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001834:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001838:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4619      	mov	r1, r3
 8001840:	480c      	ldr	r0, [pc, #48]	@ (8001874 <MX_TIM3_Init+0x94>)
 8001842:	f008 f8bb 	bl	80099bc <HAL_TIM_ConfigClockSource>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800184c:	f7ff fc2a 	bl	80010a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001850:	2300      	movs	r3, #0
 8001852:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	4619      	mov	r1, r3
 800185c:	4805      	ldr	r0, [pc, #20]	@ (8001874 <MX_TIM3_Init+0x94>)
 800185e:	f008 fe0d 	bl	800a47c <HAL_TIMEx_MasterConfigSynchronization>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001868:	f7ff fc1c 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800186c:	bf00      	nop
 800186e:	3720      	adds	r7, #32
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	2400054c 	.word	0x2400054c
 8001878:	40000400 	.word	0x40000400

0800187c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08c      	sub	sp, #48	@ 0x30
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001882:	f107 030c 	add.w	r3, r7, #12
 8001886:	2224      	movs	r2, #36	@ 0x24
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f00e fd0d 	bl	80102aa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001890:	463b      	mov	r3, r7
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800189a:	4b21      	ldr	r3, [pc, #132]	@ (8001920 <MX_TIM4_Init+0xa4>)
 800189c:	4a21      	ldr	r2, [pc, #132]	@ (8001924 <MX_TIM4_Init+0xa8>)
 800189e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80018a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001920 <MX_TIM4_Init+0xa4>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001920 <MX_TIM4_Init+0xa4>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80018ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001920 <MX_TIM4_Init+0xa4>)
 80018ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018b2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <MX_TIM4_Init+0xa4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ba:	4b19      	ldr	r3, [pc, #100]	@ (8001920 <MX_TIM4_Init+0xa4>)
 80018bc:	2200      	movs	r2, #0
 80018be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018c0:	2303      	movs	r3, #3
 80018c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80018c4:	2302      	movs	r3, #2
 80018c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018c8:	2301      	movs	r3, #1
 80018ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80018d4:	2302      	movs	r3, #2
 80018d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018d8:	2301      	movs	r3, #1
 80018da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018dc:	2300      	movs	r3, #0
 80018de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018e4:	f107 030c 	add.w	r3, r7, #12
 80018e8:	4619      	mov	r1, r3
 80018ea:	480d      	ldr	r0, [pc, #52]	@ (8001920 <MX_TIM4_Init+0xa4>)
 80018ec:	f007 fcf6 	bl	80092dc <HAL_TIM_Encoder_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80018f6:	f7ff fbd5 	bl	80010a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018fa:	2300      	movs	r3, #0
 80018fc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018fe:	2300      	movs	r3, #0
 8001900:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001902:	463b      	mov	r3, r7
 8001904:	4619      	mov	r1, r3
 8001906:	4806      	ldr	r0, [pc, #24]	@ (8001920 <MX_TIM4_Init+0xa4>)
 8001908:	f008 fdb8 	bl	800a47c <HAL_TIMEx_MasterConfigSynchronization>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001912:	f7ff fbc7 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001916:	bf00      	nop
 8001918:	3730      	adds	r7, #48	@ 0x30
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	24000598 	.word	0x24000598
 8001924:	40000800 	.word	0x40000800

08001928 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08a      	sub	sp, #40	@ 0x28
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800192e:	f107 031c 	add.w	r3, r7, #28
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800193a:	463b      	mov	r3, r7
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
 8001948:	615a      	str	r2, [r3, #20]
 800194a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800194c:	4b26      	ldr	r3, [pc, #152]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 800194e:	4a27      	ldr	r2, [pc, #156]	@ (80019ec <MX_TIM5_Init+0xc4>)
 8001950:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001952:	4b25      	ldr	r3, [pc, #148]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 8001954:	2200      	movs	r2, #0
 8001956:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001958:	4b23      	ldr	r3, [pc, #140]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 800195e:	4b22      	ldr	r3, [pc, #136]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 8001960:	2200      	movs	r2, #0
 8001962:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001964:	4b20      	ldr	r3, [pc, #128]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 8001966:	2200      	movs	r2, #0
 8001968:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800196a:	4b1f      	ldr	r3, [pc, #124]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001970:	481d      	ldr	r0, [pc, #116]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 8001972:	f007 fb4d 	bl	8009010 <HAL_TIM_PWM_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 800197c:	f7ff fb92 	bl	80010a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001980:	2300      	movs	r3, #0
 8001982:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001984:	2300      	movs	r3, #0
 8001986:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	4619      	mov	r1, r3
 800198e:	4816      	ldr	r0, [pc, #88]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 8001990:	f008 fd74 	bl	800a47c <HAL_TIMEx_MasterConfigSynchronization>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800199a:	f7ff fb83 	bl	80010a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800199e:	2360      	movs	r3, #96	@ 0x60
 80019a0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80019a2:	2300      	movs	r3, #0
 80019a4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019ae:	463b      	mov	r3, r7
 80019b0:	2204      	movs	r2, #4
 80019b2:	4619      	mov	r1, r3
 80019b4:	480c      	ldr	r0, [pc, #48]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 80019b6:	f007 feed 	bl	8009794 <HAL_TIM_PWM_ConfigChannel>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80019c0:	f7ff fb70 	bl	80010a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019c4:	463b      	mov	r3, r7
 80019c6:	220c      	movs	r2, #12
 80019c8:	4619      	mov	r1, r3
 80019ca:	4807      	ldr	r0, [pc, #28]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 80019cc:	f007 fee2 	bl	8009794 <HAL_TIM_PWM_ConfigChannel>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80019d6:	f7ff fb65 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80019da:	4803      	ldr	r0, [pc, #12]	@ (80019e8 <MX_TIM5_Init+0xc0>)
 80019dc:	f000 f980 	bl	8001ce0 <HAL_TIM_MspPostInit>

}
 80019e0:	bf00      	nop
 80019e2:	3728      	adds	r7, #40	@ 0x28
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	240005e4 	.word	0x240005e4
 80019ec:	40000c00 	.word	0x40000c00

080019f0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a00:	d16f      	bne.n	8001ae2 <HAL_TIM_PWM_MspInit+0xf2>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a02:	4b74      	ldr	r3, [pc, #464]	@ (8001bd4 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001a04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a08:	4a72      	ldr	r2, [pc, #456]	@ (8001bd4 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001a0a:	f043 0301 	orr.w	r3, r3, #1
 8001a0e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a12:	4b70      	ldr	r3, [pc, #448]	@ (8001bd4 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001a14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8001a20:	4b6d      	ldr	r3, [pc, #436]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a22:	4a6e      	ldr	r2, [pc, #440]	@ (8001bdc <HAL_TIM_PWM_MspInit+0x1ec>)
 8001a24:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8001a26:	4b6c      	ldr	r3, [pc, #432]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a28:	2212      	movs	r2, #18
 8001a2a:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a2c:	4b6a      	ldr	r3, [pc, #424]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a2e:	2240      	movs	r2, #64	@ 0x40
 8001a30:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a32:	4b69      	ldr	r3, [pc, #420]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001a38:	4b67      	ldr	r3, [pc, #412]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a3e:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a40:	4b65      	ldr	r3, [pc, #404]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a42:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a46:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a48:	4b63      	ldr	r3, [pc, #396]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a4e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001a50:	4b61      	ldr	r3, [pc, #388]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001a56:	4b60      	ldr	r3, [pc, #384]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a58:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a5c:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a5e:	4b5e      	ldr	r3, [pc, #376]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001a64:	485c      	ldr	r0, [pc, #368]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a66:	f000 fd8f 	bl	8002588 <HAL_DMA_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <HAL_TIM_PWM_MspInit+0x84>
    {
      Error_Handler();
 8001a70:	f7ff fb18 	bl	80010a4 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a58      	ldr	r2, [pc, #352]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a78:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a7a:	4a57      	ldr	r2, [pc, #348]	@ (8001bd8 <HAL_TIM_PWM_MspInit+0x1e8>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 8001a80:	4b57      	ldr	r3, [pc, #348]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001a82:	4a58      	ldr	r2, [pc, #352]	@ (8001be4 <HAL_TIM_PWM_MspInit+0x1f4>)
 8001a84:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8001a86:	4b56      	ldr	r3, [pc, #344]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001a88:	2214      	movs	r2, #20
 8001a8a:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a8c:	4b54      	ldr	r3, [pc, #336]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001a8e:	2240      	movs	r2, #64	@ 0x40
 8001a90:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a92:	4b53      	ldr	r3, [pc, #332]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8001a98:	4b51      	ldr	r3, [pc, #324]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001a9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a9e:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001aa0:	4b4f      	ldr	r3, [pc, #316]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001aa2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001aa6:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001aa8:	4b4d      	ldr	r3, [pc, #308]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001aaa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aae:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8001ab0:	4b4b      	ldr	r3, [pc, #300]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 8001ab6:	4b4a      	ldr	r3, [pc, #296]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001ab8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001abc:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001abe:	4b48      	ldr	r3, [pc, #288]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8001ac4:	4846      	ldr	r0, [pc, #280]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001ac6:	f000 fd5f 	bl	8002588 <HAL_DMA_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <HAL_TIM_PWM_MspInit+0xe4>
    {
      Error_Handler();
 8001ad0:	f7ff fae8 	bl	80010a4 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a42      	ldr	r2, [pc, #264]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ada:	4a41      	ldr	r2, [pc, #260]	@ (8001be0 <HAL_TIM_PWM_MspInit+0x1f0>)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001ae0:	e073      	b.n	8001bca <HAL_TIM_PWM_MspInit+0x1da>
  else if(tim_pwmHandle->Instance==TIM5)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a40      	ldr	r2, [pc, #256]	@ (8001be8 <HAL_TIM_PWM_MspInit+0x1f8>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d16e      	bne.n	8001bca <HAL_TIM_PWM_MspInit+0x1da>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001aec:	4b39      	ldr	r3, [pc, #228]	@ (8001bd4 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001aee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001af2:	4a38      	ldr	r2, [pc, #224]	@ (8001bd4 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001af4:	f043 0308 	orr.w	r3, r3, #8
 8001af8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001afc:	4b35      	ldr	r3, [pc, #212]	@ (8001bd4 <HAL_TIM_PWM_MspInit+0x1e4>)
 8001afe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b02:	f003 0308 	and.w	r3, r3, #8
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 8001b0a:	4b38      	ldr	r3, [pc, #224]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b0c:	4a38      	ldr	r2, [pc, #224]	@ (8001bf0 <HAL_TIM_PWM_MspInit+0x200>)
 8001b0e:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Request = DMA_REQUEST_TIM5_CH2;
 8001b10:	4b36      	ldr	r3, [pc, #216]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b12:	2238      	movs	r2, #56	@ 0x38
 8001b14:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b16:	4b35      	ldr	r3, [pc, #212]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b18:	2240      	movs	r2, #64	@ 0x40
 8001b1a:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b1c:	4b33      	ldr	r3, [pc, #204]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001b22:	4b32      	ldr	r3, [pc, #200]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b28:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b2a:	4b30      	ldr	r3, [pc, #192]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b2c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b30:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b32:	4b2e      	ldr	r3, [pc, #184]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b38:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 8001b3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8001b40:	4b2a      	ldr	r3, [pc, #168]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b42:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b46:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b48:	4b28      	ldr	r3, [pc, #160]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 8001b4e:	4827      	ldr	r0, [pc, #156]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b50:	f000 fd1a 	bl	8002588 <HAL_DMA_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_TIM_PWM_MspInit+0x16e>
      Error_Handler();
 8001b5a:	f7ff faa3 	bl	80010a4 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a22      	ldr	r2, [pc, #136]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b62:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b64:	4a21      	ldr	r2, [pc, #132]	@ (8001bec <HAL_TIM_PWM_MspInit+0x1fc>)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4.Instance = DMA1_Stream3;
 8001b6a:	4b22      	ldr	r3, [pc, #136]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001b6c:	4a22      	ldr	r2, [pc, #136]	@ (8001bf8 <HAL_TIM_PWM_MspInit+0x208>)
 8001b6e:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 8001b70:	4b20      	ldr	r3, [pc, #128]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001b72:	223a      	movs	r2, #58	@ 0x3a
 8001b74:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b76:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001b78:	2240      	movs	r2, #64	@ 0x40
 8001b7a:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001b82:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001b84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b88:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001b8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b90:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b92:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001b94:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b98:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8001b9a:	4b16      	ldr	r3, [pc, #88]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 8001ba0:	4b14      	ldr	r3, [pc, #80]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001ba2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ba6:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 8001bae:	4811      	ldr	r0, [pc, #68]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001bb0:	f000 fcea 	bl	8002588 <HAL_DMA_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_TIM_PWM_MspInit+0x1ce>
      Error_Handler();
 8001bba:	f7ff fa73 	bl	80010a4 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001bc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf4 <HAL_TIM_PWM_MspInit+0x204>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001bca:	bf00      	nop
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	58024400 	.word	0x58024400
 8001bd8:	24000630 	.word	0x24000630
 8001bdc:	40020088 	.word	0x40020088
 8001be0:	240006a8 	.word	0x240006a8
 8001be4:	40020028 	.word	0x40020028
 8001be8:	40000c00 	.word	0x40000c00
 8001bec:	24000720 	.word	0x24000720
 8001bf0:	40020070 	.word	0x40020070
 8001bf4:	24000798 	.word	0x24000798
 8001bf8:	40020058 	.word	0x40020058

08001bfc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a0e      	ldr	r2, [pc, #56]	@ (8001c44 <HAL_TIM_Base_MspInit+0x48>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d116      	bne.n	8001c3c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <HAL_TIM_Base_MspInit+0x4c>)
 8001c10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c14:	4a0c      	ldr	r2, [pc, #48]	@ (8001c48 <HAL_TIM_Base_MspInit+0x4c>)
 8001c16:	f043 0302 	orr.w	r3, r3, #2
 8001c1a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c48 <HAL_TIM_Base_MspInit+0x4c>)
 8001c20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	2100      	movs	r1, #0
 8001c30:	201d      	movs	r0, #29
 8001c32:	f000 fc60 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c36:	201d      	movs	r0, #29
 8001c38:	f000 fc77 	bl	800252a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40000400 	.word	0x40000400
 8001c48:	58024400 	.word	0x58024400

08001c4c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	@ 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a1a      	ldr	r2, [pc, #104]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d12e      	bne.n	8001ccc <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001c70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c74:	4a18      	ldr	r2, [pc, #96]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001c76:	f043 0304 	orr.w	r3, r3, #4
 8001c7a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c7e:	4b16      	ldr	r3, [pc, #88]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001c80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c8c:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001c8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c92:	4a11      	ldr	r2, [pc, #68]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001c94:	f043 0308 	orr.w	r3, r3, #8
 8001c98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ca2:	f003 0308 	and.w	r3, r3, #8
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001caa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4805      	ldr	r0, [pc, #20]	@ (8001cdc <HAL_TIM_Encoder_MspInit+0x90>)
 8001cc8:	f002 fda6 	bl	8004818 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001ccc:	bf00      	nop
 8001cce:	3728      	adds	r7, #40	@ 0x28
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40000800 	.word	0x40000800
 8001cd8:	58024400 	.word	0x58024400
 8001cdc:	58020c00 	.word	0x58020c00

08001ce0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	@ 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d00:	d11f      	bne.n	8001d42 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	4b24      	ldr	r3, [pc, #144]	@ (8001d94 <HAL_TIM_MspPostInit+0xb4>)
 8001d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d08:	4a22      	ldr	r2, [pc, #136]	@ (8001d94 <HAL_TIM_MspPostInit+0xb4>)
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d12:	4b20      	ldr	r3, [pc, #128]	@ (8001d94 <HAL_TIM_MspPostInit+0xb4>)
 8001d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d18:	f003 0301 	and.w	r3, r3, #1
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001d20:	2305      	movs	r3, #5
 8001d22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d24:	2302      	movs	r3, #2
 8001d26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d30:	2301      	movs	r3, #1
 8001d32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4817      	ldr	r0, [pc, #92]	@ (8001d98 <HAL_TIM_MspPostInit+0xb8>)
 8001d3c:	f002 fd6c 	bl	8004818 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001d40:	e023      	b.n	8001d8a <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a15      	ldr	r2, [pc, #84]	@ (8001d9c <HAL_TIM_MspPostInit+0xbc>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d11e      	bne.n	8001d8a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4c:	4b11      	ldr	r3, [pc, #68]	@ (8001d94 <HAL_TIM_MspPostInit+0xb4>)
 8001d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d52:	4a10      	ldr	r2, [pc, #64]	@ (8001d94 <HAL_TIM_MspPostInit+0xb4>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <HAL_TIM_MspPostInit+0xb4>)
 8001d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001d6a:	230a      	movs	r3, #10
 8001d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7e:	f107 0314 	add.w	r3, r7, #20
 8001d82:	4619      	mov	r1, r3
 8001d84:	4804      	ldr	r0, [pc, #16]	@ (8001d98 <HAL_TIM_MspPostInit+0xb8>)
 8001d86:	f002 fd47 	bl	8004818 <HAL_GPIO_Init>
}
 8001d8a:	bf00      	nop
 8001d8c:	3728      	adds	r7, #40	@ 0x28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	58024400 	.word	0x58024400
 8001d98:	58020000 	.word	0x58020000
 8001d9c:	40000c00 	.word	0x40000c00

08001da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001da0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dd8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001da4:	f7fe fc6c 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001da8:	480c      	ldr	r0, [pc, #48]	@ (8001ddc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001daa:	490d      	ldr	r1, [pc, #52]	@ (8001de0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001dac:	4a0d      	ldr	r2, [pc, #52]	@ (8001de4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db0:	e002      	b.n	8001db8 <LoopCopyDataInit>

08001db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001db6:	3304      	adds	r3, #4

08001db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dbc:	d3f9      	bcc.n	8001db2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001de8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dc0:	4c0a      	ldr	r4, [pc, #40]	@ (8001dec <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc4:	e001      	b.n	8001dca <LoopFillZerobss>

08001dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc8:	3204      	adds	r2, #4

08001dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dcc:	d3fb      	bcc.n	8001dc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dce:	f00e fac5 	bl	801035c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dd2:	f7fe ffe7 	bl	8000da4 <main>
  bx  lr
 8001dd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001dd8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001ddc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001de0:	240002f4 	.word	0x240002f4
  ldr r2, =_sidata
 8001de4:	08012818 	.word	0x08012818
  ldr r2, =_sbss
 8001de8:	240002f4 	.word	0x240002f4
  ldr r4, =_ebss
 8001dec:	240025e4 	.word	0x240025e4

08001df0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001df0:	e7fe      	b.n	8001df0 <ADC3_IRQHandler>
	...

08001df4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b08c      	sub	sp, #48	@ 0x30
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d009      	beq.n	8001e1c <BSP_LED_Init+0x28>
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d006      	beq.n	8001e1c <BSP_LED_Init+0x28>
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d003      	beq.n	8001e1c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001e14:	f06f 0301 	mvn.w	r3, #1
 8001e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e1a:	e055      	b.n	8001ec8 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10f      	bne.n	8001e42 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001e22:	4b2c      	ldr	r3, [pc, #176]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e28:	4a2a      	ldr	r2, [pc, #168]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e2a:	f043 0302 	orr.w	r3, r3, #2
 8001e2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e32:	4b28      	ldr	r3, [pc, #160]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	e021      	b.n	8001e86 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d10f      	bne.n	8001e68 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001e48:	4b22      	ldr	r3, [pc, #136]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e4e:	4a21      	ldr	r2, [pc, #132]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e50:	f043 0310 	orr.w	r3, r3, #16
 8001e54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e58:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e5e:	f003 0310 	and.w	r3, r3, #16
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	e00e      	b.n	8001e86 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001e68:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e6e:	4a19      	ldr	r2, [pc, #100]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e70:	f043 0302 	orr.w	r3, r3, #2
 8001e74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e78:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <BSP_LED_Init+0xe0>)
 8001e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	4a13      	ldr	r2, [pc, #76]	@ (8001ed8 <BSP_LED_Init+0xe4>)
 8001e8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e8e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001e90:	2301      	movs	r3, #1
 8001e92:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001e9c:	79fb      	ldrb	r3, [r7, #7]
 8001e9e:	4a0f      	ldr	r2, [pc, #60]	@ (8001edc <BSP_LED_Init+0xe8>)
 8001ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea4:	f107 0218 	add.w	r2, r7, #24
 8001ea8:	4611      	mov	r1, r2
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f002 fcb4 	bl	8004818 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <BSP_LED_Init+0xe8>)
 8001eb4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	4a07      	ldr	r2, [pc, #28]	@ (8001ed8 <BSP_LED_Init+0xe4>)
 8001ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	f002 fe58 	bl	8004b78 <HAL_GPIO_WritePin>
  }

  return ret;
 8001ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3730      	adds	r7, #48	@ 0x30
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	58024400 	.word	0x58024400
 8001ed8:	08012460 	.word	0x08012460
 8001edc:	24000018 	.word	0x24000018

08001ee0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	460a      	mov	r2, r1
 8001eea:	71fb      	strb	r3, [r7, #7]
 8001eec:	4613      	mov	r3, r2
 8001eee:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001ef0:	4b2e      	ldr	r3, [pc, #184]	@ (8001fac <BSP_PB_Init+0xcc>)
 8001ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef6:	4a2d      	ldr	r2, [pc, #180]	@ (8001fac <BSP_PB_Init+0xcc>)
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f00:	4b2a      	ldr	r3, [pc, #168]	@ (8001fac <BSP_PB_Init+0xcc>)
 8001f02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001f0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f12:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001f14:	2302      	movs	r3, #2
 8001f16:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001f1c:	79bb      	ldrb	r3, [r7, #6]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d10c      	bne.n	8001f3c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	4a21      	ldr	r2, [pc, #132]	@ (8001fb0 <BSP_PB_Init+0xd0>)
 8001f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f2e:	f107 020c 	add.w	r2, r7, #12
 8001f32:	4611      	mov	r1, r2
 8001f34:	4618      	mov	r0, r3
 8001f36:	f002 fc6f 	bl	8004818 <HAL_GPIO_Init>
 8001f3a:	e031      	b.n	8001fa0 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001f3c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f40:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	4a1a      	ldr	r2, [pc, #104]	@ (8001fb0 <BSP_PB_Init+0xd0>)
 8001f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f4a:	f107 020c 	add.w	r2, r7, #12
 8001f4e:	4611      	mov	r1, r2
 8001f50:	4618      	mov	r0, r3
 8001f52:	f002 fc61 	bl	8004818 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	4a16      	ldr	r2, [pc, #88]	@ (8001fb4 <BSP_PB_Init+0xd4>)
 8001f5c:	441a      	add	r2, r3
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	4915      	ldr	r1, [pc, #84]	@ (8001fb8 <BSP_PB_Init+0xd8>)
 8001f62:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001f66:	4619      	mov	r1, r3
 8001f68:	4610      	mov	r0, r2
 8001f6a:	f002 fc04 	bl	8004776 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4a10      	ldr	r2, [pc, #64]	@ (8001fb4 <BSP_PB_Init+0xd4>)
 8001f74:	1898      	adds	r0, r3, r2
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	4a10      	ldr	r2, [pc, #64]	@ (8001fbc <BSP_PB_Init+0xdc>)
 8001f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	2100      	movs	r1, #0
 8001f82:	f002 fbd9 	bl	8004738 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001f86:	2028      	movs	r0, #40	@ 0x28
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc0 <BSP_PB_Init+0xe0>)
 8001f8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f90:	2200      	movs	r2, #0
 8001f92:	4619      	mov	r1, r3
 8001f94:	f000 faaf 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001f98:	2328      	movs	r3, #40	@ 0x28
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f000 fac5 	bl	800252a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3720      	adds	r7, #32
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	58024400 	.word	0x58024400
 8001fb0:	24000024 	.word	0x24000024
 8001fb4:	24000810 	.word	0x24000810
 8001fb8:	08012468 	.word	0x08012468
 8001fbc:	24000028 	.word	0x24000028
 8001fc0:	2400002c 	.word	0x2400002c

08001fc4 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <BSP_PB_IRQHandler+0x20>)
 8001fd4:	4413      	add	r3, r2
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f002 fbe2 	bl	80047a0 <HAL_EXTI_IRQHandler>
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	24000810 	.word	0x24000810

08001fe8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	6039      	str	r1, [r7, #0]
 800200a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800200c:	2300      	movs	r3, #0
 800200e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002016:	f06f 0301 	mvn.w	r3, #1
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	e018      	b.n	8002050 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	2294      	movs	r2, #148	@ 0x94
 8002022:	fb02 f303 	mul.w	r3, r2, r3
 8002026:	4a0d      	ldr	r2, [pc, #52]	@ (800205c <BSP_COM_Init+0x5c>)
 8002028:	4413      	add	r3, r2
 800202a:	4618      	mov	r0, r3
 800202c:	f000 f86e 	bl	800210c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	2294      	movs	r2, #148	@ 0x94
 8002034:	fb02 f303 	mul.w	r3, r2, r3
 8002038:	4a08      	ldr	r2, [pc, #32]	@ (800205c <BSP_COM_Init+0x5c>)
 800203a:	4413      	add	r3, r2
 800203c:	6839      	ldr	r1, [r7, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f000 f80e 	bl	8002060 <MX_USART3_Init>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d002      	beq.n	8002050 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800204a:	f06f 0303 	mvn.w	r3, #3
 800204e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002050:	68fb      	ldr	r3, [r7, #12]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	24000818 	.word	0x24000818

08002060 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800206a:	4b15      	ldr	r3, [pc, #84]	@ (80020c0 <MX_USART3_Init+0x60>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	220c      	movs	r2, #12
 800207e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	895b      	ldrh	r3, [r3, #10]
 8002084:	461a      	mov	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	891b      	ldrh	r3, [r3, #8]
 8002096:	461a      	mov	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	899b      	ldrh	r3, [r3, #12]
 80020a0:	461a      	mov	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020ac:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f008 fa90 	bl	800a5d4 <HAL_UART_Init>
 80020b4:	4603      	mov	r3, r0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	24000014 	.word	0x24000014

080020c4 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80020cc:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <__io_putchar+0x30>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	2394      	movs	r3, #148	@ 0x94
 80020d4:	fb02 f303 	mul.w	r3, r2, r3
 80020d8:	4a07      	ldr	r2, [pc, #28]	@ (80020f8 <__io_putchar+0x34>)
 80020da:	1898      	adds	r0, r3, r2
 80020dc:	1d39      	adds	r1, r7, #4
 80020de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020e2:	2201      	movs	r2, #1
 80020e4:	f008 fad0 	bl	800a688 <HAL_UART_Transmit>
  return ch;
 80020e8:	687b      	ldr	r3, [r7, #4]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	240008ac 	.word	0x240008ac
 80020f8:	24000818 	.word	0x24000818

080020fc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002100:	2000      	movs	r0, #0
 8002102:	f7ff ff71 	bl	8001fe8 <BSP_PB_Callback>
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08a      	sub	sp, #40	@ 0x28
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002114:	4b27      	ldr	r3, [pc, #156]	@ (80021b4 <COM1_MspInit+0xa8>)
 8002116:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800211a:	4a26      	ldr	r2, [pc, #152]	@ (80021b4 <COM1_MspInit+0xa8>)
 800211c:	f043 0308 	orr.w	r3, r3, #8
 8002120:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002124:	4b23      	ldr	r3, [pc, #140]	@ (80021b4 <COM1_MspInit+0xa8>)
 8002126:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800212a:	f003 0308 	and.w	r3, r3, #8
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002132:	4b20      	ldr	r3, [pc, #128]	@ (80021b4 <COM1_MspInit+0xa8>)
 8002134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002138:	4a1e      	ldr	r2, [pc, #120]	@ (80021b4 <COM1_MspInit+0xa8>)
 800213a:	f043 0308 	orr.w	r3, r3, #8
 800213e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002142:	4b1c      	ldr	r3, [pc, #112]	@ (80021b4 <COM1_MspInit+0xa8>)
 8002144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002148:	f003 0308 	and.w	r3, r3, #8
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002150:	4b18      	ldr	r3, [pc, #96]	@ (80021b4 <COM1_MspInit+0xa8>)
 8002152:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002156:	4a17      	ldr	r2, [pc, #92]	@ (80021b4 <COM1_MspInit+0xa8>)
 8002158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800215c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002160:	4b14      	ldr	r3, [pc, #80]	@ (80021b4 <COM1_MspInit+0xa8>)
 8002162:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002166:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800216e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002172:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002174:	2302      	movs	r3, #2
 8002176:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002178:	2302      	movs	r3, #2
 800217a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800217c:	2301      	movs	r3, #1
 800217e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002180:	2307      	movs	r3, #7
 8002182:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002184:	f107 0314 	add.w	r3, r7, #20
 8002188:	4619      	mov	r1, r3
 800218a:	480b      	ldr	r0, [pc, #44]	@ (80021b8 <COM1_MspInit+0xac>)
 800218c:	f002 fb44 	bl	8004818 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8002190:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002194:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002196:	2302      	movs	r3, #2
 8002198:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800219a:	2307      	movs	r3, #7
 800219c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4619      	mov	r1, r3
 80021a4:	4804      	ldr	r0, [pc, #16]	@ (80021b8 <COM1_MspInit+0xac>)
 80021a6:	f002 fb37 	bl	8004818 <HAL_GPIO_Init>
}
 80021aa:	bf00      	nop
 80021ac:	3728      	adds	r7, #40	@ 0x28
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	58024400 	.word	0x58024400
 80021b8:	58020c00 	.word	0x58020c00

080021bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021c2:	2003      	movs	r0, #3
 80021c4:	f000 f98c 	bl	80024e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80021c8:	f004 fe50 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 80021cc:	4602      	mov	r2, r0
 80021ce:	4b15      	ldr	r3, [pc, #84]	@ (8002224 <HAL_Init+0x68>)
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	0a1b      	lsrs	r3, r3, #8
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	4913      	ldr	r1, [pc, #76]	@ (8002228 <HAL_Init+0x6c>)
 80021da:	5ccb      	ldrb	r3, [r1, r3]
 80021dc:	f003 031f 	and.w	r3, r3, #31
 80021e0:	fa22 f303 	lsr.w	r3, r2, r3
 80021e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80021e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002224 <HAL_Init+0x68>)
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002228 <HAL_Init+0x6c>)
 80021f0:	5cd3      	ldrb	r3, [r2, r3]
 80021f2:	f003 031f 	and.w	r3, r3, #31
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	fa22 f303 	lsr.w	r3, r2, r3
 80021fc:	4a0b      	ldr	r2, [pc, #44]	@ (800222c <HAL_Init+0x70>)
 80021fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002200:	4a0b      	ldr	r2, [pc, #44]	@ (8002230 <HAL_Init+0x74>)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002206:	2000      	movs	r0, #0
 8002208:	f000 f814 	bl	8002234 <HAL_InitTick>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e002      	b.n	800221c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002216:	f7fe ff4b 	bl	80010b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	58024400 	.word	0x58024400
 8002228:	08012450 	.word	0x08012450
 800222c:	24000004 	.word	0x24000004
 8002230:	24000000 	.word	0x24000000

08002234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800223c:	4b15      	ldr	r3, [pc, #84]	@ (8002294 <HAL_InitTick+0x60>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d101      	bne.n	8002248 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e021      	b.n	800228c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002248:	4b13      	ldr	r3, [pc, #76]	@ (8002298 <HAL_InitTick+0x64>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4b11      	ldr	r3, [pc, #68]	@ (8002294 <HAL_InitTick+0x60>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	4619      	mov	r1, r3
 8002252:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002256:	fbb3 f3f1 	udiv	r3, r3, r1
 800225a:	fbb2 f3f3 	udiv	r3, r2, r3
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f971 	bl	8002546 <HAL_SYSTICK_Config>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e00e      	b.n	800228c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b0f      	cmp	r3, #15
 8002272:	d80a      	bhi.n	800228a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002274:	2200      	movs	r2, #0
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	f04f 30ff 	mov.w	r0, #4294967295
 800227c:	f000 f93b 	bl	80024f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002280:	4a06      	ldr	r2, [pc, #24]	@ (800229c <HAL_InitTick+0x68>)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002286:	2300      	movs	r3, #0
 8002288:	e000      	b.n	800228c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	24000034 	.word	0x24000034
 8002298:	24000000 	.word	0x24000000
 800229c:	24000030 	.word	0x24000030

080022a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022a4:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <HAL_IncTick+0x20>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b06      	ldr	r3, [pc, #24]	@ (80022c4 <HAL_IncTick+0x24>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4413      	add	r3, r2
 80022b0:	4a04      	ldr	r2, [pc, #16]	@ (80022c4 <HAL_IncTick+0x24>)
 80022b2:	6013      	str	r3, [r2, #0]
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	24000034 	.word	0x24000034
 80022c4:	240008b0 	.word	0x240008b0

080022c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return uwTick;
 80022cc:	4b03      	ldr	r3, [pc, #12]	@ (80022dc <HAL_GetTick+0x14>)
 80022ce:	681b      	ldr	r3, [r3, #0]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	240008b0 	.word	0x240008b0

080022e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022e8:	f7ff ffee 	bl	80022c8 <HAL_GetTick>
 80022ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f8:	d005      	beq.n	8002306 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002324 <HAL_Delay+0x44>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4413      	add	r3, r2
 8002304:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002306:	bf00      	nop
 8002308:	f7ff ffde 	bl	80022c8 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	429a      	cmp	r2, r3
 8002316:	d8f7      	bhi.n	8002308 <HAL_Delay+0x28>
  {
  }
}
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	24000034 	.word	0x24000034

08002328 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800232c:	4b03      	ldr	r3, [pc, #12]	@ (800233c <HAL_GetREVID+0x14>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	0c1b      	lsrs	r3, r3, #16
}
 8002332:	4618      	mov	r0, r3
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	5c001000 	.word	0x5c001000

08002340 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002350:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <__NVIC_SetPriorityGrouping+0x40>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002356:	68ba      	ldr	r2, [r7, #8]
 8002358:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800235c:	4013      	ands	r3, r2
 800235e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002368:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <__NVIC_SetPriorityGrouping+0x44>)
 800236a:	4313      	orrs	r3, r2
 800236c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800236e:	4a04      	ldr	r2, [pc, #16]	@ (8002380 <__NVIC_SetPriorityGrouping+0x40>)
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	60d3      	str	r3, [r2, #12]
}
 8002374:	bf00      	nop
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	e000ed00 	.word	0xe000ed00
 8002384:	05fa0000 	.word	0x05fa0000

08002388 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800238c:	4b04      	ldr	r3, [pc, #16]	@ (80023a0 <__NVIC_GetPriorityGrouping+0x18>)
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	0a1b      	lsrs	r3, r3, #8
 8002392:	f003 0307 	and.w	r3, r3, #7
}
 8002396:	4618      	mov	r0, r3
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80023ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	db0b      	blt.n	80023ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023b6:	88fb      	ldrh	r3, [r7, #6]
 80023b8:	f003 021f 	and.w	r2, r3, #31
 80023bc:	4907      	ldr	r1, [pc, #28]	@ (80023dc <__NVIC_EnableIRQ+0x38>)
 80023be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023c2:	095b      	lsrs	r3, r3, #5
 80023c4:	2001      	movs	r0, #1
 80023c6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023ce:	bf00      	nop
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	e000e100 	.word	0xe000e100

080023e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	6039      	str	r1, [r7, #0]
 80023ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80023ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	db0a      	blt.n	800240a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	b2da      	uxtb	r2, r3
 80023f8:	490c      	ldr	r1, [pc, #48]	@ (800242c <__NVIC_SetPriority+0x4c>)
 80023fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023fe:	0112      	lsls	r2, r2, #4
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	440b      	add	r3, r1
 8002404:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002408:	e00a      	b.n	8002420 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	b2da      	uxtb	r2, r3
 800240e:	4908      	ldr	r1, [pc, #32]	@ (8002430 <__NVIC_SetPriority+0x50>)
 8002410:	88fb      	ldrh	r3, [r7, #6]
 8002412:	f003 030f 	and.w	r3, r3, #15
 8002416:	3b04      	subs	r3, #4
 8002418:	0112      	lsls	r2, r2, #4
 800241a:	b2d2      	uxtb	r2, r2
 800241c:	440b      	add	r3, r1
 800241e:	761a      	strb	r2, [r3, #24]
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	e000e100 	.word	0xe000e100
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002434:	b480      	push	{r7}
 8002436:	b089      	sub	sp, #36	@ 0x24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f1c3 0307 	rsb	r3, r3, #7
 800244e:	2b04      	cmp	r3, #4
 8002450:	bf28      	it	cs
 8002452:	2304      	movcs	r3, #4
 8002454:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	3304      	adds	r3, #4
 800245a:	2b06      	cmp	r3, #6
 800245c:	d902      	bls.n	8002464 <NVIC_EncodePriority+0x30>
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	3b03      	subs	r3, #3
 8002462:	e000      	b.n	8002466 <NVIC_EncodePriority+0x32>
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002468:	f04f 32ff 	mov.w	r2, #4294967295
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43da      	mvns	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	401a      	ands	r2, r3
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800247c:	f04f 31ff 	mov.w	r1, #4294967295
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	fa01 f303 	lsl.w	r3, r1, r3
 8002486:	43d9      	mvns	r1, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800248c:	4313      	orrs	r3, r2
         );
}
 800248e:	4618      	mov	r0, r3
 8002490:	3724      	adds	r7, #36	@ 0x24
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024ac:	d301      	bcc.n	80024b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ae:	2301      	movs	r3, #1
 80024b0:	e00f      	b.n	80024d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024b2:	4a0a      	ldr	r2, [pc, #40]	@ (80024dc <SysTick_Config+0x40>)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3b01      	subs	r3, #1
 80024b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ba:	210f      	movs	r1, #15
 80024bc:	f04f 30ff 	mov.w	r0, #4294967295
 80024c0:	f7ff ff8e 	bl	80023e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024c4:	4b05      	ldr	r3, [pc, #20]	@ (80024dc <SysTick_Config+0x40>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ca:	4b04      	ldr	r3, [pc, #16]	@ (80024dc <SysTick_Config+0x40>)
 80024cc:	2207      	movs	r2, #7
 80024ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	e000e010 	.word	0xe000e010

080024e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff ff29 	bl	8002340 <__NVIC_SetPriorityGrouping>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b086      	sub	sp, #24
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	4603      	mov	r3, r0
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002504:	f7ff ff40 	bl	8002388 <__NVIC_GetPriorityGrouping>
 8002508:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	68b9      	ldr	r1, [r7, #8]
 800250e:	6978      	ldr	r0, [r7, #20]
 8002510:	f7ff ff90 	bl	8002434 <NVIC_EncodePriority>
 8002514:	4602      	mov	r2, r0
 8002516:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800251a:	4611      	mov	r1, r2
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff ff5f 	bl	80023e0 <__NVIC_SetPriority>
}
 8002522:	bf00      	nop
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b082      	sub	sp, #8
 800252e:	af00      	add	r7, sp, #0
 8002530:	4603      	mov	r3, r0
 8002532:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002534:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff ff33 	bl	80023a4 <__NVIC_EnableIRQ>
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7ff ffa4 	bl	800249c <SysTick_Config>
 8002554:	4603      	mov	r3, r0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8002564:	4b07      	ldr	r3, [pc, #28]	@ (8002584 <HAL_GetCurrentCPUID+0x24>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	091b      	lsrs	r3, r3, #4
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	2b07      	cmp	r3, #7
 8002570:	d101      	bne.n	8002576 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8002572:	2303      	movs	r3, #3
 8002574:	e000      	b.n	8002578 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8002576:	2301      	movs	r3, #1
  }
}
 8002578:	4618      	mov	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002590:	f7ff fe9a 	bl	80022c8 <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d101      	bne.n	80025a0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e316      	b.n	8002bce <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a66      	ldr	r2, [pc, #408]	@ (8002740 <HAL_DMA_Init+0x1b8>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d04a      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a65      	ldr	r2, [pc, #404]	@ (8002744 <HAL_DMA_Init+0x1bc>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d045      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a63      	ldr	r2, [pc, #396]	@ (8002748 <HAL_DMA_Init+0x1c0>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d040      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a62      	ldr	r2, [pc, #392]	@ (800274c <HAL_DMA_Init+0x1c4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d03b      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a60      	ldr	r2, [pc, #384]	@ (8002750 <HAL_DMA_Init+0x1c8>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d036      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a5f      	ldr	r2, [pc, #380]	@ (8002754 <HAL_DMA_Init+0x1cc>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d031      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a5d      	ldr	r2, [pc, #372]	@ (8002758 <HAL_DMA_Init+0x1d0>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d02c      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a5c      	ldr	r2, [pc, #368]	@ (800275c <HAL_DMA_Init+0x1d4>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d027      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a5a      	ldr	r2, [pc, #360]	@ (8002760 <HAL_DMA_Init+0x1d8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d022      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a59      	ldr	r2, [pc, #356]	@ (8002764 <HAL_DMA_Init+0x1dc>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d01d      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a57      	ldr	r2, [pc, #348]	@ (8002768 <HAL_DMA_Init+0x1e0>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d018      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a56      	ldr	r2, [pc, #344]	@ (800276c <HAL_DMA_Init+0x1e4>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d013      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a54      	ldr	r2, [pc, #336]	@ (8002770 <HAL_DMA_Init+0x1e8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d00e      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a53      	ldr	r2, [pc, #332]	@ (8002774 <HAL_DMA_Init+0x1ec>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d009      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a51      	ldr	r2, [pc, #324]	@ (8002778 <HAL_DMA_Init+0x1f0>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d004      	beq.n	8002640 <HAL_DMA_Init+0xb8>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a50      	ldr	r2, [pc, #320]	@ (800277c <HAL_DMA_Init+0x1f4>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d101      	bne.n	8002644 <HAL_DMA_Init+0xbc>
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <HAL_DMA_Init+0xbe>
 8002644:	2300      	movs	r3, #0
 8002646:	2b00      	cmp	r3, #0
 8002648:	f000 813b 	beq.w	80028c2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2202      	movs	r2, #2
 8002650:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a37      	ldr	r2, [pc, #220]	@ (8002740 <HAL_DMA_Init+0x1b8>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d04a      	beq.n	80026fc <HAL_DMA_Init+0x174>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a36      	ldr	r2, [pc, #216]	@ (8002744 <HAL_DMA_Init+0x1bc>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d045      	beq.n	80026fc <HAL_DMA_Init+0x174>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a34      	ldr	r2, [pc, #208]	@ (8002748 <HAL_DMA_Init+0x1c0>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d040      	beq.n	80026fc <HAL_DMA_Init+0x174>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a33      	ldr	r2, [pc, #204]	@ (800274c <HAL_DMA_Init+0x1c4>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d03b      	beq.n	80026fc <HAL_DMA_Init+0x174>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a31      	ldr	r2, [pc, #196]	@ (8002750 <HAL_DMA_Init+0x1c8>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d036      	beq.n	80026fc <HAL_DMA_Init+0x174>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a30      	ldr	r2, [pc, #192]	@ (8002754 <HAL_DMA_Init+0x1cc>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d031      	beq.n	80026fc <HAL_DMA_Init+0x174>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a2e      	ldr	r2, [pc, #184]	@ (8002758 <HAL_DMA_Init+0x1d0>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d02c      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a2d      	ldr	r2, [pc, #180]	@ (800275c <HAL_DMA_Init+0x1d4>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d027      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002760 <HAL_DMA_Init+0x1d8>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d022      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002764 <HAL_DMA_Init+0x1dc>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d01d      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a28      	ldr	r2, [pc, #160]	@ (8002768 <HAL_DMA_Init+0x1e0>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d018      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a27      	ldr	r2, [pc, #156]	@ (800276c <HAL_DMA_Init+0x1e4>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d013      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a25      	ldr	r2, [pc, #148]	@ (8002770 <HAL_DMA_Init+0x1e8>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d00e      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a24      	ldr	r2, [pc, #144]	@ (8002774 <HAL_DMA_Init+0x1ec>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d009      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a22      	ldr	r2, [pc, #136]	@ (8002778 <HAL_DMA_Init+0x1f0>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d004      	beq.n	80026fc <HAL_DMA_Init+0x174>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a21      	ldr	r2, [pc, #132]	@ (800277c <HAL_DMA_Init+0x1f4>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d108      	bne.n	800270e <HAL_DMA_Init+0x186>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0201 	bic.w	r2, r2, #1
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	e007      	b.n	800271e <HAL_DMA_Init+0x196>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0201 	bic.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800271e:	e02f      	b.n	8002780 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002720:	f7ff fdd2 	bl	80022c8 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b05      	cmp	r3, #5
 800272c:	d928      	bls.n	8002780 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2220      	movs	r2, #32
 8002732:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2203      	movs	r2, #3
 8002738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e246      	b.n	8002bce <HAL_DMA_Init+0x646>
 8002740:	40020010 	.word	0x40020010
 8002744:	40020028 	.word	0x40020028
 8002748:	40020040 	.word	0x40020040
 800274c:	40020058 	.word	0x40020058
 8002750:	40020070 	.word	0x40020070
 8002754:	40020088 	.word	0x40020088
 8002758:	400200a0 	.word	0x400200a0
 800275c:	400200b8 	.word	0x400200b8
 8002760:	40020410 	.word	0x40020410
 8002764:	40020428 	.word	0x40020428
 8002768:	40020440 	.word	0x40020440
 800276c:	40020458 	.word	0x40020458
 8002770:	40020470 	.word	0x40020470
 8002774:	40020488 	.word	0x40020488
 8002778:	400204a0 	.word	0x400204a0
 800277c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1c8      	bne.n	8002720 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	4b83      	ldr	r3, [pc, #524]	@ (80029a8 <HAL_DMA_Init+0x420>)
 800279a:	4013      	ands	r3, r2
 800279c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80027a6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027be:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d107      	bne.n	80027e4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027dc:	4313      	orrs	r3, r2
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80027e4:	4b71      	ldr	r3, [pc, #452]	@ (80029ac <HAL_DMA_Init+0x424>)
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	4b71      	ldr	r3, [pc, #452]	@ (80029b0 <HAL_DMA_Init+0x428>)
 80027ea:	4013      	ands	r3, r2
 80027ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80027f0:	d328      	bcc.n	8002844 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b28      	cmp	r3, #40	@ 0x28
 80027f8:	d903      	bls.n	8002802 <HAL_DMA_Init+0x27a>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8002800:	d917      	bls.n	8002832 <HAL_DMA_Init+0x2aa>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b3e      	cmp	r3, #62	@ 0x3e
 8002808:	d903      	bls.n	8002812 <HAL_DMA_Init+0x28a>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b42      	cmp	r3, #66	@ 0x42
 8002810:	d90f      	bls.n	8002832 <HAL_DMA_Init+0x2aa>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b46      	cmp	r3, #70	@ 0x46
 8002818:	d903      	bls.n	8002822 <HAL_DMA_Init+0x29a>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b48      	cmp	r3, #72	@ 0x48
 8002820:	d907      	bls.n	8002832 <HAL_DMA_Init+0x2aa>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2b4e      	cmp	r3, #78	@ 0x4e
 8002828:	d905      	bls.n	8002836 <HAL_DMA_Init+0x2ae>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b52      	cmp	r3, #82	@ 0x52
 8002830:	d801      	bhi.n	8002836 <HAL_DMA_Init+0x2ae>
 8002832:	2301      	movs	r3, #1
 8002834:	e000      	b.n	8002838 <HAL_DMA_Init+0x2b0>
 8002836:	2300      	movs	r3, #0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002842:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	f023 0307 	bic.w	r3, r3, #7
 800285a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	4313      	orrs	r3, r2
 8002864:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286a:	2b04      	cmp	r3, #4
 800286c:	d117      	bne.n	800289e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002872:	697a      	ldr	r2, [r7, #20]
 8002874:	4313      	orrs	r3, r2
 8002876:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287c:	2b00      	cmp	r3, #0
 800287e:	d00e      	beq.n	800289e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f001 fdcf 	bl	8004424 <DMA_CheckFifoParam>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d008      	beq.n	800289e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2240      	movs	r2, #64	@ 0x40
 8002890:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e197      	b.n	8002bce <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f001 fd0a 	bl	80042c0 <DMA_CalcBaseAndBitshift>
 80028ac:	4603      	mov	r3, r0
 80028ae:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b4:	f003 031f 	and.w	r3, r3, #31
 80028b8:	223f      	movs	r2, #63	@ 0x3f
 80028ba:	409a      	lsls	r2, r3
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	e0cd      	b.n	8002a5e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a3b      	ldr	r2, [pc, #236]	@ (80029b4 <HAL_DMA_Init+0x42c>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d022      	beq.n	8002912 <HAL_DMA_Init+0x38a>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a39      	ldr	r2, [pc, #228]	@ (80029b8 <HAL_DMA_Init+0x430>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d01d      	beq.n	8002912 <HAL_DMA_Init+0x38a>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a38      	ldr	r2, [pc, #224]	@ (80029bc <HAL_DMA_Init+0x434>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d018      	beq.n	8002912 <HAL_DMA_Init+0x38a>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a36      	ldr	r2, [pc, #216]	@ (80029c0 <HAL_DMA_Init+0x438>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d013      	beq.n	8002912 <HAL_DMA_Init+0x38a>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a35      	ldr	r2, [pc, #212]	@ (80029c4 <HAL_DMA_Init+0x43c>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d00e      	beq.n	8002912 <HAL_DMA_Init+0x38a>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a33      	ldr	r2, [pc, #204]	@ (80029c8 <HAL_DMA_Init+0x440>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d009      	beq.n	8002912 <HAL_DMA_Init+0x38a>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a32      	ldr	r2, [pc, #200]	@ (80029cc <HAL_DMA_Init+0x444>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d004      	beq.n	8002912 <HAL_DMA_Init+0x38a>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a30      	ldr	r2, [pc, #192]	@ (80029d0 <HAL_DMA_Init+0x448>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d101      	bne.n	8002916 <HAL_DMA_Init+0x38e>
 8002912:	2301      	movs	r3, #1
 8002914:	e000      	b.n	8002918 <HAL_DMA_Init+0x390>
 8002916:	2300      	movs	r3, #0
 8002918:	2b00      	cmp	r3, #0
 800291a:	f000 8097 	beq.w	8002a4c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a24      	ldr	r2, [pc, #144]	@ (80029b4 <HAL_DMA_Init+0x42c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d021      	beq.n	800296c <HAL_DMA_Init+0x3e4>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a22      	ldr	r2, [pc, #136]	@ (80029b8 <HAL_DMA_Init+0x430>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d01c      	beq.n	800296c <HAL_DMA_Init+0x3e4>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a21      	ldr	r2, [pc, #132]	@ (80029bc <HAL_DMA_Init+0x434>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d017      	beq.n	800296c <HAL_DMA_Init+0x3e4>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a1f      	ldr	r2, [pc, #124]	@ (80029c0 <HAL_DMA_Init+0x438>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d012      	beq.n	800296c <HAL_DMA_Init+0x3e4>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a1e      	ldr	r2, [pc, #120]	@ (80029c4 <HAL_DMA_Init+0x43c>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d00d      	beq.n	800296c <HAL_DMA_Init+0x3e4>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a1c      	ldr	r2, [pc, #112]	@ (80029c8 <HAL_DMA_Init+0x440>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d008      	beq.n	800296c <HAL_DMA_Init+0x3e4>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a1b      	ldr	r2, [pc, #108]	@ (80029cc <HAL_DMA_Init+0x444>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d003      	beq.n	800296c <HAL_DMA_Init+0x3e4>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a19      	ldr	r2, [pc, #100]	@ (80029d0 <HAL_DMA_Init+0x448>)
 800296a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2202      	movs	r2, #2
 8002970:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	4b13      	ldr	r3, [pc, #76]	@ (80029d4 <HAL_DMA_Init+0x44c>)
 8002988:	4013      	ands	r3, r2
 800298a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	2b40      	cmp	r3, #64	@ 0x40
 8002992:	d021      	beq.n	80029d8 <HAL_DMA_Init+0x450>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	2b80      	cmp	r3, #128	@ 0x80
 800299a:	d102      	bne.n	80029a2 <HAL_DMA_Init+0x41a>
 800299c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029a0:	e01b      	b.n	80029da <HAL_DMA_Init+0x452>
 80029a2:	2300      	movs	r3, #0
 80029a4:	e019      	b.n	80029da <HAL_DMA_Init+0x452>
 80029a6:	bf00      	nop
 80029a8:	fe10803f 	.word	0xfe10803f
 80029ac:	5c001000 	.word	0x5c001000
 80029b0:	ffff0000 	.word	0xffff0000
 80029b4:	58025408 	.word	0x58025408
 80029b8:	5802541c 	.word	0x5802541c
 80029bc:	58025430 	.word	0x58025430
 80029c0:	58025444 	.word	0x58025444
 80029c4:	58025458 	.word	0x58025458
 80029c8:	5802546c 	.word	0x5802546c
 80029cc:	58025480 	.word	0x58025480
 80029d0:	58025494 	.word	0x58025494
 80029d4:	fffe000f 	.word	0xfffe000f
 80029d8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	68d2      	ldr	r2, [r2, #12]
 80029de:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80029e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80029e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80029f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80029f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002a00:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a1b      	ldr	r3, [r3, #32]
 8002a06:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002a08:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4b6e      	ldr	r3, [pc, #440]	@ (8002bd8 <HAL_DMA_Init+0x650>)
 8002a20:	4413      	add	r3, r2
 8002a22:	4a6e      	ldr	r2, [pc, #440]	@ (8002bdc <HAL_DMA_Init+0x654>)
 8002a24:	fba2 2303 	umull	r2, r3, r2, r3
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	009a      	lsls	r2, r3, #2
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f001 fc45 	bl	80042c0 <DMA_CalcBaseAndBitshift>
 8002a36:	4603      	mov	r3, r0
 8002a38:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a3e:	f003 031f 	and.w	r3, r3, #31
 8002a42:	2201      	movs	r2, #1
 8002a44:	409a      	lsls	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	e008      	b.n	8002a5e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2240      	movs	r2, #64	@ 0x40
 8002a50:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2203      	movs	r2, #3
 8002a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e0b7      	b.n	8002bce <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a5f      	ldr	r2, [pc, #380]	@ (8002be0 <HAL_DMA_Init+0x658>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d072      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a5d      	ldr	r2, [pc, #372]	@ (8002be4 <HAL_DMA_Init+0x65c>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d06d      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a5c      	ldr	r2, [pc, #368]	@ (8002be8 <HAL_DMA_Init+0x660>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d068      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a5a      	ldr	r2, [pc, #360]	@ (8002bec <HAL_DMA_Init+0x664>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d063      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a59      	ldr	r2, [pc, #356]	@ (8002bf0 <HAL_DMA_Init+0x668>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d05e      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a57      	ldr	r2, [pc, #348]	@ (8002bf4 <HAL_DMA_Init+0x66c>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d059      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a56      	ldr	r2, [pc, #344]	@ (8002bf8 <HAL_DMA_Init+0x670>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d054      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a54      	ldr	r2, [pc, #336]	@ (8002bfc <HAL_DMA_Init+0x674>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d04f      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a53      	ldr	r2, [pc, #332]	@ (8002c00 <HAL_DMA_Init+0x678>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d04a      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a51      	ldr	r2, [pc, #324]	@ (8002c04 <HAL_DMA_Init+0x67c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d045      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a50      	ldr	r2, [pc, #320]	@ (8002c08 <HAL_DMA_Init+0x680>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d040      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a4e      	ldr	r2, [pc, #312]	@ (8002c0c <HAL_DMA_Init+0x684>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d03b      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a4d      	ldr	r2, [pc, #308]	@ (8002c10 <HAL_DMA_Init+0x688>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d036      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a4b      	ldr	r2, [pc, #300]	@ (8002c14 <HAL_DMA_Init+0x68c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d031      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a4a      	ldr	r2, [pc, #296]	@ (8002c18 <HAL_DMA_Init+0x690>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d02c      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a48      	ldr	r2, [pc, #288]	@ (8002c1c <HAL_DMA_Init+0x694>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d027      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a47      	ldr	r2, [pc, #284]	@ (8002c20 <HAL_DMA_Init+0x698>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d022      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a45      	ldr	r2, [pc, #276]	@ (8002c24 <HAL_DMA_Init+0x69c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d01d      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a44      	ldr	r2, [pc, #272]	@ (8002c28 <HAL_DMA_Init+0x6a0>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d018      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a42      	ldr	r2, [pc, #264]	@ (8002c2c <HAL_DMA_Init+0x6a4>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d013      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a41      	ldr	r2, [pc, #260]	@ (8002c30 <HAL_DMA_Init+0x6a8>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d00e      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a3f      	ldr	r2, [pc, #252]	@ (8002c34 <HAL_DMA_Init+0x6ac>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d009      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8002c38 <HAL_DMA_Init+0x6b0>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d004      	beq.n	8002b4e <HAL_DMA_Init+0x5c6>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a3c      	ldr	r2, [pc, #240]	@ (8002c3c <HAL_DMA_Init+0x6b4>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d101      	bne.n	8002b52 <HAL_DMA_Init+0x5ca>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <HAL_DMA_Init+0x5cc>
 8002b52:	2300      	movs	r3, #0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d032      	beq.n	8002bbe <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f001 fcdf 	bl	800451c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	2b80      	cmp	r3, #128	@ 0x80
 8002b64:	d102      	bne.n	8002b6c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002b80:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d010      	beq.n	8002bac <HAL_DMA_Init+0x624>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2b08      	cmp	r3, #8
 8002b90:	d80c      	bhi.n	8002bac <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f001 fd5c 	bl	8004650 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002ba8:	605a      	str	r2, [r3, #4]
 8002baa:	e008      	b.n	8002bbe <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	a7fdabf8 	.word	0xa7fdabf8
 8002bdc:	cccccccd 	.word	0xcccccccd
 8002be0:	40020010 	.word	0x40020010
 8002be4:	40020028 	.word	0x40020028
 8002be8:	40020040 	.word	0x40020040
 8002bec:	40020058 	.word	0x40020058
 8002bf0:	40020070 	.word	0x40020070
 8002bf4:	40020088 	.word	0x40020088
 8002bf8:	400200a0 	.word	0x400200a0
 8002bfc:	400200b8 	.word	0x400200b8
 8002c00:	40020410 	.word	0x40020410
 8002c04:	40020428 	.word	0x40020428
 8002c08:	40020440 	.word	0x40020440
 8002c0c:	40020458 	.word	0x40020458
 8002c10:	40020470 	.word	0x40020470
 8002c14:	40020488 	.word	0x40020488
 8002c18:	400204a0 	.word	0x400204a0
 8002c1c:	400204b8 	.word	0x400204b8
 8002c20:	58025408 	.word	0x58025408
 8002c24:	5802541c 	.word	0x5802541c
 8002c28:	58025430 	.word	0x58025430
 8002c2c:	58025444 	.word	0x58025444
 8002c30:	58025458 	.word	0x58025458
 8002c34:	5802546c 	.word	0x5802546c
 8002c38:	58025480 	.word	0x58025480
 8002c3c:	58025494 	.word	0x58025494

08002c40 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
 8002c4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e226      	b.n	80030aa <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d101      	bne.n	8002c6a <HAL_DMA_Start_IT+0x2a>
 8002c66:	2302      	movs	r3, #2
 8002c68:	e21f      	b.n	80030aa <HAL_DMA_Start_IT+0x46a>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	f040 820a 	bne.w	8003094 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a68      	ldr	r2, [pc, #416]	@ (8002e34 <HAL_DMA_Start_IT+0x1f4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d04a      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a66      	ldr	r2, [pc, #408]	@ (8002e38 <HAL_DMA_Start_IT+0x1f8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d045      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a65      	ldr	r2, [pc, #404]	@ (8002e3c <HAL_DMA_Start_IT+0x1fc>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d040      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a63      	ldr	r2, [pc, #396]	@ (8002e40 <HAL_DMA_Start_IT+0x200>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d03b      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a62      	ldr	r2, [pc, #392]	@ (8002e44 <HAL_DMA_Start_IT+0x204>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d036      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a60      	ldr	r2, [pc, #384]	@ (8002e48 <HAL_DMA_Start_IT+0x208>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d031      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a5f      	ldr	r2, [pc, #380]	@ (8002e4c <HAL_DMA_Start_IT+0x20c>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d02c      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a5d      	ldr	r2, [pc, #372]	@ (8002e50 <HAL_DMA_Start_IT+0x210>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d027      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a5c      	ldr	r2, [pc, #368]	@ (8002e54 <HAL_DMA_Start_IT+0x214>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d022      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a5a      	ldr	r2, [pc, #360]	@ (8002e58 <HAL_DMA_Start_IT+0x218>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d01d      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a59      	ldr	r2, [pc, #356]	@ (8002e5c <HAL_DMA_Start_IT+0x21c>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d018      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a57      	ldr	r2, [pc, #348]	@ (8002e60 <HAL_DMA_Start_IT+0x220>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d013      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a56      	ldr	r2, [pc, #344]	@ (8002e64 <HAL_DMA_Start_IT+0x224>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d00e      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a54      	ldr	r2, [pc, #336]	@ (8002e68 <HAL_DMA_Start_IT+0x228>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d009      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a53      	ldr	r2, [pc, #332]	@ (8002e6c <HAL_DMA_Start_IT+0x22c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d004      	beq.n	8002d2e <HAL_DMA_Start_IT+0xee>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a51      	ldr	r2, [pc, #324]	@ (8002e70 <HAL_DMA_Start_IT+0x230>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d108      	bne.n	8002d40 <HAL_DMA_Start_IT+0x100>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f022 0201 	bic.w	r2, r2, #1
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	e007      	b.n	8002d50 <HAL_DMA_Start_IT+0x110>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f022 0201 	bic.w	r2, r2, #1
 8002d4e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	68b9      	ldr	r1, [r7, #8]
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f001 f906 	bl	8003f68 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a34      	ldr	r2, [pc, #208]	@ (8002e34 <HAL_DMA_Start_IT+0x1f4>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d04a      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a33      	ldr	r2, [pc, #204]	@ (8002e38 <HAL_DMA_Start_IT+0x1f8>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d045      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a31      	ldr	r2, [pc, #196]	@ (8002e3c <HAL_DMA_Start_IT+0x1fc>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d040      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a30      	ldr	r2, [pc, #192]	@ (8002e40 <HAL_DMA_Start_IT+0x200>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d03b      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a2e      	ldr	r2, [pc, #184]	@ (8002e44 <HAL_DMA_Start_IT+0x204>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d036      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a2d      	ldr	r2, [pc, #180]	@ (8002e48 <HAL_DMA_Start_IT+0x208>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d031      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e4c <HAL_DMA_Start_IT+0x20c>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d02c      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a2a      	ldr	r2, [pc, #168]	@ (8002e50 <HAL_DMA_Start_IT+0x210>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d027      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a28      	ldr	r2, [pc, #160]	@ (8002e54 <HAL_DMA_Start_IT+0x214>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d022      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a27      	ldr	r2, [pc, #156]	@ (8002e58 <HAL_DMA_Start_IT+0x218>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d01d      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a25      	ldr	r2, [pc, #148]	@ (8002e5c <HAL_DMA_Start_IT+0x21c>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d018      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a24      	ldr	r2, [pc, #144]	@ (8002e60 <HAL_DMA_Start_IT+0x220>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d013      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a22      	ldr	r2, [pc, #136]	@ (8002e64 <HAL_DMA_Start_IT+0x224>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d00e      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a21      	ldr	r2, [pc, #132]	@ (8002e68 <HAL_DMA_Start_IT+0x228>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d009      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a1f      	ldr	r2, [pc, #124]	@ (8002e6c <HAL_DMA_Start_IT+0x22c>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d004      	beq.n	8002dfc <HAL_DMA_Start_IT+0x1bc>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a1e      	ldr	r2, [pc, #120]	@ (8002e70 <HAL_DMA_Start_IT+0x230>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d101      	bne.n	8002e00 <HAL_DMA_Start_IT+0x1c0>
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e000      	b.n	8002e02 <HAL_DMA_Start_IT+0x1c2>
 8002e00:	2300      	movs	r3, #0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d036      	beq.n	8002e74 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f023 021e 	bic.w	r2, r3, #30
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f042 0216 	orr.w	r2, r2, #22
 8002e18:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d03e      	beq.n	8002ea0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f042 0208 	orr.w	r2, r2, #8
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	e035      	b.n	8002ea0 <HAL_DMA_Start_IT+0x260>
 8002e34:	40020010 	.word	0x40020010
 8002e38:	40020028 	.word	0x40020028
 8002e3c:	40020040 	.word	0x40020040
 8002e40:	40020058 	.word	0x40020058
 8002e44:	40020070 	.word	0x40020070
 8002e48:	40020088 	.word	0x40020088
 8002e4c:	400200a0 	.word	0x400200a0
 8002e50:	400200b8 	.word	0x400200b8
 8002e54:	40020410 	.word	0x40020410
 8002e58:	40020428 	.word	0x40020428
 8002e5c:	40020440 	.word	0x40020440
 8002e60:	40020458 	.word	0x40020458
 8002e64:	40020470 	.word	0x40020470
 8002e68:	40020488 	.word	0x40020488
 8002e6c:	400204a0 	.word	0x400204a0
 8002e70:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f023 020e 	bic.w	r2, r3, #14
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 020a 	orr.w	r2, r2, #10
 8002e86:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d007      	beq.n	8002ea0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0204 	orr.w	r2, r2, #4
 8002e9e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a83      	ldr	r2, [pc, #524]	@ (80030b4 <HAL_DMA_Start_IT+0x474>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d072      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a82      	ldr	r2, [pc, #520]	@ (80030b8 <HAL_DMA_Start_IT+0x478>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d06d      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a80      	ldr	r2, [pc, #512]	@ (80030bc <HAL_DMA_Start_IT+0x47c>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d068      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a7f      	ldr	r2, [pc, #508]	@ (80030c0 <HAL_DMA_Start_IT+0x480>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d063      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a7d      	ldr	r2, [pc, #500]	@ (80030c4 <HAL_DMA_Start_IT+0x484>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d05e      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a7c      	ldr	r2, [pc, #496]	@ (80030c8 <HAL_DMA_Start_IT+0x488>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d059      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a7a      	ldr	r2, [pc, #488]	@ (80030cc <HAL_DMA_Start_IT+0x48c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d054      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a79      	ldr	r2, [pc, #484]	@ (80030d0 <HAL_DMA_Start_IT+0x490>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d04f      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a77      	ldr	r2, [pc, #476]	@ (80030d4 <HAL_DMA_Start_IT+0x494>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d04a      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a76      	ldr	r2, [pc, #472]	@ (80030d8 <HAL_DMA_Start_IT+0x498>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d045      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a74      	ldr	r2, [pc, #464]	@ (80030dc <HAL_DMA_Start_IT+0x49c>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d040      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a73      	ldr	r2, [pc, #460]	@ (80030e0 <HAL_DMA_Start_IT+0x4a0>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d03b      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a71      	ldr	r2, [pc, #452]	@ (80030e4 <HAL_DMA_Start_IT+0x4a4>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d036      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a70      	ldr	r2, [pc, #448]	@ (80030e8 <HAL_DMA_Start_IT+0x4a8>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d031      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a6e      	ldr	r2, [pc, #440]	@ (80030ec <HAL_DMA_Start_IT+0x4ac>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d02c      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a6d      	ldr	r2, [pc, #436]	@ (80030f0 <HAL_DMA_Start_IT+0x4b0>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d027      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a6b      	ldr	r2, [pc, #428]	@ (80030f4 <HAL_DMA_Start_IT+0x4b4>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d022      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a6a      	ldr	r2, [pc, #424]	@ (80030f8 <HAL_DMA_Start_IT+0x4b8>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d01d      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a68      	ldr	r2, [pc, #416]	@ (80030fc <HAL_DMA_Start_IT+0x4bc>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d018      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a67      	ldr	r2, [pc, #412]	@ (8003100 <HAL_DMA_Start_IT+0x4c0>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d013      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a65      	ldr	r2, [pc, #404]	@ (8003104 <HAL_DMA_Start_IT+0x4c4>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00e      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a64      	ldr	r2, [pc, #400]	@ (8003108 <HAL_DMA_Start_IT+0x4c8>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d009      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a62      	ldr	r2, [pc, #392]	@ (800310c <HAL_DMA_Start_IT+0x4cc>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d004      	beq.n	8002f90 <HAL_DMA_Start_IT+0x350>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a61      	ldr	r2, [pc, #388]	@ (8003110 <HAL_DMA_Start_IT+0x4d0>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d101      	bne.n	8002f94 <HAL_DMA_Start_IT+0x354>
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <HAL_DMA_Start_IT+0x356>
 8002f94:	2300      	movs	r3, #0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d01a      	beq.n	8002fd0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d007      	beq.n	8002fb8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fb6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d007      	beq.n	8002fd0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fce:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a37      	ldr	r2, [pc, #220]	@ (80030b4 <HAL_DMA_Start_IT+0x474>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d04a      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a36      	ldr	r2, [pc, #216]	@ (80030b8 <HAL_DMA_Start_IT+0x478>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d045      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a34      	ldr	r2, [pc, #208]	@ (80030bc <HAL_DMA_Start_IT+0x47c>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d040      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a33      	ldr	r2, [pc, #204]	@ (80030c0 <HAL_DMA_Start_IT+0x480>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d03b      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a31      	ldr	r2, [pc, #196]	@ (80030c4 <HAL_DMA_Start_IT+0x484>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d036      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a30      	ldr	r2, [pc, #192]	@ (80030c8 <HAL_DMA_Start_IT+0x488>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d031      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a2e      	ldr	r2, [pc, #184]	@ (80030cc <HAL_DMA_Start_IT+0x48c>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d02c      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a2d      	ldr	r2, [pc, #180]	@ (80030d0 <HAL_DMA_Start_IT+0x490>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d027      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a2b      	ldr	r2, [pc, #172]	@ (80030d4 <HAL_DMA_Start_IT+0x494>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d022      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a2a      	ldr	r2, [pc, #168]	@ (80030d8 <HAL_DMA_Start_IT+0x498>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d01d      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a28      	ldr	r2, [pc, #160]	@ (80030dc <HAL_DMA_Start_IT+0x49c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d018      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a27      	ldr	r2, [pc, #156]	@ (80030e0 <HAL_DMA_Start_IT+0x4a0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d013      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a25      	ldr	r2, [pc, #148]	@ (80030e4 <HAL_DMA_Start_IT+0x4a4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d00e      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a24      	ldr	r2, [pc, #144]	@ (80030e8 <HAL_DMA_Start_IT+0x4a8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d009      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a22      	ldr	r2, [pc, #136]	@ (80030ec <HAL_DMA_Start_IT+0x4ac>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d004      	beq.n	8003070 <HAL_DMA_Start_IT+0x430>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a21      	ldr	r2, [pc, #132]	@ (80030f0 <HAL_DMA_Start_IT+0x4b0>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d108      	bne.n	8003082 <HAL_DMA_Start_IT+0x442>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f042 0201 	orr.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]
 8003080:	e012      	b.n	80030a8 <HAL_DMA_Start_IT+0x468>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0201 	orr.w	r2, r2, #1
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	e009      	b.n	80030a8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800309a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80030a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40020010 	.word	0x40020010
 80030b8:	40020028 	.word	0x40020028
 80030bc:	40020040 	.word	0x40020040
 80030c0:	40020058 	.word	0x40020058
 80030c4:	40020070 	.word	0x40020070
 80030c8:	40020088 	.word	0x40020088
 80030cc:	400200a0 	.word	0x400200a0
 80030d0:	400200b8 	.word	0x400200b8
 80030d4:	40020410 	.word	0x40020410
 80030d8:	40020428 	.word	0x40020428
 80030dc:	40020440 	.word	0x40020440
 80030e0:	40020458 	.word	0x40020458
 80030e4:	40020470 	.word	0x40020470
 80030e8:	40020488 	.word	0x40020488
 80030ec:	400204a0 	.word	0x400204a0
 80030f0:	400204b8 	.word	0x400204b8
 80030f4:	58025408 	.word	0x58025408
 80030f8:	5802541c 	.word	0x5802541c
 80030fc:	58025430 	.word	0x58025430
 8003100:	58025444 	.word	0x58025444
 8003104:	58025458 	.word	0x58025458
 8003108:	5802546c 	.word	0x5802546c
 800310c:	58025480 	.word	0x58025480
 8003110:	58025494 	.word	0x58025494

08003114 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	@ 0x28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003120:	4b67      	ldr	r3, [pc, #412]	@ (80032c0 <HAL_DMA_IRQHandler+0x1ac>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a67      	ldr	r2, [pc, #412]	@ (80032c4 <HAL_DMA_IRQHandler+0x1b0>)
 8003126:	fba2 2303 	umull	r2, r3, r2, r3
 800312a:	0a9b      	lsrs	r3, r3, #10
 800312c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003138:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800313a:	6a3b      	ldr	r3, [r7, #32]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a5f      	ldr	r2, [pc, #380]	@ (80032c8 <HAL_DMA_IRQHandler+0x1b4>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d04a      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a5d      	ldr	r2, [pc, #372]	@ (80032cc <HAL_DMA_IRQHandler+0x1b8>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d045      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a5c      	ldr	r2, [pc, #368]	@ (80032d0 <HAL_DMA_IRQHandler+0x1bc>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d040      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a5a      	ldr	r2, [pc, #360]	@ (80032d4 <HAL_DMA_IRQHandler+0x1c0>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d03b      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a59      	ldr	r2, [pc, #356]	@ (80032d8 <HAL_DMA_IRQHandler+0x1c4>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d036      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a57      	ldr	r2, [pc, #348]	@ (80032dc <HAL_DMA_IRQHandler+0x1c8>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d031      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a56      	ldr	r2, [pc, #344]	@ (80032e0 <HAL_DMA_IRQHandler+0x1cc>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d02c      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a54      	ldr	r2, [pc, #336]	@ (80032e4 <HAL_DMA_IRQHandler+0x1d0>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d027      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a53      	ldr	r2, [pc, #332]	@ (80032e8 <HAL_DMA_IRQHandler+0x1d4>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d022      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a51      	ldr	r2, [pc, #324]	@ (80032ec <HAL_DMA_IRQHandler+0x1d8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d01d      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a50      	ldr	r2, [pc, #320]	@ (80032f0 <HAL_DMA_IRQHandler+0x1dc>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d018      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a4e      	ldr	r2, [pc, #312]	@ (80032f4 <HAL_DMA_IRQHandler+0x1e0>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d013      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a4d      	ldr	r2, [pc, #308]	@ (80032f8 <HAL_DMA_IRQHandler+0x1e4>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00e      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a4b      	ldr	r2, [pc, #300]	@ (80032fc <HAL_DMA_IRQHandler+0x1e8>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d009      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a4a      	ldr	r2, [pc, #296]	@ (8003300 <HAL_DMA_IRQHandler+0x1ec>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d004      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xd2>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a48      	ldr	r2, [pc, #288]	@ (8003304 <HAL_DMA_IRQHandler+0x1f0>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d101      	bne.n	80031ea <HAL_DMA_IRQHandler+0xd6>
 80031e6:	2301      	movs	r3, #1
 80031e8:	e000      	b.n	80031ec <HAL_DMA_IRQHandler+0xd8>
 80031ea:	2300      	movs	r3, #0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 842b 	beq.w	8003a48 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f6:	f003 031f 	and.w	r3, r3, #31
 80031fa:	2208      	movs	r2, #8
 80031fc:	409a      	lsls	r2, r3
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	4013      	ands	r3, r2
 8003202:	2b00      	cmp	r3, #0
 8003204:	f000 80a2 	beq.w	800334c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a2e      	ldr	r2, [pc, #184]	@ (80032c8 <HAL_DMA_IRQHandler+0x1b4>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d04a      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a2d      	ldr	r2, [pc, #180]	@ (80032cc <HAL_DMA_IRQHandler+0x1b8>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d045      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a2b      	ldr	r2, [pc, #172]	@ (80032d0 <HAL_DMA_IRQHandler+0x1bc>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d040      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a2a      	ldr	r2, [pc, #168]	@ (80032d4 <HAL_DMA_IRQHandler+0x1c0>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d03b      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a28      	ldr	r2, [pc, #160]	@ (80032d8 <HAL_DMA_IRQHandler+0x1c4>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d036      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a27      	ldr	r2, [pc, #156]	@ (80032dc <HAL_DMA_IRQHandler+0x1c8>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d031      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a25      	ldr	r2, [pc, #148]	@ (80032e0 <HAL_DMA_IRQHandler+0x1cc>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d02c      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a24      	ldr	r2, [pc, #144]	@ (80032e4 <HAL_DMA_IRQHandler+0x1d0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d027      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a22      	ldr	r2, [pc, #136]	@ (80032e8 <HAL_DMA_IRQHandler+0x1d4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d022      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a21      	ldr	r2, [pc, #132]	@ (80032ec <HAL_DMA_IRQHandler+0x1d8>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d01d      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a1f      	ldr	r2, [pc, #124]	@ (80032f0 <HAL_DMA_IRQHandler+0x1dc>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d018      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a1e      	ldr	r2, [pc, #120]	@ (80032f4 <HAL_DMA_IRQHandler+0x1e0>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d013      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a1c      	ldr	r2, [pc, #112]	@ (80032f8 <HAL_DMA_IRQHandler+0x1e4>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d00e      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a1b      	ldr	r2, [pc, #108]	@ (80032fc <HAL_DMA_IRQHandler+0x1e8>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d009      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a19      	ldr	r2, [pc, #100]	@ (8003300 <HAL_DMA_IRQHandler+0x1ec>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d004      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x194>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a18      	ldr	r2, [pc, #96]	@ (8003304 <HAL_DMA_IRQHandler+0x1f0>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d12f      	bne.n	8003308 <HAL_DMA_IRQHandler+0x1f4>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	bf14      	ite	ne
 80032b6:	2301      	movne	r3, #1
 80032b8:	2300      	moveq	r3, #0
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	e02e      	b.n	800331c <HAL_DMA_IRQHandler+0x208>
 80032be:	bf00      	nop
 80032c0:	24000000 	.word	0x24000000
 80032c4:	1b4e81b5 	.word	0x1b4e81b5
 80032c8:	40020010 	.word	0x40020010
 80032cc:	40020028 	.word	0x40020028
 80032d0:	40020040 	.word	0x40020040
 80032d4:	40020058 	.word	0x40020058
 80032d8:	40020070 	.word	0x40020070
 80032dc:	40020088 	.word	0x40020088
 80032e0:	400200a0 	.word	0x400200a0
 80032e4:	400200b8 	.word	0x400200b8
 80032e8:	40020410 	.word	0x40020410
 80032ec:	40020428 	.word	0x40020428
 80032f0:	40020440 	.word	0x40020440
 80032f4:	40020458 	.word	0x40020458
 80032f8:	40020470 	.word	0x40020470
 80032fc:	40020488 	.word	0x40020488
 8003300:	400204a0 	.word	0x400204a0
 8003304:	400204b8 	.word	0x400204b8
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	bf14      	ite	ne
 8003316:	2301      	movne	r3, #1
 8003318:	2300      	moveq	r3, #0
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	d015      	beq.n	800334c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0204 	bic.w	r2, r2, #4
 800332e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003334:	f003 031f 	and.w	r3, r3, #31
 8003338:	2208      	movs	r2, #8
 800333a:	409a      	lsls	r2, r3
 800333c:	6a3b      	ldr	r3, [r7, #32]
 800333e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003344:	f043 0201 	orr.w	r2, r3, #1
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003350:	f003 031f 	and.w	r3, r3, #31
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	fa22 f303 	lsr.w	r3, r2, r3
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d06e      	beq.n	8003440 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a69      	ldr	r2, [pc, #420]	@ (800350c <HAL_DMA_IRQHandler+0x3f8>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d04a      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a67      	ldr	r2, [pc, #412]	@ (8003510 <HAL_DMA_IRQHandler+0x3fc>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d045      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a66      	ldr	r2, [pc, #408]	@ (8003514 <HAL_DMA_IRQHandler+0x400>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d040      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a64      	ldr	r2, [pc, #400]	@ (8003518 <HAL_DMA_IRQHandler+0x404>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d03b      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a63      	ldr	r2, [pc, #396]	@ (800351c <HAL_DMA_IRQHandler+0x408>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d036      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a61      	ldr	r2, [pc, #388]	@ (8003520 <HAL_DMA_IRQHandler+0x40c>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d031      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a60      	ldr	r2, [pc, #384]	@ (8003524 <HAL_DMA_IRQHandler+0x410>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d02c      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a5e      	ldr	r2, [pc, #376]	@ (8003528 <HAL_DMA_IRQHandler+0x414>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d027      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a5d      	ldr	r2, [pc, #372]	@ (800352c <HAL_DMA_IRQHandler+0x418>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d022      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a5b      	ldr	r2, [pc, #364]	@ (8003530 <HAL_DMA_IRQHandler+0x41c>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d01d      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a5a      	ldr	r2, [pc, #360]	@ (8003534 <HAL_DMA_IRQHandler+0x420>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d018      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a58      	ldr	r2, [pc, #352]	@ (8003538 <HAL_DMA_IRQHandler+0x424>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d013      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a57      	ldr	r2, [pc, #348]	@ (800353c <HAL_DMA_IRQHandler+0x428>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d00e      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a55      	ldr	r2, [pc, #340]	@ (8003540 <HAL_DMA_IRQHandler+0x42c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d009      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a54      	ldr	r2, [pc, #336]	@ (8003544 <HAL_DMA_IRQHandler+0x430>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d004      	beq.n	8003402 <HAL_DMA_IRQHandler+0x2ee>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a52      	ldr	r2, [pc, #328]	@ (8003548 <HAL_DMA_IRQHandler+0x434>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d10a      	bne.n	8003418 <HAL_DMA_IRQHandler+0x304>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	695b      	ldr	r3, [r3, #20]
 8003408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800340c:	2b00      	cmp	r3, #0
 800340e:	bf14      	ite	ne
 8003410:	2301      	movne	r3, #1
 8003412:	2300      	moveq	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	e003      	b.n	8003420 <HAL_DMA_IRQHandler+0x30c>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2300      	movs	r3, #0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00d      	beq.n	8003440 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003428:	f003 031f 	and.w	r3, r3, #31
 800342c:	2201      	movs	r2, #1
 800342e:	409a      	lsls	r2, r3
 8003430:	6a3b      	ldr	r3, [r7, #32]
 8003432:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003438:	f043 0202 	orr.w	r2, r3, #2
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003444:	f003 031f 	and.w	r3, r3, #31
 8003448:	2204      	movs	r2, #4
 800344a:	409a      	lsls	r2, r3
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	4013      	ands	r3, r2
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 808f 	beq.w	8003574 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a2c      	ldr	r2, [pc, #176]	@ (800350c <HAL_DMA_IRQHandler+0x3f8>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d04a      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a2a      	ldr	r2, [pc, #168]	@ (8003510 <HAL_DMA_IRQHandler+0x3fc>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d045      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a29      	ldr	r2, [pc, #164]	@ (8003514 <HAL_DMA_IRQHandler+0x400>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d040      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a27      	ldr	r2, [pc, #156]	@ (8003518 <HAL_DMA_IRQHandler+0x404>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d03b      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a26      	ldr	r2, [pc, #152]	@ (800351c <HAL_DMA_IRQHandler+0x408>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d036      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a24      	ldr	r2, [pc, #144]	@ (8003520 <HAL_DMA_IRQHandler+0x40c>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d031      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a23      	ldr	r2, [pc, #140]	@ (8003524 <HAL_DMA_IRQHandler+0x410>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d02c      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a21      	ldr	r2, [pc, #132]	@ (8003528 <HAL_DMA_IRQHandler+0x414>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d027      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a20      	ldr	r2, [pc, #128]	@ (800352c <HAL_DMA_IRQHandler+0x418>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d022      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a1e      	ldr	r2, [pc, #120]	@ (8003530 <HAL_DMA_IRQHandler+0x41c>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d01d      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a1d      	ldr	r2, [pc, #116]	@ (8003534 <HAL_DMA_IRQHandler+0x420>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d018      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003538 <HAL_DMA_IRQHandler+0x424>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d013      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a1a      	ldr	r2, [pc, #104]	@ (800353c <HAL_DMA_IRQHandler+0x428>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d00e      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a18      	ldr	r2, [pc, #96]	@ (8003540 <HAL_DMA_IRQHandler+0x42c>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d009      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a17      	ldr	r2, [pc, #92]	@ (8003544 <HAL_DMA_IRQHandler+0x430>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d004      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x3e2>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a15      	ldr	r2, [pc, #84]	@ (8003548 <HAL_DMA_IRQHandler+0x434>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d12a      	bne.n	800354c <HAL_DMA_IRQHandler+0x438>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	bf14      	ite	ne
 8003504:	2301      	movne	r3, #1
 8003506:	2300      	moveq	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	e023      	b.n	8003554 <HAL_DMA_IRQHandler+0x440>
 800350c:	40020010 	.word	0x40020010
 8003510:	40020028 	.word	0x40020028
 8003514:	40020040 	.word	0x40020040
 8003518:	40020058 	.word	0x40020058
 800351c:	40020070 	.word	0x40020070
 8003520:	40020088 	.word	0x40020088
 8003524:	400200a0 	.word	0x400200a0
 8003528:	400200b8 	.word	0x400200b8
 800352c:	40020410 	.word	0x40020410
 8003530:	40020428 	.word	0x40020428
 8003534:	40020440 	.word	0x40020440
 8003538:	40020458 	.word	0x40020458
 800353c:	40020470 	.word	0x40020470
 8003540:	40020488 	.word	0x40020488
 8003544:	400204a0 	.word	0x400204a0
 8003548:	400204b8 	.word	0x400204b8
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2300      	movs	r3, #0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00d      	beq.n	8003574 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355c:	f003 031f 	and.w	r3, r3, #31
 8003560:	2204      	movs	r2, #4
 8003562:	409a      	lsls	r2, r3
 8003564:	6a3b      	ldr	r3, [r7, #32]
 8003566:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800356c:	f043 0204 	orr.w	r2, r3, #4
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003578:	f003 031f 	and.w	r3, r3, #31
 800357c:	2210      	movs	r2, #16
 800357e:	409a      	lsls	r2, r3
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	4013      	ands	r3, r2
 8003584:	2b00      	cmp	r3, #0
 8003586:	f000 80a6 	beq.w	80036d6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a85      	ldr	r2, [pc, #532]	@ (80037a4 <HAL_DMA_IRQHandler+0x690>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d04a      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a83      	ldr	r2, [pc, #524]	@ (80037a8 <HAL_DMA_IRQHandler+0x694>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d045      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a82      	ldr	r2, [pc, #520]	@ (80037ac <HAL_DMA_IRQHandler+0x698>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d040      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a80      	ldr	r2, [pc, #512]	@ (80037b0 <HAL_DMA_IRQHandler+0x69c>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d03b      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a7f      	ldr	r2, [pc, #508]	@ (80037b4 <HAL_DMA_IRQHandler+0x6a0>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d036      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a7d      	ldr	r2, [pc, #500]	@ (80037b8 <HAL_DMA_IRQHandler+0x6a4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d031      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a7c      	ldr	r2, [pc, #496]	@ (80037bc <HAL_DMA_IRQHandler+0x6a8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d02c      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a7a      	ldr	r2, [pc, #488]	@ (80037c0 <HAL_DMA_IRQHandler+0x6ac>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d027      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a79      	ldr	r2, [pc, #484]	@ (80037c4 <HAL_DMA_IRQHandler+0x6b0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d022      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a77      	ldr	r2, [pc, #476]	@ (80037c8 <HAL_DMA_IRQHandler+0x6b4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d01d      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a76      	ldr	r2, [pc, #472]	@ (80037cc <HAL_DMA_IRQHandler+0x6b8>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d018      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a74      	ldr	r2, [pc, #464]	@ (80037d0 <HAL_DMA_IRQHandler+0x6bc>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d013      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a73      	ldr	r2, [pc, #460]	@ (80037d4 <HAL_DMA_IRQHandler+0x6c0>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d00e      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a71      	ldr	r2, [pc, #452]	@ (80037d8 <HAL_DMA_IRQHandler+0x6c4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d009      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a70      	ldr	r2, [pc, #448]	@ (80037dc <HAL_DMA_IRQHandler+0x6c8>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d004      	beq.n	800362a <HAL_DMA_IRQHandler+0x516>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a6e      	ldr	r2, [pc, #440]	@ (80037e0 <HAL_DMA_IRQHandler+0x6cc>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d10a      	bne.n	8003640 <HAL_DMA_IRQHandler+0x52c>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	bf14      	ite	ne
 8003638:	2301      	movne	r3, #1
 800363a:	2300      	moveq	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	e009      	b.n	8003654 <HAL_DMA_IRQHandler+0x540>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b00      	cmp	r3, #0
 800364c:	bf14      	ite	ne
 800364e:	2301      	movne	r3, #1
 8003650:	2300      	moveq	r3, #0
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b00      	cmp	r3, #0
 8003656:	d03e      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365c:	f003 031f 	and.w	r3, r3, #31
 8003660:	2210      	movs	r2, #16
 8003662:	409a      	lsls	r2, r3
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d018      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d108      	bne.n	8003696 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003688:	2b00      	cmp	r3, #0
 800368a:	d024      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	4798      	blx	r3
 8003694:	e01f      	b.n	80036d6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800369a:	2b00      	cmp	r3, #0
 800369c:	d01b      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	4798      	blx	r3
 80036a6:	e016      	b.n	80036d6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d107      	bne.n	80036c6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 0208 	bic.w	r2, r2, #8
 80036c4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036da:	f003 031f 	and.w	r3, r3, #31
 80036de:	2220      	movs	r2, #32
 80036e0:	409a      	lsls	r2, r3
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	4013      	ands	r3, r2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f000 8110 	beq.w	800390c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a2c      	ldr	r2, [pc, #176]	@ (80037a4 <HAL_DMA_IRQHandler+0x690>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d04a      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a2b      	ldr	r2, [pc, #172]	@ (80037a8 <HAL_DMA_IRQHandler+0x694>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d045      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a29      	ldr	r2, [pc, #164]	@ (80037ac <HAL_DMA_IRQHandler+0x698>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d040      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a28      	ldr	r2, [pc, #160]	@ (80037b0 <HAL_DMA_IRQHandler+0x69c>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d03b      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a26      	ldr	r2, [pc, #152]	@ (80037b4 <HAL_DMA_IRQHandler+0x6a0>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d036      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a25      	ldr	r2, [pc, #148]	@ (80037b8 <HAL_DMA_IRQHandler+0x6a4>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d031      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a23      	ldr	r2, [pc, #140]	@ (80037bc <HAL_DMA_IRQHandler+0x6a8>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d02c      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a22      	ldr	r2, [pc, #136]	@ (80037c0 <HAL_DMA_IRQHandler+0x6ac>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d027      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a20      	ldr	r2, [pc, #128]	@ (80037c4 <HAL_DMA_IRQHandler+0x6b0>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d022      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a1f      	ldr	r2, [pc, #124]	@ (80037c8 <HAL_DMA_IRQHandler+0x6b4>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d01d      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a1d      	ldr	r2, [pc, #116]	@ (80037cc <HAL_DMA_IRQHandler+0x6b8>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d018      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a1c      	ldr	r2, [pc, #112]	@ (80037d0 <HAL_DMA_IRQHandler+0x6bc>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d013      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a1a      	ldr	r2, [pc, #104]	@ (80037d4 <HAL_DMA_IRQHandler+0x6c0>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d00e      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a19      	ldr	r2, [pc, #100]	@ (80037d8 <HAL_DMA_IRQHandler+0x6c4>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d009      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a17      	ldr	r2, [pc, #92]	@ (80037dc <HAL_DMA_IRQHandler+0x6c8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d004      	beq.n	800378c <HAL_DMA_IRQHandler+0x678>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a16      	ldr	r2, [pc, #88]	@ (80037e0 <HAL_DMA_IRQHandler+0x6cc>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d12b      	bne.n	80037e4 <HAL_DMA_IRQHandler+0x6d0>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0310 	and.w	r3, r3, #16
 8003796:	2b00      	cmp	r3, #0
 8003798:	bf14      	ite	ne
 800379a:	2301      	movne	r3, #1
 800379c:	2300      	moveq	r3, #0
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	e02a      	b.n	80037f8 <HAL_DMA_IRQHandler+0x6e4>
 80037a2:	bf00      	nop
 80037a4:	40020010 	.word	0x40020010
 80037a8:	40020028 	.word	0x40020028
 80037ac:	40020040 	.word	0x40020040
 80037b0:	40020058 	.word	0x40020058
 80037b4:	40020070 	.word	0x40020070
 80037b8:	40020088 	.word	0x40020088
 80037bc:	400200a0 	.word	0x400200a0
 80037c0:	400200b8 	.word	0x400200b8
 80037c4:	40020410 	.word	0x40020410
 80037c8:	40020428 	.word	0x40020428
 80037cc:	40020440 	.word	0x40020440
 80037d0:	40020458 	.word	0x40020458
 80037d4:	40020470 	.word	0x40020470
 80037d8:	40020488 	.word	0x40020488
 80037dc:	400204a0 	.word	0x400204a0
 80037e0:	400204b8 	.word	0x400204b8
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	bf14      	ite	ne
 80037f2:	2301      	movne	r3, #1
 80037f4:	2300      	moveq	r3, #0
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 8087 	beq.w	800390c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003802:	f003 031f 	and.w	r3, r3, #31
 8003806:	2220      	movs	r2, #32
 8003808:	409a      	lsls	r2, r3
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b04      	cmp	r3, #4
 8003818:	d139      	bne.n	800388e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 0216 	bic.w	r2, r2, #22
 8003828:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695a      	ldr	r2, [r3, #20]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003838:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	2b00      	cmp	r3, #0
 8003840:	d103      	bne.n	800384a <HAL_DMA_IRQHandler+0x736>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003846:	2b00      	cmp	r3, #0
 8003848:	d007      	beq.n	800385a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0208 	bic.w	r2, r2, #8
 8003858:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385e:	f003 031f 	and.w	r3, r3, #31
 8003862:	223f      	movs	r2, #63	@ 0x3f
 8003864:	409a      	lsls	r2, r3
 8003866:	6a3b      	ldr	r3, [r7, #32]
 8003868:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2201      	movs	r2, #1
 800386e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800387e:	2b00      	cmp	r3, #0
 8003880:	f000 834a 	beq.w	8003f18 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	4798      	blx	r3
          }
          return;
 800388c:	e344      	b.n	8003f18 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d018      	beq.n	80038ce <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d108      	bne.n	80038bc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d02c      	beq.n	800390c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	4798      	blx	r3
 80038ba:	e027      	b.n	800390c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d023      	beq.n	800390c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	4798      	blx	r3
 80038cc:	e01e      	b.n	800390c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10f      	bne.n	80038fc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0210 	bic.w	r2, r2, #16
 80038ea:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003900:	2b00      	cmp	r3, #0
 8003902:	d003      	beq.n	800390c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 8306 	beq.w	8003f22 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 8088 	beq.w	8003a34 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2204      	movs	r2, #4
 8003928:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a7a      	ldr	r2, [pc, #488]	@ (8003b1c <HAL_DMA_IRQHandler+0xa08>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d04a      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a79      	ldr	r2, [pc, #484]	@ (8003b20 <HAL_DMA_IRQHandler+0xa0c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d045      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a77      	ldr	r2, [pc, #476]	@ (8003b24 <HAL_DMA_IRQHandler+0xa10>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d040      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a76      	ldr	r2, [pc, #472]	@ (8003b28 <HAL_DMA_IRQHandler+0xa14>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d03b      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a74      	ldr	r2, [pc, #464]	@ (8003b2c <HAL_DMA_IRQHandler+0xa18>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d036      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a73      	ldr	r2, [pc, #460]	@ (8003b30 <HAL_DMA_IRQHandler+0xa1c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d031      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a71      	ldr	r2, [pc, #452]	@ (8003b34 <HAL_DMA_IRQHandler+0xa20>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d02c      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a70      	ldr	r2, [pc, #448]	@ (8003b38 <HAL_DMA_IRQHandler+0xa24>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d027      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a6e      	ldr	r2, [pc, #440]	@ (8003b3c <HAL_DMA_IRQHandler+0xa28>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d022      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a6d      	ldr	r2, [pc, #436]	@ (8003b40 <HAL_DMA_IRQHandler+0xa2c>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d01d      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a6b      	ldr	r2, [pc, #428]	@ (8003b44 <HAL_DMA_IRQHandler+0xa30>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d018      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a6a      	ldr	r2, [pc, #424]	@ (8003b48 <HAL_DMA_IRQHandler+0xa34>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d013      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a68      	ldr	r2, [pc, #416]	@ (8003b4c <HAL_DMA_IRQHandler+0xa38>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d00e      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a67      	ldr	r2, [pc, #412]	@ (8003b50 <HAL_DMA_IRQHandler+0xa3c>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d009      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a65      	ldr	r2, [pc, #404]	@ (8003b54 <HAL_DMA_IRQHandler+0xa40>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d004      	beq.n	80039cc <HAL_DMA_IRQHandler+0x8b8>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a64      	ldr	r2, [pc, #400]	@ (8003b58 <HAL_DMA_IRQHandler+0xa44>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d108      	bne.n	80039de <HAL_DMA_IRQHandler+0x8ca>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 0201 	bic.w	r2, r2, #1
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	e007      	b.n	80039ee <HAL_DMA_IRQHandler+0x8da>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0201 	bic.w	r2, r2, #1
 80039ec:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	3301      	adds	r3, #1
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d307      	bcc.n	8003a0a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1f2      	bne.n	80039ee <HAL_DMA_IRQHandler+0x8da>
 8003a08:	e000      	b.n	8003a0c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003a0a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d004      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2203      	movs	r2, #3
 8003a1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003a22:	e003      	b.n	8003a2c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 8272 	beq.w	8003f22 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	4798      	blx	r3
 8003a46:	e26c      	b.n	8003f22 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a43      	ldr	r2, [pc, #268]	@ (8003b5c <HAL_DMA_IRQHandler+0xa48>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d022      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x984>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a42      	ldr	r2, [pc, #264]	@ (8003b60 <HAL_DMA_IRQHandler+0xa4c>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d01d      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x984>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a40      	ldr	r2, [pc, #256]	@ (8003b64 <HAL_DMA_IRQHandler+0xa50>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d018      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x984>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a3f      	ldr	r2, [pc, #252]	@ (8003b68 <HAL_DMA_IRQHandler+0xa54>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d013      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x984>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a3d      	ldr	r2, [pc, #244]	@ (8003b6c <HAL_DMA_IRQHandler+0xa58>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d00e      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x984>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a3c      	ldr	r2, [pc, #240]	@ (8003b70 <HAL_DMA_IRQHandler+0xa5c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d009      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x984>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a3a      	ldr	r2, [pc, #232]	@ (8003b74 <HAL_DMA_IRQHandler+0xa60>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d004      	beq.n	8003a98 <HAL_DMA_IRQHandler+0x984>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a39      	ldr	r2, [pc, #228]	@ (8003b78 <HAL_DMA_IRQHandler+0xa64>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d101      	bne.n	8003a9c <HAL_DMA_IRQHandler+0x988>
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e000      	b.n	8003a9e <HAL_DMA_IRQHandler+0x98a>
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 823f 	beq.w	8003f22 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab0:	f003 031f 	and.w	r3, r3, #31
 8003ab4:	2204      	movs	r2, #4
 8003ab6:	409a      	lsls	r2, r3
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	4013      	ands	r3, r2
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 80cd 	beq.w	8003c5c <HAL_DMA_IRQHandler+0xb48>
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	f003 0304 	and.w	r3, r3, #4
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 80c7 	beq.w	8003c5c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad2:	f003 031f 	and.w	r3, r3, #31
 8003ad6:	2204      	movs	r2, #4
 8003ad8:	409a      	lsls	r2, r3
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d049      	beq.n	8003b7c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d109      	bne.n	8003b06 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 8210 	beq.w	8003f1c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b04:	e20a      	b.n	8003f1c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 8206 	beq.w	8003f1c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b18:	e200      	b.n	8003f1c <HAL_DMA_IRQHandler+0xe08>
 8003b1a:	bf00      	nop
 8003b1c:	40020010 	.word	0x40020010
 8003b20:	40020028 	.word	0x40020028
 8003b24:	40020040 	.word	0x40020040
 8003b28:	40020058 	.word	0x40020058
 8003b2c:	40020070 	.word	0x40020070
 8003b30:	40020088 	.word	0x40020088
 8003b34:	400200a0 	.word	0x400200a0
 8003b38:	400200b8 	.word	0x400200b8
 8003b3c:	40020410 	.word	0x40020410
 8003b40:	40020428 	.word	0x40020428
 8003b44:	40020440 	.word	0x40020440
 8003b48:	40020458 	.word	0x40020458
 8003b4c:	40020470 	.word	0x40020470
 8003b50:	40020488 	.word	0x40020488
 8003b54:	400204a0 	.word	0x400204a0
 8003b58:	400204b8 	.word	0x400204b8
 8003b5c:	58025408 	.word	0x58025408
 8003b60:	5802541c 	.word	0x5802541c
 8003b64:	58025430 	.word	0x58025430
 8003b68:	58025444 	.word	0x58025444
 8003b6c:	58025458 	.word	0x58025458
 8003b70:	5802546c 	.word	0x5802546c
 8003b74:	58025480 	.word	0x58025480
 8003b78:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	f003 0320 	and.w	r3, r3, #32
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d160      	bne.n	8003c48 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a7f      	ldr	r2, [pc, #508]	@ (8003d88 <HAL_DMA_IRQHandler+0xc74>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d04a      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a7d      	ldr	r2, [pc, #500]	@ (8003d8c <HAL_DMA_IRQHandler+0xc78>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d045      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a7c      	ldr	r2, [pc, #496]	@ (8003d90 <HAL_DMA_IRQHandler+0xc7c>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d040      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a7a      	ldr	r2, [pc, #488]	@ (8003d94 <HAL_DMA_IRQHandler+0xc80>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d03b      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a79      	ldr	r2, [pc, #484]	@ (8003d98 <HAL_DMA_IRQHandler+0xc84>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d036      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a77      	ldr	r2, [pc, #476]	@ (8003d9c <HAL_DMA_IRQHandler+0xc88>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d031      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a76      	ldr	r2, [pc, #472]	@ (8003da0 <HAL_DMA_IRQHandler+0xc8c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d02c      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a74      	ldr	r2, [pc, #464]	@ (8003da4 <HAL_DMA_IRQHandler+0xc90>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d027      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a73      	ldr	r2, [pc, #460]	@ (8003da8 <HAL_DMA_IRQHandler+0xc94>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d022      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a71      	ldr	r2, [pc, #452]	@ (8003dac <HAL_DMA_IRQHandler+0xc98>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d01d      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a70      	ldr	r2, [pc, #448]	@ (8003db0 <HAL_DMA_IRQHandler+0xc9c>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d018      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a6e      	ldr	r2, [pc, #440]	@ (8003db4 <HAL_DMA_IRQHandler+0xca0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d013      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a6d      	ldr	r2, [pc, #436]	@ (8003db8 <HAL_DMA_IRQHandler+0xca4>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d00e      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a6b      	ldr	r2, [pc, #428]	@ (8003dbc <HAL_DMA_IRQHandler+0xca8>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d009      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a6a      	ldr	r2, [pc, #424]	@ (8003dc0 <HAL_DMA_IRQHandler+0xcac>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d004      	beq.n	8003c26 <HAL_DMA_IRQHandler+0xb12>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a68      	ldr	r2, [pc, #416]	@ (8003dc4 <HAL_DMA_IRQHandler+0xcb0>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d108      	bne.n	8003c38 <HAL_DMA_IRQHandler+0xb24>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f022 0208 	bic.w	r2, r2, #8
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	e007      	b.n	8003c48 <HAL_DMA_IRQHandler+0xb34>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0204 	bic.w	r2, r2, #4
 8003c46:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 8165 	beq.w	8003f1c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c5a:	e15f      	b.n	8003f1c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c60:	f003 031f 	and.w	r3, r3, #31
 8003c64:	2202      	movs	r2, #2
 8003c66:	409a      	lsls	r2, r3
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f000 80c5 	beq.w	8003dfc <HAL_DMA_IRQHandler+0xce8>
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f000 80bf 	beq.w	8003dfc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c82:	f003 031f 	and.w	r3, r3, #31
 8003c86:	2202      	movs	r2, #2
 8003c88:	409a      	lsls	r2, r3
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d018      	beq.n	8003cca <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d109      	bne.n	8003cb6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	f000 813a 	beq.w	8003f20 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cb4:	e134      	b.n	8003f20 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 8130 	beq.w	8003f20 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cc8:	e12a      	b.n	8003f20 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f003 0320 	and.w	r3, r3, #32
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f040 8089 	bne.w	8003de8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a2b      	ldr	r2, [pc, #172]	@ (8003d88 <HAL_DMA_IRQHandler+0xc74>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d04a      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a29      	ldr	r2, [pc, #164]	@ (8003d8c <HAL_DMA_IRQHandler+0xc78>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d045      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a28      	ldr	r2, [pc, #160]	@ (8003d90 <HAL_DMA_IRQHandler+0xc7c>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d040      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a26      	ldr	r2, [pc, #152]	@ (8003d94 <HAL_DMA_IRQHandler+0xc80>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d03b      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a25      	ldr	r2, [pc, #148]	@ (8003d98 <HAL_DMA_IRQHandler+0xc84>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d036      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a23      	ldr	r2, [pc, #140]	@ (8003d9c <HAL_DMA_IRQHandler+0xc88>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d031      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a22      	ldr	r2, [pc, #136]	@ (8003da0 <HAL_DMA_IRQHandler+0xc8c>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d02c      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a20      	ldr	r2, [pc, #128]	@ (8003da4 <HAL_DMA_IRQHandler+0xc90>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d027      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a1f      	ldr	r2, [pc, #124]	@ (8003da8 <HAL_DMA_IRQHandler+0xc94>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d022      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a1d      	ldr	r2, [pc, #116]	@ (8003dac <HAL_DMA_IRQHandler+0xc98>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d01d      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003db0 <HAL_DMA_IRQHandler+0xc9c>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d018      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a1a      	ldr	r2, [pc, #104]	@ (8003db4 <HAL_DMA_IRQHandler+0xca0>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d013      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a19      	ldr	r2, [pc, #100]	@ (8003db8 <HAL_DMA_IRQHandler+0xca4>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d00e      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a17      	ldr	r2, [pc, #92]	@ (8003dbc <HAL_DMA_IRQHandler+0xca8>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d009      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a16      	ldr	r2, [pc, #88]	@ (8003dc0 <HAL_DMA_IRQHandler+0xcac>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d004      	beq.n	8003d76 <HAL_DMA_IRQHandler+0xc62>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a14      	ldr	r2, [pc, #80]	@ (8003dc4 <HAL_DMA_IRQHandler+0xcb0>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d128      	bne.n	8003dc8 <HAL_DMA_IRQHandler+0xcb4>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 0214 	bic.w	r2, r2, #20
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	e027      	b.n	8003dd8 <HAL_DMA_IRQHandler+0xcc4>
 8003d88:	40020010 	.word	0x40020010
 8003d8c:	40020028 	.word	0x40020028
 8003d90:	40020040 	.word	0x40020040
 8003d94:	40020058 	.word	0x40020058
 8003d98:	40020070 	.word	0x40020070
 8003d9c:	40020088 	.word	0x40020088
 8003da0:	400200a0 	.word	0x400200a0
 8003da4:	400200b8 	.word	0x400200b8
 8003da8:	40020410 	.word	0x40020410
 8003dac:	40020428 	.word	0x40020428
 8003db0:	40020440 	.word	0x40020440
 8003db4:	40020458 	.word	0x40020458
 8003db8:	40020470 	.word	0x40020470
 8003dbc:	40020488 	.word	0x40020488
 8003dc0:	400204a0 	.word	0x400204a0
 8003dc4:	400204b8 	.word	0x400204b8
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 020a 	bic.w	r2, r2, #10
 8003dd6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 8097 	beq.w	8003f20 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dfa:	e091      	b.n	8003f20 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e00:	f003 031f 	and.w	r3, r3, #31
 8003e04:	2208      	movs	r2, #8
 8003e06:	409a      	lsls	r2, r3
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 8088 	beq.w	8003f22 <HAL_DMA_IRQHandler+0xe0e>
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	f003 0308 	and.w	r3, r3, #8
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 8082 	beq.w	8003f22 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a41      	ldr	r2, [pc, #260]	@ (8003f28 <HAL_DMA_IRQHandler+0xe14>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d04a      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a3f      	ldr	r2, [pc, #252]	@ (8003f2c <HAL_DMA_IRQHandler+0xe18>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d045      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a3e      	ldr	r2, [pc, #248]	@ (8003f30 <HAL_DMA_IRQHandler+0xe1c>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d040      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a3c      	ldr	r2, [pc, #240]	@ (8003f34 <HAL_DMA_IRQHandler+0xe20>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d03b      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a3b      	ldr	r2, [pc, #236]	@ (8003f38 <HAL_DMA_IRQHandler+0xe24>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d036      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a39      	ldr	r2, [pc, #228]	@ (8003f3c <HAL_DMA_IRQHandler+0xe28>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d031      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a38      	ldr	r2, [pc, #224]	@ (8003f40 <HAL_DMA_IRQHandler+0xe2c>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d02c      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a36      	ldr	r2, [pc, #216]	@ (8003f44 <HAL_DMA_IRQHandler+0xe30>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d027      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a35      	ldr	r2, [pc, #212]	@ (8003f48 <HAL_DMA_IRQHandler+0xe34>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d022      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a33      	ldr	r2, [pc, #204]	@ (8003f4c <HAL_DMA_IRQHandler+0xe38>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d01d      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a32      	ldr	r2, [pc, #200]	@ (8003f50 <HAL_DMA_IRQHandler+0xe3c>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d018      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a30      	ldr	r2, [pc, #192]	@ (8003f54 <HAL_DMA_IRQHandler+0xe40>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d013      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a2f      	ldr	r2, [pc, #188]	@ (8003f58 <HAL_DMA_IRQHandler+0xe44>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00e      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a2d      	ldr	r2, [pc, #180]	@ (8003f5c <HAL_DMA_IRQHandler+0xe48>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d009      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a2c      	ldr	r2, [pc, #176]	@ (8003f60 <HAL_DMA_IRQHandler+0xe4c>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d004      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xdaa>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8003f64 <HAL_DMA_IRQHandler+0xe50>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d108      	bne.n	8003ed0 <HAL_DMA_IRQHandler+0xdbc>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 021c 	bic.w	r2, r2, #28
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	e007      	b.n	8003ee0 <HAL_DMA_IRQHandler+0xdcc>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 020e 	bic.w	r2, r2, #14
 8003ede:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee4:	f003 031f 	and.w	r3, r3, #31
 8003ee8:	2201      	movs	r2, #1
 8003eea:	409a      	lsls	r2, r3
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d009      	beq.n	8003f22 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	4798      	blx	r3
 8003f16:	e004      	b.n	8003f22 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003f18:	bf00      	nop
 8003f1a:	e002      	b.n	8003f22 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f1c:	bf00      	nop
 8003f1e:	e000      	b.n	8003f22 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f20:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003f22:	3728      	adds	r7, #40	@ 0x28
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	40020010 	.word	0x40020010
 8003f2c:	40020028 	.word	0x40020028
 8003f30:	40020040 	.word	0x40020040
 8003f34:	40020058 	.word	0x40020058
 8003f38:	40020070 	.word	0x40020070
 8003f3c:	40020088 	.word	0x40020088
 8003f40:	400200a0 	.word	0x400200a0
 8003f44:	400200b8 	.word	0x400200b8
 8003f48:	40020410 	.word	0x40020410
 8003f4c:	40020428 	.word	0x40020428
 8003f50:	40020440 	.word	0x40020440
 8003f54:	40020458 	.word	0x40020458
 8003f58:	40020470 	.word	0x40020470
 8003f5c:	40020488 	.word	0x40020488
 8003f60:	400204a0 	.word	0x400204a0
 8003f64:	400204b8 	.word	0x400204b8

08003f68 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b087      	sub	sp, #28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
 8003f74:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f7a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f80:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a7f      	ldr	r2, [pc, #508]	@ (8004184 <DMA_SetConfig+0x21c>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d072      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a7d      	ldr	r2, [pc, #500]	@ (8004188 <DMA_SetConfig+0x220>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d06d      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a7c      	ldr	r2, [pc, #496]	@ (800418c <DMA_SetConfig+0x224>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d068      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a7a      	ldr	r2, [pc, #488]	@ (8004190 <DMA_SetConfig+0x228>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d063      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a79      	ldr	r2, [pc, #484]	@ (8004194 <DMA_SetConfig+0x22c>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d05e      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a77      	ldr	r2, [pc, #476]	@ (8004198 <DMA_SetConfig+0x230>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d059      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a76      	ldr	r2, [pc, #472]	@ (800419c <DMA_SetConfig+0x234>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d054      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a74      	ldr	r2, [pc, #464]	@ (80041a0 <DMA_SetConfig+0x238>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d04f      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a73      	ldr	r2, [pc, #460]	@ (80041a4 <DMA_SetConfig+0x23c>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d04a      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a71      	ldr	r2, [pc, #452]	@ (80041a8 <DMA_SetConfig+0x240>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d045      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a70      	ldr	r2, [pc, #448]	@ (80041ac <DMA_SetConfig+0x244>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d040      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a6e      	ldr	r2, [pc, #440]	@ (80041b0 <DMA_SetConfig+0x248>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d03b      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a6d      	ldr	r2, [pc, #436]	@ (80041b4 <DMA_SetConfig+0x24c>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d036      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a6b      	ldr	r2, [pc, #428]	@ (80041b8 <DMA_SetConfig+0x250>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d031      	beq.n	8004072 <DMA_SetConfig+0x10a>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a6a      	ldr	r2, [pc, #424]	@ (80041bc <DMA_SetConfig+0x254>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d02c      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a68      	ldr	r2, [pc, #416]	@ (80041c0 <DMA_SetConfig+0x258>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d027      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a67      	ldr	r2, [pc, #412]	@ (80041c4 <DMA_SetConfig+0x25c>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d022      	beq.n	8004072 <DMA_SetConfig+0x10a>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a65      	ldr	r2, [pc, #404]	@ (80041c8 <DMA_SetConfig+0x260>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d01d      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a64      	ldr	r2, [pc, #400]	@ (80041cc <DMA_SetConfig+0x264>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d018      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a62      	ldr	r2, [pc, #392]	@ (80041d0 <DMA_SetConfig+0x268>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d013      	beq.n	8004072 <DMA_SetConfig+0x10a>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a61      	ldr	r2, [pc, #388]	@ (80041d4 <DMA_SetConfig+0x26c>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d00e      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a5f      	ldr	r2, [pc, #380]	@ (80041d8 <DMA_SetConfig+0x270>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d009      	beq.n	8004072 <DMA_SetConfig+0x10a>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a5e      	ldr	r2, [pc, #376]	@ (80041dc <DMA_SetConfig+0x274>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d004      	beq.n	8004072 <DMA_SetConfig+0x10a>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a5c      	ldr	r2, [pc, #368]	@ (80041e0 <DMA_SetConfig+0x278>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d101      	bne.n	8004076 <DMA_SetConfig+0x10e>
 8004072:	2301      	movs	r3, #1
 8004074:	e000      	b.n	8004078 <DMA_SetConfig+0x110>
 8004076:	2300      	movs	r3, #0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00d      	beq.n	8004098 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004084:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800408a:	2b00      	cmp	r3, #0
 800408c:	d004      	beq.n	8004098 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004096:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a39      	ldr	r2, [pc, #228]	@ (8004184 <DMA_SetConfig+0x21c>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d04a      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a38      	ldr	r2, [pc, #224]	@ (8004188 <DMA_SetConfig+0x220>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d045      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a36      	ldr	r2, [pc, #216]	@ (800418c <DMA_SetConfig+0x224>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d040      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a35      	ldr	r2, [pc, #212]	@ (8004190 <DMA_SetConfig+0x228>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d03b      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a33      	ldr	r2, [pc, #204]	@ (8004194 <DMA_SetConfig+0x22c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d036      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a32      	ldr	r2, [pc, #200]	@ (8004198 <DMA_SetConfig+0x230>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d031      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a30      	ldr	r2, [pc, #192]	@ (800419c <DMA_SetConfig+0x234>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d02c      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a2f      	ldr	r2, [pc, #188]	@ (80041a0 <DMA_SetConfig+0x238>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d027      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a2d      	ldr	r2, [pc, #180]	@ (80041a4 <DMA_SetConfig+0x23c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d022      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a2c      	ldr	r2, [pc, #176]	@ (80041a8 <DMA_SetConfig+0x240>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d01d      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a2a      	ldr	r2, [pc, #168]	@ (80041ac <DMA_SetConfig+0x244>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d018      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a29      	ldr	r2, [pc, #164]	@ (80041b0 <DMA_SetConfig+0x248>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d013      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a27      	ldr	r2, [pc, #156]	@ (80041b4 <DMA_SetConfig+0x24c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d00e      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a26      	ldr	r2, [pc, #152]	@ (80041b8 <DMA_SetConfig+0x250>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d009      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a24      	ldr	r2, [pc, #144]	@ (80041bc <DMA_SetConfig+0x254>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d004      	beq.n	8004138 <DMA_SetConfig+0x1d0>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a23      	ldr	r2, [pc, #140]	@ (80041c0 <DMA_SetConfig+0x258>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d101      	bne.n	800413c <DMA_SetConfig+0x1d4>
 8004138:	2301      	movs	r3, #1
 800413a:	e000      	b.n	800413e <DMA_SetConfig+0x1d6>
 800413c:	2300      	movs	r3, #0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d059      	beq.n	80041f6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004146:	f003 031f 	and.w	r3, r3, #31
 800414a:	223f      	movs	r2, #63	@ 0x3f
 800414c:	409a      	lsls	r2, r3
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004160:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2b40      	cmp	r3, #64	@ 0x40
 8004170:	d138      	bne.n	80041e4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004182:	e086      	b.n	8004292 <DMA_SetConfig+0x32a>
 8004184:	40020010 	.word	0x40020010
 8004188:	40020028 	.word	0x40020028
 800418c:	40020040 	.word	0x40020040
 8004190:	40020058 	.word	0x40020058
 8004194:	40020070 	.word	0x40020070
 8004198:	40020088 	.word	0x40020088
 800419c:	400200a0 	.word	0x400200a0
 80041a0:	400200b8 	.word	0x400200b8
 80041a4:	40020410 	.word	0x40020410
 80041a8:	40020428 	.word	0x40020428
 80041ac:	40020440 	.word	0x40020440
 80041b0:	40020458 	.word	0x40020458
 80041b4:	40020470 	.word	0x40020470
 80041b8:	40020488 	.word	0x40020488
 80041bc:	400204a0 	.word	0x400204a0
 80041c0:	400204b8 	.word	0x400204b8
 80041c4:	58025408 	.word	0x58025408
 80041c8:	5802541c 	.word	0x5802541c
 80041cc:	58025430 	.word	0x58025430
 80041d0:	58025444 	.word	0x58025444
 80041d4:	58025458 	.word	0x58025458
 80041d8:	5802546c 	.word	0x5802546c
 80041dc:	58025480 	.word	0x58025480
 80041e0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	60da      	str	r2, [r3, #12]
}
 80041f4:	e04d      	b.n	8004292 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a29      	ldr	r2, [pc, #164]	@ (80042a0 <DMA_SetConfig+0x338>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d022      	beq.n	8004246 <DMA_SetConfig+0x2de>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a27      	ldr	r2, [pc, #156]	@ (80042a4 <DMA_SetConfig+0x33c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d01d      	beq.n	8004246 <DMA_SetConfig+0x2de>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a26      	ldr	r2, [pc, #152]	@ (80042a8 <DMA_SetConfig+0x340>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d018      	beq.n	8004246 <DMA_SetConfig+0x2de>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a24      	ldr	r2, [pc, #144]	@ (80042ac <DMA_SetConfig+0x344>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d013      	beq.n	8004246 <DMA_SetConfig+0x2de>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a23      	ldr	r2, [pc, #140]	@ (80042b0 <DMA_SetConfig+0x348>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d00e      	beq.n	8004246 <DMA_SetConfig+0x2de>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a21      	ldr	r2, [pc, #132]	@ (80042b4 <DMA_SetConfig+0x34c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d009      	beq.n	8004246 <DMA_SetConfig+0x2de>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a20      	ldr	r2, [pc, #128]	@ (80042b8 <DMA_SetConfig+0x350>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d004      	beq.n	8004246 <DMA_SetConfig+0x2de>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a1e      	ldr	r2, [pc, #120]	@ (80042bc <DMA_SetConfig+0x354>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d101      	bne.n	800424a <DMA_SetConfig+0x2e2>
 8004246:	2301      	movs	r3, #1
 8004248:	e000      	b.n	800424c <DMA_SetConfig+0x2e4>
 800424a:	2300      	movs	r3, #0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d020      	beq.n	8004292 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004254:	f003 031f 	and.w	r3, r3, #31
 8004258:	2201      	movs	r2, #1
 800425a:	409a      	lsls	r2, r3
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	2b40      	cmp	r3, #64	@ 0x40
 800426e:	d108      	bne.n	8004282 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68ba      	ldr	r2, [r7, #8]
 800427e:	60da      	str	r2, [r3, #12]
}
 8004280:	e007      	b.n	8004292 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	60da      	str	r2, [r3, #12]
}
 8004292:	bf00      	nop
 8004294:	371c      	adds	r7, #28
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	58025408 	.word	0x58025408
 80042a4:	5802541c 	.word	0x5802541c
 80042a8:	58025430 	.word	0x58025430
 80042ac:	58025444 	.word	0x58025444
 80042b0:	58025458 	.word	0x58025458
 80042b4:	5802546c 	.word	0x5802546c
 80042b8:	58025480 	.word	0x58025480
 80042bc:	58025494 	.word	0x58025494

080042c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a42      	ldr	r2, [pc, #264]	@ (80043d8 <DMA_CalcBaseAndBitshift+0x118>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d04a      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a41      	ldr	r2, [pc, #260]	@ (80043dc <DMA_CalcBaseAndBitshift+0x11c>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d045      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a3f      	ldr	r2, [pc, #252]	@ (80043e0 <DMA_CalcBaseAndBitshift+0x120>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d040      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a3e      	ldr	r2, [pc, #248]	@ (80043e4 <DMA_CalcBaseAndBitshift+0x124>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d03b      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a3c      	ldr	r2, [pc, #240]	@ (80043e8 <DMA_CalcBaseAndBitshift+0x128>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d036      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a3b      	ldr	r2, [pc, #236]	@ (80043ec <DMA_CalcBaseAndBitshift+0x12c>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d031      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a39      	ldr	r2, [pc, #228]	@ (80043f0 <DMA_CalcBaseAndBitshift+0x130>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d02c      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a38      	ldr	r2, [pc, #224]	@ (80043f4 <DMA_CalcBaseAndBitshift+0x134>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d027      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a36      	ldr	r2, [pc, #216]	@ (80043f8 <DMA_CalcBaseAndBitshift+0x138>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d022      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a35      	ldr	r2, [pc, #212]	@ (80043fc <DMA_CalcBaseAndBitshift+0x13c>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d01d      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a33      	ldr	r2, [pc, #204]	@ (8004400 <DMA_CalcBaseAndBitshift+0x140>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d018      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a32      	ldr	r2, [pc, #200]	@ (8004404 <DMA_CalcBaseAndBitshift+0x144>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d013      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a30      	ldr	r2, [pc, #192]	@ (8004408 <DMA_CalcBaseAndBitshift+0x148>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d00e      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a2f      	ldr	r2, [pc, #188]	@ (800440c <DMA_CalcBaseAndBitshift+0x14c>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d009      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a2d      	ldr	r2, [pc, #180]	@ (8004410 <DMA_CalcBaseAndBitshift+0x150>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d004      	beq.n	8004368 <DMA_CalcBaseAndBitshift+0xa8>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a2c      	ldr	r2, [pc, #176]	@ (8004414 <DMA_CalcBaseAndBitshift+0x154>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d101      	bne.n	800436c <DMA_CalcBaseAndBitshift+0xac>
 8004368:	2301      	movs	r3, #1
 800436a:	e000      	b.n	800436e <DMA_CalcBaseAndBitshift+0xae>
 800436c:	2300      	movs	r3, #0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d024      	beq.n	80043bc <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	b2db      	uxtb	r3, r3
 8004378:	3b10      	subs	r3, #16
 800437a:	4a27      	ldr	r2, [pc, #156]	@ (8004418 <DMA_CalcBaseAndBitshift+0x158>)
 800437c:	fba2 2303 	umull	r2, r3, r2, r3
 8004380:	091b      	lsrs	r3, r3, #4
 8004382:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	4a24      	ldr	r2, [pc, #144]	@ (800441c <DMA_CalcBaseAndBitshift+0x15c>)
 800438c:	5cd3      	ldrb	r3, [r2, r3]
 800438e:	461a      	mov	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b03      	cmp	r3, #3
 8004398:	d908      	bls.n	80043ac <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	461a      	mov	r2, r3
 80043a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004420 <DMA_CalcBaseAndBitshift+0x160>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	1d1a      	adds	r2, r3, #4
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	659a      	str	r2, [r3, #88]	@ 0x58
 80043aa:	e00d      	b.n	80043c8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	461a      	mov	r2, r3
 80043b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004420 <DMA_CalcBaseAndBitshift+0x160>)
 80043b4:	4013      	ands	r3, r2
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80043ba:	e005      	b.n	80043c8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3714      	adds	r7, #20
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr
 80043d8:	40020010 	.word	0x40020010
 80043dc:	40020028 	.word	0x40020028
 80043e0:	40020040 	.word	0x40020040
 80043e4:	40020058 	.word	0x40020058
 80043e8:	40020070 	.word	0x40020070
 80043ec:	40020088 	.word	0x40020088
 80043f0:	400200a0 	.word	0x400200a0
 80043f4:	400200b8 	.word	0x400200b8
 80043f8:	40020410 	.word	0x40020410
 80043fc:	40020428 	.word	0x40020428
 8004400:	40020440 	.word	0x40020440
 8004404:	40020458 	.word	0x40020458
 8004408:	40020470 	.word	0x40020470
 800440c:	40020488 	.word	0x40020488
 8004410:	400204a0 	.word	0x400204a0
 8004414:	400204b8 	.word	0x400204b8
 8004418:	aaaaaaab 	.word	0xaaaaaaab
 800441c:	0801246c 	.word	0x0801246c
 8004420:	fffffc00 	.word	0xfffffc00

08004424 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800442c:	2300      	movs	r3, #0
 800442e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d120      	bne.n	800447a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800443c:	2b03      	cmp	r3, #3
 800443e:	d858      	bhi.n	80044f2 <DMA_CheckFifoParam+0xce>
 8004440:	a201      	add	r2, pc, #4	@ (adr r2, 8004448 <DMA_CheckFifoParam+0x24>)
 8004442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004446:	bf00      	nop
 8004448:	08004459 	.word	0x08004459
 800444c:	0800446b 	.word	0x0800446b
 8004450:	08004459 	.word	0x08004459
 8004454:	080044f3 	.word	0x080044f3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d048      	beq.n	80044f6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004468:	e045      	b.n	80044f6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004472:	d142      	bne.n	80044fa <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004478:	e03f      	b.n	80044fa <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004482:	d123      	bne.n	80044cc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004488:	2b03      	cmp	r3, #3
 800448a:	d838      	bhi.n	80044fe <DMA_CheckFifoParam+0xda>
 800448c:	a201      	add	r2, pc, #4	@ (adr r2, 8004494 <DMA_CheckFifoParam+0x70>)
 800448e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004492:	bf00      	nop
 8004494:	080044a5 	.word	0x080044a5
 8004498:	080044ab 	.word	0x080044ab
 800449c:	080044a5 	.word	0x080044a5
 80044a0:	080044bd 	.word	0x080044bd
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	73fb      	strb	r3, [r7, #15]
        break;
 80044a8:	e030      	b.n	800450c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d025      	beq.n	8004502 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80044ba:	e022      	b.n	8004502 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80044c4:	d11f      	bne.n	8004506 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80044ca:	e01c      	b.n	8004506 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d902      	bls.n	80044da <DMA_CheckFifoParam+0xb6>
 80044d4:	2b03      	cmp	r3, #3
 80044d6:	d003      	beq.n	80044e0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80044d8:	e018      	b.n	800450c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	73fb      	strb	r3, [r7, #15]
        break;
 80044de:	e015      	b.n	800450c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00e      	beq.n	800450a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	73fb      	strb	r3, [r7, #15]
    break;
 80044f0:	e00b      	b.n	800450a <DMA_CheckFifoParam+0xe6>
        break;
 80044f2:	bf00      	nop
 80044f4:	e00a      	b.n	800450c <DMA_CheckFifoParam+0xe8>
        break;
 80044f6:	bf00      	nop
 80044f8:	e008      	b.n	800450c <DMA_CheckFifoParam+0xe8>
        break;
 80044fa:	bf00      	nop
 80044fc:	e006      	b.n	800450c <DMA_CheckFifoParam+0xe8>
        break;
 80044fe:	bf00      	nop
 8004500:	e004      	b.n	800450c <DMA_CheckFifoParam+0xe8>
        break;
 8004502:	bf00      	nop
 8004504:	e002      	b.n	800450c <DMA_CheckFifoParam+0xe8>
        break;
 8004506:	bf00      	nop
 8004508:	e000      	b.n	800450c <DMA_CheckFifoParam+0xe8>
    break;
 800450a:	bf00      	nop
    }
  }

  return status;
 800450c:	7bfb      	ldrb	r3, [r7, #15]
}
 800450e:	4618      	mov	r0, r3
 8004510:	3714      	adds	r7, #20
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop

0800451c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a38      	ldr	r2, [pc, #224]	@ (8004610 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d022      	beq.n	800457a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a36      	ldr	r2, [pc, #216]	@ (8004614 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d01d      	beq.n	800457a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a35      	ldr	r2, [pc, #212]	@ (8004618 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d018      	beq.n	800457a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a33      	ldr	r2, [pc, #204]	@ (800461c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d013      	beq.n	800457a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a32      	ldr	r2, [pc, #200]	@ (8004620 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d00e      	beq.n	800457a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a30      	ldr	r2, [pc, #192]	@ (8004624 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d009      	beq.n	800457a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a2f      	ldr	r2, [pc, #188]	@ (8004628 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d004      	beq.n	800457a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a2d      	ldr	r2, [pc, #180]	@ (800462c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d101      	bne.n	800457e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800457a:	2301      	movs	r3, #1
 800457c:	e000      	b.n	8004580 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800457e:	2300      	movs	r3, #0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d01a      	beq.n	80045ba <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	b2db      	uxtb	r3, r3
 800458a:	3b08      	subs	r3, #8
 800458c:	4a28      	ldr	r2, [pc, #160]	@ (8004630 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800458e:	fba2 2303 	umull	r2, r3, r2, r3
 8004592:	091b      	lsrs	r3, r3, #4
 8004594:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	4b26      	ldr	r3, [pc, #152]	@ (8004634 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	461a      	mov	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a24      	ldr	r2, [pc, #144]	@ (8004638 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80045a8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f003 031f 	and.w	r3, r3, #31
 80045b0:	2201      	movs	r2, #1
 80045b2:	409a      	lsls	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80045b8:	e024      	b.n	8004604 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	3b10      	subs	r3, #16
 80045c2:	4a1e      	ldr	r2, [pc, #120]	@ (800463c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80045c4:	fba2 2303 	umull	r2, r3, r2, r3
 80045c8:	091b      	lsrs	r3, r3, #4
 80045ca:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004640 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d806      	bhi.n	80045e2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004644 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d902      	bls.n	80045e2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	3308      	adds	r3, #8
 80045e0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	4b18      	ldr	r3, [pc, #96]	@ (8004648 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80045e6:	4413      	add	r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	461a      	mov	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	4a16      	ldr	r2, [pc, #88]	@ (800464c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80045f4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f003 031f 	and.w	r3, r3, #31
 80045fc:	2201      	movs	r2, #1
 80045fe:	409a      	lsls	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004604:	bf00      	nop
 8004606:	3714      	adds	r7, #20
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr
 8004610:	58025408 	.word	0x58025408
 8004614:	5802541c 	.word	0x5802541c
 8004618:	58025430 	.word	0x58025430
 800461c:	58025444 	.word	0x58025444
 8004620:	58025458 	.word	0x58025458
 8004624:	5802546c 	.word	0x5802546c
 8004628:	58025480 	.word	0x58025480
 800462c:	58025494 	.word	0x58025494
 8004630:	cccccccd 	.word	0xcccccccd
 8004634:	16009600 	.word	0x16009600
 8004638:	58025880 	.word	0x58025880
 800463c:	aaaaaaab 	.word	0xaaaaaaab
 8004640:	400204b8 	.word	0x400204b8
 8004644:	4002040f 	.word	0x4002040f
 8004648:	10008200 	.word	0x10008200
 800464c:	40020880 	.word	0x40020880

08004650 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	b2db      	uxtb	r3, r3
 800465e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d04a      	beq.n	80046fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2b08      	cmp	r3, #8
 800466a:	d847      	bhi.n	80046fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a25      	ldr	r2, [pc, #148]	@ (8004708 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d022      	beq.n	80046bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a24      	ldr	r2, [pc, #144]	@ (800470c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d01d      	beq.n	80046bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a22      	ldr	r2, [pc, #136]	@ (8004710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d018      	beq.n	80046bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a21      	ldr	r2, [pc, #132]	@ (8004714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d013      	beq.n	80046bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a1f      	ldr	r2, [pc, #124]	@ (8004718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00e      	beq.n	80046bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a1e      	ldr	r2, [pc, #120]	@ (800471c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d009      	beq.n	80046bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d004      	beq.n	80046bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004724 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d101      	bne.n	80046c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80046bc:	2301      	movs	r3, #1
 80046be:	e000      	b.n	80046c2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80046c0:	2300      	movs	r3, #0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	4b17      	ldr	r3, [pc, #92]	@ (8004728 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80046ca:	4413      	add	r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	461a      	mov	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a15      	ldr	r2, [pc, #84]	@ (800472c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80046d8:	671a      	str	r2, [r3, #112]	@ 0x70
 80046da:	e009      	b.n	80046f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	4b14      	ldr	r3, [pc, #80]	@ (8004730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80046e0:	4413      	add	r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	461a      	mov	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a11      	ldr	r2, [pc, #68]	@ (8004734 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80046ee:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	2201      	movs	r2, #1
 80046f6:	409a      	lsls	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80046fc:	bf00      	nop
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	58025408 	.word	0x58025408
 800470c:	5802541c 	.word	0x5802541c
 8004710:	58025430 	.word	0x58025430
 8004714:	58025444 	.word	0x58025444
 8004718:	58025458 	.word	0x58025458
 800471c:	5802546c 	.word	0x5802546c
 8004720:	58025480 	.word	0x58025480
 8004724:	58025494 	.word	0x58025494
 8004728:	1600963f 	.word	0x1600963f
 800472c:	58025940 	.word	0x58025940
 8004730:	1000823f 	.word	0x1000823f
 8004734:	40020940 	.word	0x40020940

08004738 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004738:	b480      	push	{r7}
 800473a:	b087      	sub	sp, #28
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	460b      	mov	r3, r1
 8004742:	607a      	str	r2, [r7, #4]
 8004744:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004746:	2300      	movs	r3, #0
 8004748:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e00a      	b.n	800476a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8004754:	7afb      	ldrb	r3, [r7, #11]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d103      	bne.n	8004762 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	605a      	str	r2, [r3, #4]
      break;
 8004760:	e002      	b.n	8004768 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	75fb      	strb	r3, [r7, #23]
      break;
 8004766:	bf00      	nop
  }

  return status;
 8004768:	7dfb      	ldrb	r3, [r7, #23]
}
 800476a:	4618      	mov	r0, r3
 800476c:	371c      	adds	r7, #28
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr

08004776 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
 800477e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e003      	b.n	8004792 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004790:	2300      	movs	r3, #0
  }
}
 8004792:	4618      	mov	r0, r3
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
	...

080047a0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	0c1b      	lsrs	r3, r3, #16
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 031f 	and.w	r3, r3, #31
 80047bc:	2201      	movs	r2, #1
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80047c4:	f7fd fecc 	bl	8002560 <HAL_GetCurrentCPUID>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b03      	cmp	r3, #3
 80047cc:	d105      	bne.n	80047da <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	011a      	lsls	r2, r3, #4
 80047d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004810 <HAL_EXTI_IRQHandler+0x70>)
 80047d4:	4413      	add	r3, r2
 80047d6:	617b      	str	r3, [r7, #20]
 80047d8:	e004      	b.n	80047e4 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	011a      	lsls	r2, r3, #4
 80047de:	4b0d      	ldr	r3, [pc, #52]	@ (8004814 <HAL_EXTI_IRQHandler+0x74>)
 80047e0:	4413      	add	r3, r2
 80047e2:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	4013      	ands	r3, r2
 80047ec:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d009      	beq.n	8004808 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	68fa      	ldr	r2, [r7, #12]
 80047f8:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d002      	beq.n	8004808 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	4798      	blx	r3
    }
  }
}
 8004808:	bf00      	nop
 800480a:	3718      	adds	r7, #24
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	58000088 	.word	0x58000088
 8004814:	580000c8 	.word	0x580000c8

08004818 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004818:	b480      	push	{r7}
 800481a:	b089      	sub	sp, #36	@ 0x24
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004822:	2300      	movs	r3, #0
 8004824:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004826:	4b89      	ldr	r3, [pc, #548]	@ (8004a4c <HAL_GPIO_Init+0x234>)
 8004828:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800482a:	e194      	b.n	8004b56 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	2101      	movs	r1, #1
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	fa01 f303 	lsl.w	r3, r1, r3
 8004838:	4013      	ands	r3, r2
 800483a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	2b00      	cmp	r3, #0
 8004840:	f000 8186 	beq.w	8004b50 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f003 0303 	and.w	r3, r3, #3
 800484c:	2b01      	cmp	r3, #1
 800484e:	d005      	beq.n	800485c <HAL_GPIO_Init+0x44>
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f003 0303 	and.w	r3, r3, #3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d130      	bne.n	80048be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	005b      	lsls	r3, r3, #1
 8004866:	2203      	movs	r2, #3
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	43db      	mvns	r3, r3
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	4013      	ands	r3, r2
 8004872:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	68da      	ldr	r2, [r3, #12]
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	fa02 f303 	lsl.w	r3, r2, r3
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	4313      	orrs	r3, r2
 8004884:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004892:	2201      	movs	r2, #1
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	fa02 f303 	lsl.w	r3, r2, r3
 800489a:	43db      	mvns	r3, r3
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	4013      	ands	r3, r2
 80048a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	091b      	lsrs	r3, r3, #4
 80048a8:	f003 0201 	and.w	r2, r3, #1
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	2b03      	cmp	r3, #3
 80048c8:	d017      	beq.n	80048fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	2203      	movs	r2, #3
 80048d6:	fa02 f303 	lsl.w	r3, r2, r3
 80048da:	43db      	mvns	r3, r3
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	4013      	ands	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	689a      	ldr	r2, [r3, #8]
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f003 0303 	and.w	r3, r3, #3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d123      	bne.n	800494e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	08da      	lsrs	r2, r3, #3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	3208      	adds	r2, #8
 800490e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004912:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	f003 0307 	and.w	r3, r3, #7
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	220f      	movs	r2, #15
 800491e:	fa02 f303 	lsl.w	r3, r2, r3
 8004922:	43db      	mvns	r3, r3
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4013      	ands	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	691a      	ldr	r2, [r3, #16]
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	f003 0307 	and.w	r3, r3, #7
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	4313      	orrs	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	08da      	lsrs	r2, r3, #3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	3208      	adds	r2, #8
 8004948:	69b9      	ldr	r1, [r7, #24]
 800494a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	2203      	movs	r2, #3
 800495a:	fa02 f303 	lsl.w	r3, r2, r3
 800495e:	43db      	mvns	r3, r3
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	4013      	ands	r3, r2
 8004964:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f003 0203 	and.w	r2, r3, #3
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	fa02 f303 	lsl.w	r3, r2, r3
 8004976:	69ba      	ldr	r2, [r7, #24]
 8004978:	4313      	orrs	r3, r2
 800497a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800498a:	2b00      	cmp	r3, #0
 800498c:	f000 80e0 	beq.w	8004b50 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004990:	4b2f      	ldr	r3, [pc, #188]	@ (8004a50 <HAL_GPIO_Init+0x238>)
 8004992:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004996:	4a2e      	ldr	r2, [pc, #184]	@ (8004a50 <HAL_GPIO_Init+0x238>)
 8004998:	f043 0302 	orr.w	r3, r3, #2
 800499c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80049a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004a50 <HAL_GPIO_Init+0x238>)
 80049a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80049ae:	4a29      	ldr	r2, [pc, #164]	@ (8004a54 <HAL_GPIO_Init+0x23c>)
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	089b      	lsrs	r3, r3, #2
 80049b4:	3302      	adds	r3, #2
 80049b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	f003 0303 	and.w	r3, r3, #3
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	220f      	movs	r2, #15
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43db      	mvns	r3, r3
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	4013      	ands	r3, r2
 80049d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a20      	ldr	r2, [pc, #128]	@ (8004a58 <HAL_GPIO_Init+0x240>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d052      	beq.n	8004a80 <HAL_GPIO_Init+0x268>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a1f      	ldr	r2, [pc, #124]	@ (8004a5c <HAL_GPIO_Init+0x244>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d031      	beq.n	8004a46 <HAL_GPIO_Init+0x22e>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004a60 <HAL_GPIO_Init+0x248>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d02b      	beq.n	8004a42 <HAL_GPIO_Init+0x22a>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004a64 <HAL_GPIO_Init+0x24c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d025      	beq.n	8004a3e <HAL_GPIO_Init+0x226>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a1c      	ldr	r2, [pc, #112]	@ (8004a68 <HAL_GPIO_Init+0x250>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d01f      	beq.n	8004a3a <HAL_GPIO_Init+0x222>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a1b      	ldr	r2, [pc, #108]	@ (8004a6c <HAL_GPIO_Init+0x254>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d019      	beq.n	8004a36 <HAL_GPIO_Init+0x21e>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a1a      	ldr	r2, [pc, #104]	@ (8004a70 <HAL_GPIO_Init+0x258>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d013      	beq.n	8004a32 <HAL_GPIO_Init+0x21a>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a19      	ldr	r2, [pc, #100]	@ (8004a74 <HAL_GPIO_Init+0x25c>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d00d      	beq.n	8004a2e <HAL_GPIO_Init+0x216>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a18      	ldr	r2, [pc, #96]	@ (8004a78 <HAL_GPIO_Init+0x260>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d007      	beq.n	8004a2a <HAL_GPIO_Init+0x212>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a17      	ldr	r2, [pc, #92]	@ (8004a7c <HAL_GPIO_Init+0x264>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d101      	bne.n	8004a26 <HAL_GPIO_Init+0x20e>
 8004a22:	2309      	movs	r3, #9
 8004a24:	e02d      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a26:	230a      	movs	r3, #10
 8004a28:	e02b      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a2a:	2308      	movs	r3, #8
 8004a2c:	e029      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a2e:	2307      	movs	r3, #7
 8004a30:	e027      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a32:	2306      	movs	r3, #6
 8004a34:	e025      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a36:	2305      	movs	r3, #5
 8004a38:	e023      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a3a:	2304      	movs	r3, #4
 8004a3c:	e021      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e01f      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a42:	2302      	movs	r3, #2
 8004a44:	e01d      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a46:	2301      	movs	r3, #1
 8004a48:	e01b      	b.n	8004a82 <HAL_GPIO_Init+0x26a>
 8004a4a:	bf00      	nop
 8004a4c:	58000080 	.word	0x58000080
 8004a50:	58024400 	.word	0x58024400
 8004a54:	58000400 	.word	0x58000400
 8004a58:	58020000 	.word	0x58020000
 8004a5c:	58020400 	.word	0x58020400
 8004a60:	58020800 	.word	0x58020800
 8004a64:	58020c00 	.word	0x58020c00
 8004a68:	58021000 	.word	0x58021000
 8004a6c:	58021400 	.word	0x58021400
 8004a70:	58021800 	.word	0x58021800
 8004a74:	58021c00 	.word	0x58021c00
 8004a78:	58022000 	.word	0x58022000
 8004a7c:	58022400 	.word	0x58022400
 8004a80:	2300      	movs	r3, #0
 8004a82:	69fa      	ldr	r2, [r7, #28]
 8004a84:	f002 0203 	and.w	r2, r2, #3
 8004a88:	0092      	lsls	r2, r2, #2
 8004a8a:	4093      	lsls	r3, r2
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a92:	4938      	ldr	r1, [pc, #224]	@ (8004b74 <HAL_GPIO_Init+0x35c>)
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	089b      	lsrs	r3, r3, #2
 8004a98:	3302      	adds	r3, #2
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004aa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	43db      	mvns	r3, r3
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	4013      	ands	r3, r2
 8004ab0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004abe:	69ba      	ldr	r2, [r7, #24]
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004ac6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004ace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	43db      	mvns	r3, r3
 8004ada:	69ba      	ldr	r2, [r7, #24]
 8004adc:	4013      	ands	r3, r2
 8004ade:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d003      	beq.n	8004af4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004af4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	43db      	mvns	r3, r3
 8004b06:	69ba      	ldr	r2, [r7, #24]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d003      	beq.n	8004b20 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	69ba      	ldr	r2, [r7, #24]
 8004b24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	43db      	mvns	r3, r3
 8004b30:	69ba      	ldr	r2, [r7, #24]
 8004b32:	4013      	ands	r3, r2
 8004b34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d003      	beq.n	8004b4a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004b42:	69ba      	ldr	r2, [r7, #24]
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	69ba      	ldr	r2, [r7, #24]
 8004b4e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	3301      	adds	r3, #1
 8004b54:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f47f ae63 	bne.w	800482c <HAL_GPIO_Init+0x14>
  }
}
 8004b66:	bf00      	nop
 8004b68:	bf00      	nop
 8004b6a:	3724      	adds	r7, #36	@ 0x24
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	58000400 	.word	0x58000400

08004b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	460b      	mov	r3, r1
 8004b82:	807b      	strh	r3, [r7, #2]
 8004b84:	4613      	mov	r3, r2
 8004b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b88:	787b      	ldrb	r3, [r7, #1]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b8e:	887a      	ldrh	r2, [r7, #2]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004b94:	e003      	b.n	8004b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004b96:	887b      	ldrh	r3, [r7, #2]
 8004b98:	041a      	lsls	r2, r3, #16
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	619a      	str	r2, [r3, #24]
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b085      	sub	sp, #20
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004bbc:	887a      	ldrh	r2, [r7, #2]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	041a      	lsls	r2, r3, #16
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	43d9      	mvns	r1, r3
 8004bc8:	887b      	ldrh	r3, [r7, #2]
 8004bca:	400b      	ands	r3, r1
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	619a      	str	r2, [r3, #24]
}
 8004bd2:	bf00      	nop
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
	...

08004be0 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004be8:	4a08      	ldr	r2, [pc, #32]	@ (8004c0c <HAL_HSEM_FastTake+0x2c>)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	3320      	adds	r3, #32
 8004bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bf2:	4a07      	ldr	r2, [pc, #28]	@ (8004c10 <HAL_HSEM_FastTake+0x30>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d101      	bne.n	8004bfc <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	e000      	b.n	8004bfe <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	58026400 	.word	0x58026400
 8004c10:	80000300 	.word	0x80000300

08004c14 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8004c1e:	4906      	ldr	r1, [pc, #24]	@ (8004c38 <HAL_HSEM_Release+0x24>)
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr
 8004c38:	58026400 	.word	0x58026400

08004c3c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b086      	sub	sp, #24
 8004c40:	af02      	add	r7, sp, #8
 8004c42:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e0fe      	b.n	8004e4c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d106      	bne.n	8004c68 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f00a fa7e 	bl	800f164 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2203      	movs	r2, #3
 8004c6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f006 fe42 	bl	800b8fe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6818      	ldr	r0, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	7c1a      	ldrb	r2, [r3, #16]
 8004c82:	f88d 2000 	strb.w	r2, [sp]
 8004c86:	3304      	adds	r3, #4
 8004c88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c8a:	f006 fd13 	bl	800b6b4 <USB_CoreInit>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d005      	beq.n	8004ca0 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0d5      	b.n	8004e4c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f006 fe3a 	bl	800b920 <USB_SetCurrentMode>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d005      	beq.n	8004cbe <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e0c6      	b.n	8004e4c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	73fb      	strb	r3, [r7, #15]
 8004cc2:	e04a      	b.n	8004d5a <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004cc4:	7bfa      	ldrb	r2, [r7, #15]
 8004cc6:	6879      	ldr	r1, [r7, #4]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	00db      	lsls	r3, r3, #3
 8004ccc:	4413      	add	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	3315      	adds	r3, #21
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004cd8:	7bfa      	ldrb	r2, [r7, #15]
 8004cda:	6879      	ldr	r1, [r7, #4]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	00db      	lsls	r3, r3, #3
 8004ce0:	4413      	add	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	440b      	add	r3, r1
 8004ce6:	3314      	adds	r3, #20
 8004ce8:	7bfa      	ldrb	r2, [r7, #15]
 8004cea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004cec:	7bfa      	ldrb	r2, [r7, #15]
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	b298      	uxth	r0, r3
 8004cf2:	6879      	ldr	r1, [r7, #4]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	4413      	add	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	332e      	adds	r3, #46	@ 0x2e
 8004d00:	4602      	mov	r2, r0
 8004d02:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d04:	7bfa      	ldrb	r2, [r7, #15]
 8004d06:	6879      	ldr	r1, [r7, #4]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	4413      	add	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	440b      	add	r3, r1
 8004d12:	3318      	adds	r3, #24
 8004d14:	2200      	movs	r2, #0
 8004d16:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d18:	7bfa      	ldrb	r2, [r7, #15]
 8004d1a:	6879      	ldr	r1, [r7, #4]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	4413      	add	r3, r2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	440b      	add	r3, r1
 8004d26:	331c      	adds	r3, #28
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d2c:	7bfa      	ldrb	r2, [r7, #15]
 8004d2e:	6879      	ldr	r1, [r7, #4]
 8004d30:	4613      	mov	r3, r2
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	4413      	add	r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	440b      	add	r3, r1
 8004d3a:	3320      	adds	r3, #32
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d40:	7bfa      	ldrb	r2, [r7, #15]
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	4613      	mov	r3, r2
 8004d46:	00db      	lsls	r3, r3, #3
 8004d48:	4413      	add	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	3324      	adds	r3, #36	@ 0x24
 8004d50:	2200      	movs	r2, #0
 8004d52:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d54:	7bfb      	ldrb	r3, [r7, #15]
 8004d56:	3301      	adds	r3, #1
 8004d58:	73fb      	strb	r3, [r7, #15]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	791b      	ldrb	r3, [r3, #4]
 8004d5e:	7bfa      	ldrb	r2, [r7, #15]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d3af      	bcc.n	8004cc4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d64:	2300      	movs	r3, #0
 8004d66:	73fb      	strb	r3, [r7, #15]
 8004d68:	e044      	b.n	8004df4 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004d6a:	7bfa      	ldrb	r2, [r7, #15]
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	00db      	lsls	r3, r3, #3
 8004d72:	4413      	add	r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	440b      	add	r3, r1
 8004d78:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004d80:	7bfa      	ldrb	r2, [r7, #15]
 8004d82:	6879      	ldr	r1, [r7, #4]
 8004d84:	4613      	mov	r3, r2
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	4413      	add	r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004d92:	7bfa      	ldrb	r2, [r7, #15]
 8004d94:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004d96:	7bfa      	ldrb	r2, [r7, #15]
 8004d98:	6879      	ldr	r1, [r7, #4]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	4413      	add	r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	440b      	add	r3, r1
 8004da4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004da8:	2200      	movs	r2, #0
 8004daa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004dac:	7bfa      	ldrb	r2, [r7, #15]
 8004dae:	6879      	ldr	r1, [r7, #4]
 8004db0:	4613      	mov	r3, r2
 8004db2:	00db      	lsls	r3, r3, #3
 8004db4:	4413      	add	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	440b      	add	r3, r1
 8004dba:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004dc2:	7bfa      	ldrb	r2, [r7, #15]
 8004dc4:	6879      	ldr	r1, [r7, #4]
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	4413      	add	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	440b      	add	r3, r1
 8004dd0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004dd8:	7bfa      	ldrb	r2, [r7, #15]
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	4413      	add	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004dea:	2200      	movs	r2, #0
 8004dec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dee:	7bfb      	ldrb	r3, [r7, #15]
 8004df0:	3301      	adds	r3, #1
 8004df2:	73fb      	strb	r3, [r7, #15]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	791b      	ldrb	r3, [r3, #4]
 8004df8:	7bfa      	ldrb	r2, [r7, #15]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d3b5      	bcc.n	8004d6a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6818      	ldr	r0, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	7c1a      	ldrb	r2, [r3, #16]
 8004e06:	f88d 2000 	strb.w	r2, [sp]
 8004e0a:	3304      	adds	r3, #4
 8004e0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e0e:	f006 fdd3 	bl	800b9b8 <USB_DevInit>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d005      	beq.n	8004e24 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e013      	b.n	8004e4c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	7b1b      	ldrb	r3, [r3, #12]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d102      	bne.n	8004e40 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f001 f96c 	bl	8006118 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4618      	mov	r0, r3
 8004e46:	f007 fe12 	bl	800ca6e <USB_DevDisconnect>

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <HAL_PCD_Start+0x1c>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e022      	b.n	8004eb6 <HAL_PCD_Start+0x62>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d009      	beq.n	8004e98 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d105      	bne.n	8004e98 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e90:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f006 fd1d 	bl	800b8dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f007 fdc0 	bl	800ca2c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004ebe:	b590      	push	{r4, r7, lr}
 8004ec0:	b08d      	sub	sp, #52	@ 0x34
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f007 fe7e 	bl	800cbd6 <USB_GetMode>
 8004eda:	4603      	mov	r3, r0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f040 84b9 	bne.w	8005854 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f007 fde2 	bl	800cab0 <USB_ReadInterrupts>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 84af 	beq.w	8005852 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	0a1b      	lsrs	r3, r3, #8
 8004efe:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f007 fdcf 	bl	800cab0 <USB_ReadInterrupts>
 8004f12:	4603      	mov	r3, r0
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d107      	bne.n	8004f2c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	695a      	ldr	r2, [r3, #20]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f002 0202 	and.w	r2, r2, #2
 8004f2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f007 fdbd 	bl	800cab0 <USB_ReadInterrupts>
 8004f36:	4603      	mov	r3, r0
 8004f38:	f003 0310 	and.w	r3, r3, #16
 8004f3c:	2b10      	cmp	r3, #16
 8004f3e:	d161      	bne.n	8005004 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	699a      	ldr	r2, [r3, #24]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f022 0210 	bic.w	r2, r2, #16
 8004f4e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004f50:	6a3b      	ldr	r3, [r7, #32]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	f003 020f 	and.w	r2, r3, #15
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	4413      	add	r3, r2
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	3304      	adds	r3, #4
 8004f6e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	0c5b      	lsrs	r3, r3, #17
 8004f74:	f003 030f 	and.w	r3, r3, #15
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d124      	bne.n	8004fc6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004f82:	4013      	ands	r3, r2
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d035      	beq.n	8004ff4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	091b      	lsrs	r3, r3, #4
 8004f90:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004f92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	461a      	mov	r2, r3
 8004f9a:	6a38      	ldr	r0, [r7, #32]
 8004f9c:	f007 fbf4 	bl	800c788 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	091b      	lsrs	r3, r3, #4
 8004fa8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fac:	441a      	add	r2, r3
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	695a      	ldr	r2, [r3, #20]
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	091b      	lsrs	r3, r3, #4
 8004fba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fbe:	441a      	add	r2, r3
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	615a      	str	r2, [r3, #20]
 8004fc4:	e016      	b.n	8004ff4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	0c5b      	lsrs	r3, r3, #17
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	2b06      	cmp	r3, #6
 8004fd0:	d110      	bne.n	8004ff4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004fd8:	2208      	movs	r2, #8
 8004fda:	4619      	mov	r1, r3
 8004fdc:	6a38      	ldr	r0, [r7, #32]
 8004fde:	f007 fbd3 	bl	800c788 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	695a      	ldr	r2, [r3, #20]
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	091b      	lsrs	r3, r3, #4
 8004fea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fee:	441a      	add	r2, r3
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699a      	ldr	r2, [r3, #24]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0210 	orr.w	r2, r2, #16
 8005002:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4618      	mov	r0, r3
 800500a:	f007 fd51 	bl	800cab0 <USB_ReadInterrupts>
 800500e:	4603      	mov	r3, r0
 8005010:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005014:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005018:	f040 80a7 	bne.w	800516a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800501c:	2300      	movs	r3, #0
 800501e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4618      	mov	r0, r3
 8005026:	f007 fd56 	bl	800cad6 <USB_ReadDevAllOutEpInterrupt>
 800502a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800502c:	e099      	b.n	8005162 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800502e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 808e 	beq.w	8005156 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005040:	b2d2      	uxtb	r2, r2
 8005042:	4611      	mov	r1, r2
 8005044:	4618      	mov	r0, r3
 8005046:	f007 fd7a 	bl	800cb3e <USB_ReadDevOutEPInterrupt>
 800504a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00c      	beq.n	8005070 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005058:	015a      	lsls	r2, r3, #5
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	4413      	add	r3, r2
 800505e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005062:	461a      	mov	r2, r3
 8005064:	2301      	movs	r3, #1
 8005066:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005068:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 fece 	bl	8005e0c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f003 0308 	and.w	r3, r3, #8
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00c      	beq.n	8005094 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800507a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507c:	015a      	lsls	r2, r3, #5
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	4413      	add	r3, r2
 8005082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005086:	461a      	mov	r2, r3
 8005088:	2308      	movs	r3, #8
 800508a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800508c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 ffa4 	bl	8005fdc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	f003 0310 	and.w	r3, r3, #16
 800509a:	2b00      	cmp	r3, #0
 800509c:	d008      	beq.n	80050b0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a0:	015a      	lsls	r2, r3, #5
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	4413      	add	r3, r2
 80050a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050aa:	461a      	mov	r2, r3
 80050ac:	2310      	movs	r3, #16
 80050ae:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d030      	beq.n	800511c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80050ba:	6a3b      	ldr	r3, [r7, #32]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050c2:	2b80      	cmp	r3, #128	@ 0x80
 80050c4:	d109      	bne.n	80050da <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	69fa      	ldr	r2, [r7, #28]
 80050d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80050d8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80050da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050dc:	4613      	mov	r3, r2
 80050de:	00db      	lsls	r3, r3, #3
 80050e0:	4413      	add	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	4413      	add	r3, r2
 80050ec:	3304      	adds	r3, #4
 80050ee:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	78db      	ldrb	r3, [r3, #3]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d108      	bne.n	800510a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	2200      	movs	r2, #0
 80050fc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80050fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005100:	b2db      	uxtb	r3, r3
 8005102:	4619      	mov	r1, r3
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f00a f963 	bl	800f3d0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800510a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510c:	015a      	lsls	r2, r3, #5
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	4413      	add	r3, r2
 8005112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005116:	461a      	mov	r2, r3
 8005118:	2302      	movs	r3, #2
 800511a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f003 0320 	and.w	r3, r3, #32
 8005122:	2b00      	cmp	r3, #0
 8005124:	d008      	beq.n	8005138 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	015a      	lsls	r2, r3, #5
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	4413      	add	r3, r2
 800512e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005132:	461a      	mov	r2, r3
 8005134:	2320      	movs	r3, #32
 8005136:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d009      	beq.n	8005156 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	015a      	lsls	r2, r3, #5
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	4413      	add	r3, r2
 800514a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800514e:	461a      	mov	r2, r3
 8005150:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005154:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005158:	3301      	adds	r3, #1
 800515a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800515c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800515e:	085b      	lsrs	r3, r3, #1
 8005160:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005164:	2b00      	cmp	r3, #0
 8005166:	f47f af62 	bne.w	800502e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4618      	mov	r0, r3
 8005170:	f007 fc9e 	bl	800cab0 <USB_ReadInterrupts>
 8005174:	4603      	mov	r3, r0
 8005176:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800517a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800517e:	f040 80db 	bne.w	8005338 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4618      	mov	r0, r3
 8005188:	f007 fcbf 	bl	800cb0a <USB_ReadDevAllInEpInterrupt>
 800518c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800518e:	2300      	movs	r3, #0
 8005190:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005192:	e0cd      	b.n	8005330 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 80c2 	beq.w	8005324 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051a6:	b2d2      	uxtb	r2, r2
 80051a8:	4611      	mov	r1, r2
 80051aa:	4618      	mov	r0, r3
 80051ac:	f007 fce5 	bl	800cb7a <USB_ReadDevInEPInterrupt>
 80051b0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	f003 0301 	and.w	r3, r3, #1
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d057      	beq.n	800526c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80051bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051be:	f003 030f 	and.w	r3, r3, #15
 80051c2:	2201      	movs	r2, #1
 80051c4:	fa02 f303 	lsl.w	r3, r2, r3
 80051c8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	43db      	mvns	r3, r3
 80051d6:	69f9      	ldr	r1, [r7, #28]
 80051d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80051dc:	4013      	ands	r3, r2
 80051de:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80051e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e2:	015a      	lsls	r2, r3, #5
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	4413      	add	r3, r2
 80051e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ec:	461a      	mov	r2, r3
 80051ee:	2301      	movs	r3, #1
 80051f0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	799b      	ldrb	r3, [r3, #6]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d132      	bne.n	8005260 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80051fa:	6879      	ldr	r1, [r7, #4]
 80051fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051fe:	4613      	mov	r3, r2
 8005200:	00db      	lsls	r3, r3, #3
 8005202:	4413      	add	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	440b      	add	r3, r1
 8005208:	3320      	adds	r3, #32
 800520a:	6819      	ldr	r1, [r3, #0]
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005210:	4613      	mov	r3, r2
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	4413      	add	r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	4403      	add	r3, r0
 800521a:	331c      	adds	r3, #28
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4419      	add	r1, r3
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005224:	4613      	mov	r3, r2
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	4413      	add	r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	4403      	add	r3, r0
 800522e:	3320      	adds	r3, #32
 8005230:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005234:	2b00      	cmp	r3, #0
 8005236:	d113      	bne.n	8005260 <HAL_PCD_IRQHandler+0x3a2>
 8005238:	6879      	ldr	r1, [r7, #4]
 800523a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800523c:	4613      	mov	r3, r2
 800523e:	00db      	lsls	r3, r3, #3
 8005240:	4413      	add	r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	440b      	add	r3, r1
 8005246:	3324      	adds	r3, #36	@ 0x24
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d108      	bne.n	8005260 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6818      	ldr	r0, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005258:	461a      	mov	r2, r3
 800525a:	2101      	movs	r1, #1
 800525c:	f007 fcee 	bl	800cc3c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005262:	b2db      	uxtb	r3, r3
 8005264:	4619      	mov	r1, r3
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f00a f82d 	bl	800f2c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f003 0308 	and.w	r3, r3, #8
 8005272:	2b00      	cmp	r3, #0
 8005274:	d008      	beq.n	8005288 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005278:	015a      	lsls	r2, r3, #5
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	4413      	add	r3, r2
 800527e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005282:	461a      	mov	r2, r3
 8005284:	2308      	movs	r3, #8
 8005286:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f003 0310 	and.w	r3, r3, #16
 800528e:	2b00      	cmp	r3, #0
 8005290:	d008      	beq.n	80052a4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005294:	015a      	lsls	r2, r3, #5
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	4413      	add	r3, r2
 800529a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800529e:	461a      	mov	r2, r3
 80052a0:	2310      	movs	r3, #16
 80052a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d008      	beq.n	80052c0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80052ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b0:	015a      	lsls	r2, r3, #5
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052ba:	461a      	mov	r2, r3
 80052bc:	2340      	movs	r3, #64	@ 0x40
 80052be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	f003 0302 	and.w	r3, r3, #2
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d023      	beq.n	8005312 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80052ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80052cc:	6a38      	ldr	r0, [r7, #32]
 80052ce:	f006 fcd1 	bl	800bc74 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80052d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052d4:	4613      	mov	r3, r2
 80052d6:	00db      	lsls	r3, r3, #3
 80052d8:	4413      	add	r3, r2
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	3310      	adds	r3, #16
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	4413      	add	r3, r2
 80052e2:	3304      	adds	r3, #4
 80052e4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	78db      	ldrb	r3, [r3, #3]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d108      	bne.n	8005300 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2200      	movs	r2, #0
 80052f2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80052f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	4619      	mov	r1, r3
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f00a f87a 	bl	800f3f4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005302:	015a      	lsls	r2, r3, #5
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	4413      	add	r3, r2
 8005308:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800530c:	461a      	mov	r2, r3
 800530e:	2302      	movs	r3, #2
 8005310:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800531c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 fce8 	bl	8005cf4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005326:	3301      	adds	r3, #1
 8005328:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800532a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532c:	085b      	lsrs	r3, r3, #1
 800532e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005332:	2b00      	cmp	r3, #0
 8005334:	f47f af2e 	bne.w	8005194 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4618      	mov	r0, r3
 800533e:	f007 fbb7 	bl	800cab0 <USB_ReadInterrupts>
 8005342:	4603      	mov	r3, r0
 8005344:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005348:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800534c:	d122      	bne.n	8005394 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	69fa      	ldr	r2, [r7, #28]
 8005358:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800535c:	f023 0301 	bic.w	r3, r3, #1
 8005360:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005368:	2b01      	cmp	r3, #1
 800536a:	d108      	bne.n	800537e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005374:	2100      	movs	r1, #0
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 fef2 	bl	8006160 <HAL_PCDEx_LPM_Callback>
 800537c:	e002      	b.n	8005384 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f00a f818 	bl	800f3b4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	695a      	ldr	r2, [r3, #20]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005392:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4618      	mov	r0, r3
 800539a:	f007 fb89 	bl	800cab0 <USB_ReadInterrupts>
 800539e:	4603      	mov	r3, r0
 80053a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053a8:	d112      	bne.n	80053d0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d102      	bne.n	80053c0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f009 ffd4 	bl	800f368 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695a      	ldr	r2, [r3, #20]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80053ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f007 fb6b 	bl	800cab0 <USB_ReadInterrupts>
 80053da:	4603      	mov	r3, r0
 80053dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053e4:	d121      	bne.n	800542a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	695a      	ldr	r2, [r3, #20]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80053f4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d111      	bne.n	8005424 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800540e:	089b      	lsrs	r3, r3, #2
 8005410:	f003 020f 	and.w	r2, r3, #15
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800541a:	2101      	movs	r1, #1
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 fe9f 	bl	8006160 <HAL_PCDEx_LPM_Callback>
 8005422:	e002      	b.n	800542a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f009 ff9f 	bl	800f368 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4618      	mov	r0, r3
 8005430:	f007 fb3e 	bl	800cab0 <USB_ReadInterrupts>
 8005434:	4603      	mov	r3, r0
 8005436:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800543a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800543e:	f040 80b7 	bne.w	80055b0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	69fa      	ldr	r2, [r7, #28]
 800544c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005450:	f023 0301 	bic.w	r3, r3, #1
 8005454:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2110      	movs	r1, #16
 800545c:	4618      	mov	r0, r3
 800545e:	f006 fc09 	bl	800bc74 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005462:	2300      	movs	r3, #0
 8005464:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005466:	e046      	b.n	80054f6 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	4413      	add	r3, r2
 8005470:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005474:	461a      	mov	r2, r3
 8005476:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800547a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800547c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800547e:	015a      	lsls	r2, r3, #5
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	4413      	add	r3, r2
 8005484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800548c:	0151      	lsls	r1, r2, #5
 800548e:	69fa      	ldr	r2, [r7, #28]
 8005490:	440a      	add	r2, r1
 8005492:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005496:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800549a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800549c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800549e:	015a      	lsls	r2, r3, #5
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	4413      	add	r3, r2
 80054a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054a8:	461a      	mov	r2, r3
 80054aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80054ae:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80054b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054b2:	015a      	lsls	r2, r3, #5
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	4413      	add	r3, r2
 80054b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054c0:	0151      	lsls	r1, r2, #5
 80054c2:	69fa      	ldr	r2, [r7, #28]
 80054c4:	440a      	add	r2, r1
 80054c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80054ce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80054d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d2:	015a      	lsls	r2, r3, #5
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	4413      	add	r3, r2
 80054d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054e0:	0151      	lsls	r1, r2, #5
 80054e2:	69fa      	ldr	r2, [r7, #28]
 80054e4:	440a      	add	r2, r1
 80054e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80054ee:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f2:	3301      	adds	r3, #1
 80054f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	791b      	ldrb	r3, [r3, #4]
 80054fa:	461a      	mov	r2, r3
 80054fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054fe:	4293      	cmp	r3, r2
 8005500:	d3b2      	bcc.n	8005468 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	69fa      	ldr	r2, [r7, #28]
 800550c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005510:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005514:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	7bdb      	ldrb	r3, [r3, #15]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d016      	beq.n	800554c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005524:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005528:	69fa      	ldr	r2, [r7, #28]
 800552a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800552e:	f043 030b 	orr.w	r3, r3, #11
 8005532:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800553c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553e:	69fa      	ldr	r2, [r7, #28]
 8005540:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005544:	f043 030b 	orr.w	r3, r3, #11
 8005548:	6453      	str	r3, [r2, #68]	@ 0x44
 800554a:	e015      	b.n	8005578 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005552:	695a      	ldr	r2, [r3, #20]
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800555a:	4619      	mov	r1, r3
 800555c:	f242 032b 	movw	r3, #8235	@ 0x202b
 8005560:	4313      	orrs	r3, r2
 8005562:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800556a:	691b      	ldr	r3, [r3, #16]
 800556c:	69fa      	ldr	r2, [r7, #28]
 800556e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005572:	f043 030b 	orr.w	r3, r3, #11
 8005576:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	69fa      	ldr	r2, [r7, #28]
 8005582:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005586:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800558a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6818      	ldr	r0, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800559a:	461a      	mov	r2, r3
 800559c:	f007 fb4e 	bl	800cc3c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	695a      	ldr	r2, [r3, #20]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80055ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4618      	mov	r0, r3
 80055b6:	f007 fa7b 	bl	800cab0 <USB_ReadInterrupts>
 80055ba:	4603      	mov	r3, r0
 80055bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055c4:	d123      	bne.n	800560e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f007 fb12 	bl	800cbf4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f006 fbc6 	bl	800bd66 <USB_GetDevSpeed>
 80055da:	4603      	mov	r3, r0
 80055dc:	461a      	mov	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681c      	ldr	r4, [r3, #0]
 80055e6:	f001 fdbb 	bl	8007160 <HAL_RCC_GetHCLKFreq>
 80055ea:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80055f0:	461a      	mov	r2, r3
 80055f2:	4620      	mov	r0, r4
 80055f4:	f006 f8d0 	bl	800b798 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f009 fe8c 	bl	800f316 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	695a      	ldr	r2, [r3, #20]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800560c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4618      	mov	r0, r3
 8005614:	f007 fa4c 	bl	800cab0 <USB_ReadInterrupts>
 8005618:	4603      	mov	r3, r0
 800561a:	f003 0308 	and.w	r3, r3, #8
 800561e:	2b08      	cmp	r3, #8
 8005620:	d10a      	bne.n	8005638 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f009 fe69 	bl	800f2fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	695a      	ldr	r2, [r3, #20]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f002 0208 	and.w	r2, r2, #8
 8005636:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4618      	mov	r0, r3
 800563e:	f007 fa37 	bl	800cab0 <USB_ReadInterrupts>
 8005642:	4603      	mov	r3, r0
 8005644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005648:	2b80      	cmp	r3, #128	@ 0x80
 800564a:	d123      	bne.n	8005694 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005654:	6a3b      	ldr	r3, [r7, #32]
 8005656:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005658:	2301      	movs	r3, #1
 800565a:	627b      	str	r3, [r7, #36]	@ 0x24
 800565c:	e014      	b.n	8005688 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800565e:	6879      	ldr	r1, [r7, #4]
 8005660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005662:	4613      	mov	r3, r2
 8005664:	00db      	lsls	r3, r3, #3
 8005666:	4413      	add	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	440b      	add	r3, r1
 800566c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d105      	bne.n	8005682 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	b2db      	uxtb	r3, r3
 800567a:	4619      	mov	r1, r3
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 fb08 	bl	8005c92 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005684:	3301      	adds	r3, #1
 8005686:	627b      	str	r3, [r7, #36]	@ 0x24
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	791b      	ldrb	r3, [r3, #4]
 800568c:	461a      	mov	r2, r3
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	4293      	cmp	r3, r2
 8005692:	d3e4      	bcc.n	800565e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4618      	mov	r0, r3
 800569a:	f007 fa09 	bl	800cab0 <USB_ReadInterrupts>
 800569e:	4603      	mov	r3, r0
 80056a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056a8:	d13c      	bne.n	8005724 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80056aa:	2301      	movs	r3, #1
 80056ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80056ae:	e02b      	b.n	8005708 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80056b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b2:	015a      	lsls	r2, r3, #5
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	4413      	add	r3, r2
 80056b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80056c0:	6879      	ldr	r1, [r7, #4]
 80056c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c4:	4613      	mov	r3, r2
 80056c6:	00db      	lsls	r3, r3, #3
 80056c8:	4413      	add	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	440b      	add	r3, r1
 80056ce:	3318      	adds	r3, #24
 80056d0:	781b      	ldrb	r3, [r3, #0]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d115      	bne.n	8005702 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80056d6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80056d8:	2b00      	cmp	r3, #0
 80056da:	da12      	bge.n	8005702 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056e0:	4613      	mov	r3, r2
 80056e2:	00db      	lsls	r3, r3, #3
 80056e4:	4413      	add	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	440b      	add	r3, r1
 80056ea:	3317      	adds	r3, #23
 80056ec:	2201      	movs	r2, #1
 80056ee:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80056f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	4619      	mov	r1, r3
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 fac8 	bl	8005c92 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005704:	3301      	adds	r3, #1
 8005706:	627b      	str	r3, [r7, #36]	@ 0x24
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	791b      	ldrb	r3, [r3, #4]
 800570c:	461a      	mov	r2, r3
 800570e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005710:	4293      	cmp	r3, r2
 8005712:	d3cd      	bcc.n	80056b0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	695a      	ldr	r2, [r3, #20]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005722:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4618      	mov	r0, r3
 800572a:	f007 f9c1 	bl	800cab0 <USB_ReadInterrupts>
 800572e:	4603      	mov	r3, r0
 8005730:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005734:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005738:	d156      	bne.n	80057e8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800573a:	2301      	movs	r3, #1
 800573c:	627b      	str	r3, [r7, #36]	@ 0x24
 800573e:	e045      	b.n	80057cc <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005742:	015a      	lsls	r2, r3, #5
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	4413      	add	r3, r2
 8005748:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005750:	6879      	ldr	r1, [r7, #4]
 8005752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005754:	4613      	mov	r3, r2
 8005756:	00db      	lsls	r3, r3, #3
 8005758:	4413      	add	r3, r2
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	440b      	add	r3, r1
 800575e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d12e      	bne.n	80057c6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005768:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800576a:	2b00      	cmp	r3, #0
 800576c:	da2b      	bge.n	80057c6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800577a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800577e:	429a      	cmp	r2, r3
 8005780:	d121      	bne.n	80057c6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005782:	6879      	ldr	r1, [r7, #4]
 8005784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005786:	4613      	mov	r3, r2
 8005788:	00db      	lsls	r3, r3, #3
 800578a:	4413      	add	r3, r2
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	440b      	add	r3, r1
 8005790:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005794:	2201      	movs	r2, #1
 8005796:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80057a4:	6a3b      	ldr	r3, [r7, #32]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d10a      	bne.n	80057c6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	69fa      	ldr	r2, [r7, #28]
 80057ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057c2:	6053      	str	r3, [r2, #4]
            break;
 80057c4:	e008      	b.n	80057d8 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c8:	3301      	adds	r3, #1
 80057ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	791b      	ldrb	r3, [r3, #4]
 80057d0:	461a      	mov	r2, r3
 80057d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d3b3      	bcc.n	8005740 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	695a      	ldr	r2, [r3, #20]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80057e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4618      	mov	r0, r3
 80057ee:	f007 f95f 	bl	800cab0 <USB_ReadInterrupts>
 80057f2:	4603      	mov	r3, r0
 80057f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80057f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057fc:	d10a      	bne.n	8005814 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f009 fe0a 	bl	800f418 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	695a      	ldr	r2, [r3, #20]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005812:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4618      	mov	r0, r3
 800581a:	f007 f949 	bl	800cab0 <USB_ReadInterrupts>
 800581e:	4603      	mov	r3, r0
 8005820:	f003 0304 	and.w	r3, r3, #4
 8005824:	2b04      	cmp	r3, #4
 8005826:	d115      	bne.n	8005854 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	f003 0304 	and.w	r3, r3, #4
 8005836:	2b00      	cmp	r3, #0
 8005838:	d002      	beq.n	8005840 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f009 fdfa 	bl	800f434 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6859      	ldr	r1, [r3, #4]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	430a      	orrs	r2, r1
 800584e:	605a      	str	r2, [r3, #4]
 8005850:	e000      	b.n	8005854 <HAL_PCD_IRQHandler+0x996>
      return;
 8005852:	bf00      	nop
    }
  }
}
 8005854:	3734      	adds	r7, #52	@ 0x34
 8005856:	46bd      	mov	sp, r7
 8005858:	bd90      	pop	{r4, r7, pc}

0800585a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b082      	sub	sp, #8
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
 8005862:	460b      	mov	r3, r1
 8005864:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800586c:	2b01      	cmp	r3, #1
 800586e:	d101      	bne.n	8005874 <HAL_PCD_SetAddress+0x1a>
 8005870:	2302      	movs	r3, #2
 8005872:	e012      	b.n	800589a <HAL_PCD_SetAddress+0x40>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	78fa      	ldrb	r2, [r7, #3]
 8005880:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	78fa      	ldrb	r2, [r7, #3]
 8005888:	4611      	mov	r1, r2
 800588a:	4618      	mov	r0, r3
 800588c:	f007 f8a8 	bl	800c9e0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b084      	sub	sp, #16
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
 80058aa:	4608      	mov	r0, r1
 80058ac:	4611      	mov	r1, r2
 80058ae:	461a      	mov	r2, r3
 80058b0:	4603      	mov	r3, r0
 80058b2:	70fb      	strb	r3, [r7, #3]
 80058b4:	460b      	mov	r3, r1
 80058b6:	803b      	strh	r3, [r7, #0]
 80058b8:	4613      	mov	r3, r2
 80058ba:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80058bc:	2300      	movs	r3, #0
 80058be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80058c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	da0f      	bge.n	80058e8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058c8:	78fb      	ldrb	r3, [r7, #3]
 80058ca:	f003 020f 	and.w	r2, r3, #15
 80058ce:	4613      	mov	r3, r2
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	4413      	add	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	3310      	adds	r3, #16
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	4413      	add	r3, r2
 80058dc:	3304      	adds	r3, #4
 80058de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2201      	movs	r2, #1
 80058e4:	705a      	strb	r2, [r3, #1]
 80058e6:	e00f      	b.n	8005908 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058e8:	78fb      	ldrb	r3, [r7, #3]
 80058ea:	f003 020f 	and.w	r2, r3, #15
 80058ee:	4613      	mov	r3, r2
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	4413      	add	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	4413      	add	r3, r2
 80058fe:	3304      	adds	r3, #4
 8005900:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005908:	78fb      	ldrb	r3, [r7, #3]
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	b2da      	uxtb	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005914:	883a      	ldrh	r2, [r7, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	78ba      	ldrb	r2, [r7, #2]
 800591e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	785b      	ldrb	r3, [r3, #1]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d004      	beq.n	8005932 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	461a      	mov	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005932:	78bb      	ldrb	r3, [r7, #2]
 8005934:	2b02      	cmp	r3, #2
 8005936:	d102      	bne.n	800593e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005944:	2b01      	cmp	r3, #1
 8005946:	d101      	bne.n	800594c <HAL_PCD_EP_Open+0xaa>
 8005948:	2302      	movs	r3, #2
 800594a:	e00e      	b.n	800596a <HAL_PCD_EP_Open+0xc8>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68f9      	ldr	r1, [r7, #12]
 800595a:	4618      	mov	r0, r3
 800595c:	f006 fa28 	bl	800bdb0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005968:	7afb      	ldrb	r3, [r7, #11]
}
 800596a:	4618      	mov	r0, r3
 800596c:	3710      	adds	r7, #16
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b084      	sub	sp, #16
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
 800597a:	460b      	mov	r3, r1
 800597c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800597e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005982:	2b00      	cmp	r3, #0
 8005984:	da0f      	bge.n	80059a6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005986:	78fb      	ldrb	r3, [r7, #3]
 8005988:	f003 020f 	and.w	r2, r3, #15
 800598c:	4613      	mov	r3, r2
 800598e:	00db      	lsls	r3, r3, #3
 8005990:	4413      	add	r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	3310      	adds	r3, #16
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	4413      	add	r3, r2
 800599a:	3304      	adds	r3, #4
 800599c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2201      	movs	r2, #1
 80059a2:	705a      	strb	r2, [r3, #1]
 80059a4:	e00f      	b.n	80059c6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059a6:	78fb      	ldrb	r3, [r7, #3]
 80059a8:	f003 020f 	and.w	r2, r3, #15
 80059ac:	4613      	mov	r3, r2
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	4413      	add	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	4413      	add	r3, r2
 80059bc:	3304      	adds	r3, #4
 80059be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80059c6:	78fb      	ldrb	r3, [r7, #3]
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	b2da      	uxtb	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d101      	bne.n	80059e0 <HAL_PCD_EP_Close+0x6e>
 80059dc:	2302      	movs	r3, #2
 80059de:	e00e      	b.n	80059fe <HAL_PCD_EP_Close+0x8c>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68f9      	ldr	r1, [r7, #12]
 80059ee:	4618      	mov	r0, r3
 80059f0:	f006 fa66 	bl	800bec0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b086      	sub	sp, #24
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	60f8      	str	r0, [r7, #12]
 8005a0e:	607a      	str	r2, [r7, #4]
 8005a10:	603b      	str	r3, [r7, #0]
 8005a12:	460b      	mov	r3, r1
 8005a14:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a16:	7afb      	ldrb	r3, [r7, #11]
 8005a18:	f003 020f 	and.w	r2, r3, #15
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	00db      	lsls	r3, r3, #3
 8005a20:	4413      	add	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	4413      	add	r3, r2
 8005a2c:	3304      	adds	r3, #4
 8005a2e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	683a      	ldr	r2, [r7, #0]
 8005a3a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	2200      	movs	r2, #0
 8005a46:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a48:	7afb      	ldrb	r3, [r7, #11]
 8005a4a:	f003 030f 	and.w	r3, r3, #15
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	799b      	ldrb	r3, [r3, #6]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d102      	bne.n	8005a62 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6818      	ldr	r0, [r3, #0]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	799b      	ldrb	r3, [r3, #6]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	6979      	ldr	r1, [r7, #20]
 8005a6e:	f006 fb03 	bl	800c078 <USB_EPStartXfer>

  return HAL_OK;
 8005a72:	2300      	movs	r3, #0
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3718      	adds	r7, #24
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	460b      	mov	r3, r1
 8005a86:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005a88:	78fb      	ldrb	r3, [r7, #3]
 8005a8a:	f003 020f 	and.w	r2, r3, #15
 8005a8e:	6879      	ldr	r1, [r7, #4]
 8005a90:	4613      	mov	r3, r2
 8005a92:	00db      	lsls	r3, r3, #3
 8005a94:	4413      	add	r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	440b      	add	r3, r1
 8005a9a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005a9e:	681b      	ldr	r3, [r3, #0]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	607a      	str	r2, [r7, #4]
 8005ab6:	603b      	str	r3, [r7, #0]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005abc:	7afb      	ldrb	r3, [r7, #11]
 8005abe:	f003 020f 	and.w	r2, r3, #15
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	4413      	add	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	3310      	adds	r3, #16
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	4413      	add	r3, r2
 8005ad0:	3304      	adds	r3, #4
 8005ad2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	683a      	ldr	r2, [r7, #0]
 8005ade:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005aec:	7afb      	ldrb	r3, [r7, #11]
 8005aee:	f003 030f 	and.w	r3, r3, #15
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	799b      	ldrb	r3, [r3, #6]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d102      	bne.n	8005b06 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6818      	ldr	r0, [r3, #0]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	799b      	ldrb	r3, [r3, #6]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	6979      	ldr	r1, [r7, #20]
 8005b12:	f006 fab1 	bl	800c078 <USB_EPStartXfer>

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3718      	adds	r7, #24
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	460b      	mov	r3, r1
 8005b2a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005b2c:	78fb      	ldrb	r3, [r7, #3]
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	7912      	ldrb	r2, [r2, #4]
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d901      	bls.n	8005b3e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e04f      	b.n	8005bde <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	da0f      	bge.n	8005b66 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b46:	78fb      	ldrb	r3, [r7, #3]
 8005b48:	f003 020f 	and.w	r2, r3, #15
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	00db      	lsls	r3, r3, #3
 8005b50:	4413      	add	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	3310      	adds	r3, #16
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	4413      	add	r3, r2
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2201      	movs	r2, #1
 8005b62:	705a      	strb	r2, [r3, #1]
 8005b64:	e00d      	b.n	8005b82 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005b66:	78fa      	ldrb	r2, [r7, #3]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	00db      	lsls	r3, r3, #3
 8005b6c:	4413      	add	r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	4413      	add	r3, r2
 8005b78:	3304      	adds	r3, #4
 8005b7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2201      	movs	r2, #1
 8005b86:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b88:	78fb      	ldrb	r3, [r7, #3]
 8005b8a:	f003 030f 	and.w	r3, r3, #15
 8005b8e:	b2da      	uxtb	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d101      	bne.n	8005ba2 <HAL_PCD_EP_SetStall+0x82>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	e01d      	b.n	8005bde <HAL_PCD_EP_SetStall+0xbe>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68f9      	ldr	r1, [r7, #12]
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f006 fe41 	bl	800c838 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005bb6:	78fb      	ldrb	r3, [r7, #3]
 8005bb8:	f003 030f 	and.w	r3, r3, #15
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d109      	bne.n	8005bd4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6818      	ldr	r0, [r3, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	7999      	ldrb	r1, [r3, #6]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005bce:	461a      	mov	r2, r3
 8005bd0:	f007 f834 	bl	800cc3c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3710      	adds	r7, #16
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b084      	sub	sp, #16
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
 8005bee:	460b      	mov	r3, r1
 8005bf0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005bf2:	78fb      	ldrb	r3, [r7, #3]
 8005bf4:	f003 030f 	and.w	r3, r3, #15
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	7912      	ldrb	r2, [r2, #4]
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d901      	bls.n	8005c04 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e042      	b.n	8005c8a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005c04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	da0f      	bge.n	8005c2c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c0c:	78fb      	ldrb	r3, [r7, #3]
 8005c0e:	f003 020f 	and.w	r2, r3, #15
 8005c12:	4613      	mov	r3, r2
 8005c14:	00db      	lsls	r3, r3, #3
 8005c16:	4413      	add	r3, r2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	3310      	adds	r3, #16
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	4413      	add	r3, r2
 8005c20:	3304      	adds	r3, #4
 8005c22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2201      	movs	r2, #1
 8005c28:	705a      	strb	r2, [r3, #1]
 8005c2a:	e00f      	b.n	8005c4c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c2c:	78fb      	ldrb	r3, [r7, #3]
 8005c2e:	f003 020f 	and.w	r2, r3, #15
 8005c32:	4613      	mov	r3, r2
 8005c34:	00db      	lsls	r3, r3, #3
 8005c36:	4413      	add	r3, r2
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	4413      	add	r3, r2
 8005c42:	3304      	adds	r3, #4
 8005c44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c52:	78fb      	ldrb	r3, [r7, #3]
 8005c54:	f003 030f 	and.w	r3, r3, #15
 8005c58:	b2da      	uxtb	r2, r3
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d101      	bne.n	8005c6c <HAL_PCD_EP_ClrStall+0x86>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e00e      	b.n	8005c8a <HAL_PCD_EP_ClrStall+0xa4>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68f9      	ldr	r1, [r7, #12]
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f006 fe4a 	bl	800c914 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	b084      	sub	sp, #16
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
 8005c9a:	460b      	mov	r3, r1
 8005c9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005c9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	da0c      	bge.n	8005cc0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ca6:	78fb      	ldrb	r3, [r7, #3]
 8005ca8:	f003 020f 	and.w	r2, r3, #15
 8005cac:	4613      	mov	r3, r2
 8005cae:	00db      	lsls	r3, r3, #3
 8005cb0:	4413      	add	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	3310      	adds	r3, #16
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	4413      	add	r3, r2
 8005cba:	3304      	adds	r3, #4
 8005cbc:	60fb      	str	r3, [r7, #12]
 8005cbe:	e00c      	b.n	8005cda <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cc0:	78fb      	ldrb	r3, [r7, #3]
 8005cc2:	f003 020f 	and.w	r2, r3, #15
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	00db      	lsls	r3, r3, #3
 8005cca:	4413      	add	r3, r2
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	3304      	adds	r3, #4
 8005cd8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68f9      	ldr	r1, [r7, #12]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f006 fc69 	bl	800c5b8 <USB_EPStopXfer>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005cea:	7afb      	ldrb	r3, [r7, #11]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b08a      	sub	sp, #40	@ 0x28
 8005cf8:	af02      	add	r7, sp, #8
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	00db      	lsls	r3, r3, #3
 8005d0e:	4413      	add	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	3310      	adds	r3, #16
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	4413      	add	r3, r2
 8005d18:	3304      	adds	r3, #4
 8005d1a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	695a      	ldr	r2, [r3, #20]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d901      	bls.n	8005d2c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e06b      	b.n	8005e04 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	691a      	ldr	r2, [r3, #16]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	695b      	ldr	r3, [r3, #20]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	69fa      	ldr	r2, [r7, #28]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d902      	bls.n	8005d48 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	3303      	adds	r3, #3
 8005d4c:	089b      	lsrs	r3, r3, #2
 8005d4e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005d50:	e02a      	b.n	8005da8 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	691a      	ldr	r2, [r3, #16]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	69fa      	ldr	r2, [r7, #28]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d902      	bls.n	8005d6e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	3303      	adds	r3, #3
 8005d72:	089b      	lsrs	r3, r3, #2
 8005d74:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	68d9      	ldr	r1, [r3, #12]
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	b2da      	uxtb	r2, r3
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	4603      	mov	r3, r0
 8005d8a:	6978      	ldr	r0, [r7, #20]
 8005d8c:	f006 fcbe 	bl	800c70c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	68da      	ldr	r2, [r3, #12]
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	441a      	add	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	695a      	ldr	r2, [r3, #20]
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	441a      	add	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	015a      	lsls	r2, r3, #5
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	4413      	add	r3, r2
 8005db0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005db8:	69ba      	ldr	r2, [r7, #24]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d809      	bhi.n	8005dd2 <PCD_WriteEmptyTxFifo+0xde>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	695a      	ldr	r2, [r3, #20]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d203      	bcs.n	8005dd2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1bf      	bne.n	8005d52 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	691a      	ldr	r2, [r3, #16]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d811      	bhi.n	8005e02 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	f003 030f 	and.w	r3, r3, #15
 8005de4:	2201      	movs	r2, #1
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005df2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	43db      	mvns	r3, r3
 8005df8:	6939      	ldr	r1, [r7, #16]
 8005dfa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005dfe:	4013      	ands	r3, r2
 8005e00:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3720      	adds	r7, #32
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b088      	sub	sp, #32
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	333c      	adds	r3, #60	@ 0x3c
 8005e24:	3304      	adds	r3, #4
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	015a      	lsls	r2, r3, #5
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	4413      	add	r3, r2
 8005e32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	799b      	ldrb	r3, [r3, #6]
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d17b      	bne.n	8005f3a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	f003 0308 	and.w	r3, r3, #8
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d015      	beq.n	8005e78 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	4a61      	ldr	r2, [pc, #388]	@ (8005fd4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	f240 80b9 	bls.w	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f000 80b3 	beq.w	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	015a      	lsls	r2, r3, #5
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	4413      	add	r3, r2
 8005e6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e6e:	461a      	mov	r2, r3
 8005e70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e74:	6093      	str	r3, [r2, #8]
 8005e76:	e0a7      	b.n	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	f003 0320 	and.w	r3, r3, #32
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d009      	beq.n	8005e96 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8e:	461a      	mov	r2, r3
 8005e90:	2320      	movs	r3, #32
 8005e92:	6093      	str	r3, [r2, #8]
 8005e94:	e098      	b.n	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f040 8093 	bne.w	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	4a4b      	ldr	r2, [pc, #300]	@ (8005fd4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d90f      	bls.n	8005eca <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00a      	beq.n	8005eca <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	015a      	lsls	r2, r3, #5
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ec6:	6093      	str	r3, [r2, #8]
 8005ec8:	e07e      	b.n	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005eca:	683a      	ldr	r2, [r7, #0]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	00db      	lsls	r3, r3, #3
 8005ed0:	4413      	add	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	4413      	add	r3, r2
 8005edc:	3304      	adds	r3, #4
 8005ede:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6a1a      	ldr	r2, [r3, #32]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	0159      	lsls	r1, r3, #5
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	440b      	add	r3, r1
 8005eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ef6:	1ad2      	subs	r2, r2, r3
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d114      	bne.n	8005f2c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d109      	bne.n	8005f1e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6818      	ldr	r0, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005f14:	461a      	mov	r2, r3
 8005f16:	2101      	movs	r1, #1
 8005f18:	f006 fe90 	bl	800cc3c <USB_EP0_OutStart>
 8005f1c:	e006      	b.n	8005f2c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	68da      	ldr	r2, [r3, #12]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	441a      	add	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	4619      	mov	r1, r3
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f009 f9ac 	bl	800f290 <HAL_PCD_DataOutStageCallback>
 8005f38:	e046      	b.n	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	4a26      	ldr	r2, [pc, #152]	@ (8005fd8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d124      	bne.n	8005f8c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00a      	beq.n	8005f62 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	015a      	lsls	r2, r3, #5
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	4413      	add	r3, r2
 8005f54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f58:	461a      	mov	r2, r3
 8005f5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f5e:	6093      	str	r3, [r2, #8]
 8005f60:	e032      	b.n	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	f003 0320 	and.w	r3, r3, #32
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d008      	beq.n	8005f7e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	015a      	lsls	r2, r3, #5
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	4413      	add	r3, r2
 8005f74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f78:	461a      	mov	r2, r3
 8005f7a:	2320      	movs	r3, #32
 8005f7c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	4619      	mov	r1, r3
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f009 f983 	bl	800f290 <HAL_PCD_DataOutStageCallback>
 8005f8a:	e01d      	b.n	8005fc8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d114      	bne.n	8005fbc <PCD_EP_OutXfrComplete_int+0x1b0>
 8005f92:	6879      	ldr	r1, [r7, #4]
 8005f94:	683a      	ldr	r2, [r7, #0]
 8005f96:	4613      	mov	r3, r2
 8005f98:	00db      	lsls	r3, r3, #3
 8005f9a:	4413      	add	r3, r2
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	440b      	add	r3, r1
 8005fa0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d108      	bne.n	8005fbc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6818      	ldr	r0, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	f006 fe40 	bl	800cc3c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f009 f964 	bl	800f290 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3720      	adds	r7, #32
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	4f54300a 	.word	0x4f54300a
 8005fd8:	4f54310a 	.word	0x4f54310a

08005fdc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	333c      	adds	r3, #60	@ 0x3c
 8005ff4:	3304      	adds	r3, #4
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	015a      	lsls	r2, r3, #5
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	4413      	add	r3, r2
 8006002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	4a15      	ldr	r2, [pc, #84]	@ (8006064 <PCD_EP_OutSetupPacket_int+0x88>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d90e      	bls.n	8006030 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006018:	2b00      	cmp	r3, #0
 800601a:	d009      	beq.n	8006030 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	015a      	lsls	r2, r3, #5
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	4413      	add	r3, r2
 8006024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006028:	461a      	mov	r2, r3
 800602a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800602e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f009 f91b 	bl	800f26c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	4a0a      	ldr	r2, [pc, #40]	@ (8006064 <PCD_EP_OutSetupPacket_int+0x88>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d90c      	bls.n	8006058 <PCD_EP_OutSetupPacket_int+0x7c>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	799b      	ldrb	r3, [r3, #6]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d108      	bne.n	8006058 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6818      	ldr	r0, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006050:	461a      	mov	r2, r3
 8006052:	2101      	movs	r1, #1
 8006054:	f006 fdf2 	bl	800cc3c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3718      	adds	r7, #24
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	4f54300a 	.word	0x4f54300a

08006068 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	460b      	mov	r3, r1
 8006072:	70fb      	strb	r3, [r7, #3]
 8006074:	4613      	mov	r3, r2
 8006076:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006080:	78fb      	ldrb	r3, [r7, #3]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d107      	bne.n	8006096 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006086:	883b      	ldrh	r3, [r7, #0]
 8006088:	0419      	lsls	r1, r3, #16
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	430a      	orrs	r2, r1
 8006092:	629a      	str	r2, [r3, #40]	@ 0x28
 8006094:	e028      	b.n	80060e8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609c:	0c1b      	lsrs	r3, r3, #16
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	4413      	add	r3, r2
 80060a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80060a4:	2300      	movs	r3, #0
 80060a6:	73fb      	strb	r3, [r7, #15]
 80060a8:	e00d      	b.n	80060c6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	7bfb      	ldrb	r3, [r7, #15]
 80060b0:	3340      	adds	r3, #64	@ 0x40
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	4413      	add	r3, r2
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	0c1b      	lsrs	r3, r3, #16
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	4413      	add	r3, r2
 80060be:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
 80060c2:	3301      	adds	r3, #1
 80060c4:	73fb      	strb	r3, [r7, #15]
 80060c6:	7bfa      	ldrb	r2, [r7, #15]
 80060c8:	78fb      	ldrb	r3, [r7, #3]
 80060ca:	3b01      	subs	r3, #1
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d3ec      	bcc.n	80060aa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80060d0:	883b      	ldrh	r3, [r7, #0]
 80060d2:	0418      	lsls	r0, r3, #16
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6819      	ldr	r1, [r3, #0]
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	3b01      	subs	r3, #1
 80060dc:	68ba      	ldr	r2, [r7, #8]
 80060de:	4302      	orrs	r2, r0
 80060e0:	3340      	adds	r3, #64	@ 0x40
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	440b      	add	r3, r1
 80060e6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3714      	adds	r7, #20
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b083      	sub	sp, #12
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
 80060fe:	460b      	mov	r3, r1
 8006100:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	887a      	ldrh	r2, [r7, #2]
 8006108:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006118:	b480      	push	{r7}
 800611a:	b085      	sub	sp, #20
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2201      	movs	r2, #1
 800612a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006146:	4b05      	ldr	r3, [pc, #20]	@ (800615c <HAL_PCDEx_ActivateLPM+0x44>)
 8006148:	4313      	orrs	r3, r2
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3714      	adds	r7, #20
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr
 800615c:	10000003 	.word	0x10000003

08006160 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800616c:	bf00      	nop
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006180:	4b29      	ldr	r3, [pc, #164]	@ (8006228 <HAL_PWREx_ConfigSupply+0xb0>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f003 0307 	and.w	r3, r3, #7
 8006188:	2b06      	cmp	r3, #6
 800618a:	d00a      	beq.n	80061a2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800618c:	4b26      	ldr	r3, [pc, #152]	@ (8006228 <HAL_PWREx_ConfigSupply+0xb0>)
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	429a      	cmp	r2, r3
 8006198:	d001      	beq.n	800619e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e040      	b.n	8006220 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800619e:	2300      	movs	r3, #0
 80061a0:	e03e      	b.n	8006220 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80061a2:	4b21      	ldr	r3, [pc, #132]	@ (8006228 <HAL_PWREx_ConfigSupply+0xb0>)
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80061aa:	491f      	ldr	r1, [pc, #124]	@ (8006228 <HAL_PWREx_ConfigSupply+0xb0>)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80061b2:	f7fc f889 	bl	80022c8 <HAL_GetTick>
 80061b6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80061b8:	e009      	b.n	80061ce <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80061ba:	f7fc f885 	bl	80022c8 <HAL_GetTick>
 80061be:	4602      	mov	r2, r0
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	1ad3      	subs	r3, r2, r3
 80061c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80061c8:	d901      	bls.n	80061ce <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e028      	b.n	8006220 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80061ce:	4b16      	ldr	r3, [pc, #88]	@ (8006228 <HAL_PWREx_ConfigSupply+0xb0>)
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061da:	d1ee      	bne.n	80061ba <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2b1e      	cmp	r3, #30
 80061e0:	d008      	beq.n	80061f4 <HAL_PWREx_ConfigSupply+0x7c>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80061e6:	d005      	beq.n	80061f4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b1d      	cmp	r3, #29
 80061ec:	d002      	beq.n	80061f4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2b2d      	cmp	r3, #45	@ 0x2d
 80061f2:	d114      	bne.n	800621e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80061f4:	f7fc f868 	bl	80022c8 <HAL_GetTick>
 80061f8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80061fa:	e009      	b.n	8006210 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80061fc:	f7fc f864 	bl	80022c8 <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800620a:	d901      	bls.n	8006210 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	e007      	b.n	8006220 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006210:	4b05      	ldr	r3, [pc, #20]	@ (8006228 <HAL_PWREx_ConfigSupply+0xb0>)
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800621c:	d1ee      	bne.n	80061fc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	58024800 	.word	0x58024800

0800622c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800622c:	b480      	push	{r7}
 800622e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006230:	4b05      	ldr	r3, [pc, #20]	@ (8006248 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	4a04      	ldr	r2, [pc, #16]	@ (8006248 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800623a:	60d3      	str	r3, [r2, #12]
}
 800623c:	bf00      	nop
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	58024800 	.word	0x58024800

0800624c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b08c      	sub	sp, #48	@ 0x30
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d102      	bne.n	8006260 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	f000 bc48 	b.w	8006af0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 0301 	and.w	r3, r3, #1
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 8088 	beq.w	800637e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800626e:	4b99      	ldr	r3, [pc, #612]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006276:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006278:	4b96      	ldr	r3, [pc, #600]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800627a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800627c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800627e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006280:	2b10      	cmp	r3, #16
 8006282:	d007      	beq.n	8006294 <HAL_RCC_OscConfig+0x48>
 8006284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006286:	2b18      	cmp	r3, #24
 8006288:	d111      	bne.n	80062ae <HAL_RCC_OscConfig+0x62>
 800628a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628c:	f003 0303 	and.w	r3, r3, #3
 8006290:	2b02      	cmp	r3, #2
 8006292:	d10c      	bne.n	80062ae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006294:	4b8f      	ldr	r3, [pc, #572]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800629c:	2b00      	cmp	r3, #0
 800629e:	d06d      	beq.n	800637c <HAL_RCC_OscConfig+0x130>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d169      	bne.n	800637c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	f000 bc21 	b.w	8006af0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062b6:	d106      	bne.n	80062c6 <HAL_RCC_OscConfig+0x7a>
 80062b8:	4b86      	ldr	r3, [pc, #536]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a85      	ldr	r2, [pc, #532]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80062be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062c2:	6013      	str	r3, [r2, #0]
 80062c4:	e02e      	b.n	8006324 <HAL_RCC_OscConfig+0xd8>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10c      	bne.n	80062e8 <HAL_RCC_OscConfig+0x9c>
 80062ce:	4b81      	ldr	r3, [pc, #516]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a80      	ldr	r2, [pc, #512]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80062d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062d8:	6013      	str	r3, [r2, #0]
 80062da:	4b7e      	ldr	r3, [pc, #504]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a7d      	ldr	r2, [pc, #500]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80062e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062e4:	6013      	str	r3, [r2, #0]
 80062e6:	e01d      	b.n	8006324 <HAL_RCC_OscConfig+0xd8>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062f0:	d10c      	bne.n	800630c <HAL_RCC_OscConfig+0xc0>
 80062f2:	4b78      	ldr	r3, [pc, #480]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a77      	ldr	r2, [pc, #476]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80062f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062fc:	6013      	str	r3, [r2, #0]
 80062fe:	4b75      	ldr	r3, [pc, #468]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a74      	ldr	r2, [pc, #464]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006308:	6013      	str	r3, [r2, #0]
 800630a:	e00b      	b.n	8006324 <HAL_RCC_OscConfig+0xd8>
 800630c:	4b71      	ldr	r3, [pc, #452]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a70      	ldr	r2, [pc, #448]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006312:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006316:	6013      	str	r3, [r2, #0]
 8006318:	4b6e      	ldr	r3, [pc, #440]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a6d      	ldr	r2, [pc, #436]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800631e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d013      	beq.n	8006354 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800632c:	f7fb ffcc 	bl	80022c8 <HAL_GetTick>
 8006330:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006332:	e008      	b.n	8006346 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006334:	f7fb ffc8 	bl	80022c8 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	2b64      	cmp	r3, #100	@ 0x64
 8006340:	d901      	bls.n	8006346 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e3d4      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006346:	4b63      	ldr	r3, [pc, #396]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d0f0      	beq.n	8006334 <HAL_RCC_OscConfig+0xe8>
 8006352:	e014      	b.n	800637e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006354:	f7fb ffb8 	bl	80022c8 <HAL_GetTick>
 8006358:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800635a:	e008      	b.n	800636e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800635c:	f7fb ffb4 	bl	80022c8 <HAL_GetTick>
 8006360:	4602      	mov	r2, r0
 8006362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	2b64      	cmp	r3, #100	@ 0x64
 8006368:	d901      	bls.n	800636e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e3c0      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800636e:	4b59      	ldr	r3, [pc, #356]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1f0      	bne.n	800635c <HAL_RCC_OscConfig+0x110>
 800637a:	e000      	b.n	800637e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800637c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 0302 	and.w	r3, r3, #2
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 80ca 	beq.w	8006520 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800638c:	4b51      	ldr	r3, [pc, #324]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006394:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006396:	4b4f      	ldr	r3, [pc, #316]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800639a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800639c:	6a3b      	ldr	r3, [r7, #32]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d007      	beq.n	80063b2 <HAL_RCC_OscConfig+0x166>
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	2b18      	cmp	r3, #24
 80063a6:	d156      	bne.n	8006456 <HAL_RCC_OscConfig+0x20a>
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d151      	bne.n	8006456 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063b2:	4b48      	ldr	r3, [pc, #288]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0304 	and.w	r3, r3, #4
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d005      	beq.n	80063ca <HAL_RCC_OscConfig+0x17e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d101      	bne.n	80063ca <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	e392      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80063ca:	4b42      	ldr	r3, [pc, #264]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f023 0219 	bic.w	r2, r3, #25
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	493f      	ldr	r1, [pc, #252]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80063d8:	4313      	orrs	r3, r2
 80063da:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063dc:	f7fb ff74 	bl	80022c8 <HAL_GetTick>
 80063e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063e2:	e008      	b.n	80063f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063e4:	f7fb ff70 	bl	80022c8 <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e37c      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063f6:	4b37      	ldr	r3, [pc, #220]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0304 	and.w	r3, r3, #4
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d0f0      	beq.n	80063e4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006402:	f7fb ff91 	bl	8002328 <HAL_GetREVID>
 8006406:	4603      	mov	r3, r0
 8006408:	f241 0203 	movw	r2, #4099	@ 0x1003
 800640c:	4293      	cmp	r3, r2
 800640e:	d817      	bhi.n	8006440 <HAL_RCC_OscConfig+0x1f4>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	2b40      	cmp	r3, #64	@ 0x40
 8006416:	d108      	bne.n	800642a <HAL_RCC_OscConfig+0x1de>
 8006418:	4b2e      	ldr	r3, [pc, #184]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006420:	4a2c      	ldr	r2, [pc, #176]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006422:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006426:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006428:	e07a      	b.n	8006520 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800642a:	4b2a      	ldr	r3, [pc, #168]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	031b      	lsls	r3, r3, #12
 8006438:	4926      	ldr	r1, [pc, #152]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800643a:	4313      	orrs	r3, r2
 800643c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800643e:	e06f      	b.n	8006520 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006440:	4b24      	ldr	r3, [pc, #144]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	691b      	ldr	r3, [r3, #16]
 800644c:	061b      	lsls	r3, r3, #24
 800644e:	4921      	ldr	r1, [pc, #132]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006450:	4313      	orrs	r3, r2
 8006452:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006454:	e064      	b.n	8006520 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d047      	beq.n	80064ee <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800645e:	4b1d      	ldr	r3, [pc, #116]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f023 0219 	bic.w	r2, r3, #25
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	491a      	ldr	r1, [pc, #104]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800646c:	4313      	orrs	r3, r2
 800646e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006470:	f7fb ff2a 	bl	80022c8 <HAL_GetTick>
 8006474:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006478:	f7fb ff26 	bl	80022c8 <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e332      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800648a:	4b12      	ldr	r3, [pc, #72]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0304 	and.w	r3, r3, #4
 8006492:	2b00      	cmp	r3, #0
 8006494:	d0f0      	beq.n	8006478 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006496:	f7fb ff47 	bl	8002328 <HAL_GetREVID>
 800649a:	4603      	mov	r3, r0
 800649c:	f241 0203 	movw	r2, #4099	@ 0x1003
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d819      	bhi.n	80064d8 <HAL_RCC_OscConfig+0x28c>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	2b40      	cmp	r3, #64	@ 0x40
 80064aa:	d108      	bne.n	80064be <HAL_RCC_OscConfig+0x272>
 80064ac:	4b09      	ldr	r3, [pc, #36]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80064b4:	4a07      	ldr	r2, [pc, #28]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80064b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064ba:	6053      	str	r3, [r2, #4]
 80064bc:	e030      	b.n	8006520 <HAL_RCC_OscConfig+0x2d4>
 80064be:	4b05      	ldr	r3, [pc, #20]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	031b      	lsls	r3, r3, #12
 80064cc:	4901      	ldr	r1, [pc, #4]	@ (80064d4 <HAL_RCC_OscConfig+0x288>)
 80064ce:	4313      	orrs	r3, r2
 80064d0:	604b      	str	r3, [r1, #4]
 80064d2:	e025      	b.n	8006520 <HAL_RCC_OscConfig+0x2d4>
 80064d4:	58024400 	.word	0x58024400
 80064d8:	4b9a      	ldr	r3, [pc, #616]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	691b      	ldr	r3, [r3, #16]
 80064e4:	061b      	lsls	r3, r3, #24
 80064e6:	4997      	ldr	r1, [pc, #604]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80064e8:	4313      	orrs	r3, r2
 80064ea:	604b      	str	r3, [r1, #4]
 80064ec:	e018      	b.n	8006520 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064ee:	4b95      	ldr	r3, [pc, #596]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a94      	ldr	r2, [pc, #592]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80064f4:	f023 0301 	bic.w	r3, r3, #1
 80064f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064fa:	f7fb fee5 	bl	80022c8 <HAL_GetTick>
 80064fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006500:	e008      	b.n	8006514 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006502:	f7fb fee1 	bl	80022c8 <HAL_GetTick>
 8006506:	4602      	mov	r2, r0
 8006508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	2b02      	cmp	r3, #2
 800650e:	d901      	bls.n	8006514 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e2ed      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006514:	4b8b      	ldr	r3, [pc, #556]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0304 	and.w	r3, r3, #4
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1f0      	bne.n	8006502 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0310 	and.w	r3, r3, #16
 8006528:	2b00      	cmp	r3, #0
 800652a:	f000 80a9 	beq.w	8006680 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800652e:	4b85      	ldr	r3, [pc, #532]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006536:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006538:	4b82      	ldr	r3, [pc, #520]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 800653a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800653c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	2b08      	cmp	r3, #8
 8006542:	d007      	beq.n	8006554 <HAL_RCC_OscConfig+0x308>
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	2b18      	cmp	r3, #24
 8006548:	d13a      	bne.n	80065c0 <HAL_RCC_OscConfig+0x374>
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	f003 0303 	and.w	r3, r3, #3
 8006550:	2b01      	cmp	r3, #1
 8006552:	d135      	bne.n	80065c0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006554:	4b7b      	ldr	r3, [pc, #492]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800655c:	2b00      	cmp	r3, #0
 800655e:	d005      	beq.n	800656c <HAL_RCC_OscConfig+0x320>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	69db      	ldr	r3, [r3, #28]
 8006564:	2b80      	cmp	r3, #128	@ 0x80
 8006566:	d001      	beq.n	800656c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e2c1      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800656c:	f7fb fedc 	bl	8002328 <HAL_GetREVID>
 8006570:	4603      	mov	r3, r0
 8006572:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006576:	4293      	cmp	r3, r2
 8006578:	d817      	bhi.n	80065aa <HAL_RCC_OscConfig+0x35e>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	2b20      	cmp	r3, #32
 8006580:	d108      	bne.n	8006594 <HAL_RCC_OscConfig+0x348>
 8006582:	4b70      	ldr	r3, [pc, #448]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800658a:	4a6e      	ldr	r2, [pc, #440]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 800658c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006590:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006592:	e075      	b.n	8006680 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006594:	4b6b      	ldr	r3, [pc, #428]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a1b      	ldr	r3, [r3, #32]
 80065a0:	069b      	lsls	r3, r3, #26
 80065a2:	4968      	ldr	r1, [pc, #416]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80065a4:	4313      	orrs	r3, r2
 80065a6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065a8:	e06a      	b.n	8006680 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065aa:	4b66      	ldr	r3, [pc, #408]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	061b      	lsls	r3, r3, #24
 80065b8:	4962      	ldr	r1, [pc, #392]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065be:	e05f      	b.n	8006680 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	69db      	ldr	r3, [r3, #28]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d042      	beq.n	800664e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80065c8:	4b5e      	ldr	r3, [pc, #376]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a5d      	ldr	r2, [pc, #372]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80065ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065d4:	f7fb fe78 	bl	80022c8 <HAL_GetTick>
 80065d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065da:	e008      	b.n	80065ee <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80065dc:	f7fb fe74 	bl	80022c8 <HAL_GetTick>
 80065e0:	4602      	mov	r2, r0
 80065e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d901      	bls.n	80065ee <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	e280      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065ee:	4b55      	ldr	r3, [pc, #340]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d0f0      	beq.n	80065dc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065fa:	f7fb fe95 	bl	8002328 <HAL_GetREVID>
 80065fe:	4603      	mov	r3, r0
 8006600:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006604:	4293      	cmp	r3, r2
 8006606:	d817      	bhi.n	8006638 <HAL_RCC_OscConfig+0x3ec>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	2b20      	cmp	r3, #32
 800660e:	d108      	bne.n	8006622 <HAL_RCC_OscConfig+0x3d6>
 8006610:	4b4c      	ldr	r3, [pc, #304]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006618:	4a4a      	ldr	r2, [pc, #296]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 800661a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800661e:	6053      	str	r3, [r2, #4]
 8006620:	e02e      	b.n	8006680 <HAL_RCC_OscConfig+0x434>
 8006622:	4b48      	ldr	r3, [pc, #288]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a1b      	ldr	r3, [r3, #32]
 800662e:	069b      	lsls	r3, r3, #26
 8006630:	4944      	ldr	r1, [pc, #272]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006632:	4313      	orrs	r3, r2
 8006634:	604b      	str	r3, [r1, #4]
 8006636:	e023      	b.n	8006680 <HAL_RCC_OscConfig+0x434>
 8006638:	4b42      	ldr	r3, [pc, #264]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a1b      	ldr	r3, [r3, #32]
 8006644:	061b      	lsls	r3, r3, #24
 8006646:	493f      	ldr	r1, [pc, #252]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006648:	4313      	orrs	r3, r2
 800664a:	60cb      	str	r3, [r1, #12]
 800664c:	e018      	b.n	8006680 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800664e:	4b3d      	ldr	r3, [pc, #244]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a3c      	ldr	r2, [pc, #240]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006654:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006658:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800665a:	f7fb fe35 	bl	80022c8 <HAL_GetTick>
 800665e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006660:	e008      	b.n	8006674 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006662:	f7fb fe31 	bl	80022c8 <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	2b02      	cmp	r3, #2
 800666e:	d901      	bls.n	8006674 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006670:	2303      	movs	r3, #3
 8006672:	e23d      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006674:	4b33      	ldr	r3, [pc, #204]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1f0      	bne.n	8006662 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0308 	and.w	r3, r3, #8
 8006688:	2b00      	cmp	r3, #0
 800668a:	d036      	beq.n	80066fa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	695b      	ldr	r3, [r3, #20]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d019      	beq.n	80066c8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006694:	4b2b      	ldr	r3, [pc, #172]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006698:	4a2a      	ldr	r2, [pc, #168]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 800669a:	f043 0301 	orr.w	r3, r3, #1
 800669e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066a0:	f7fb fe12 	bl	80022c8 <HAL_GetTick>
 80066a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80066a6:	e008      	b.n	80066ba <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066a8:	f7fb fe0e 	bl	80022c8 <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d901      	bls.n	80066ba <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e21a      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80066ba:	4b22      	ldr	r3, [pc, #136]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80066bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d0f0      	beq.n	80066a8 <HAL_RCC_OscConfig+0x45c>
 80066c6:	e018      	b.n	80066fa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066c8:	4b1e      	ldr	r3, [pc, #120]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80066ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066cc:	4a1d      	ldr	r2, [pc, #116]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80066ce:	f023 0301 	bic.w	r3, r3, #1
 80066d2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d4:	f7fb fdf8 	bl	80022c8 <HAL_GetTick>
 80066d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80066da:	e008      	b.n	80066ee <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066dc:	f7fb fdf4 	bl	80022c8 <HAL_GetTick>
 80066e0:	4602      	mov	r2, r0
 80066e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	2b02      	cmp	r3, #2
 80066e8:	d901      	bls.n	80066ee <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80066ea:	2303      	movs	r3, #3
 80066ec:	e200      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80066ee:	4b15      	ldr	r3, [pc, #84]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 80066f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066f2:	f003 0302 	and.w	r3, r3, #2
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1f0      	bne.n	80066dc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0320 	and.w	r3, r3, #32
 8006702:	2b00      	cmp	r3, #0
 8006704:	d039      	beq.n	800677a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d01c      	beq.n	8006748 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800670e:	4b0d      	ldr	r3, [pc, #52]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a0c      	ldr	r2, [pc, #48]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006714:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006718:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800671a:	f7fb fdd5 	bl	80022c8 <HAL_GetTick>
 800671e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006720:	e008      	b.n	8006734 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006722:	f7fb fdd1 	bl	80022c8 <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	2b02      	cmp	r3, #2
 800672e:	d901      	bls.n	8006734 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	e1dd      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006734:	4b03      	ldr	r3, [pc, #12]	@ (8006744 <HAL_RCC_OscConfig+0x4f8>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d0f0      	beq.n	8006722 <HAL_RCC_OscConfig+0x4d6>
 8006740:	e01b      	b.n	800677a <HAL_RCC_OscConfig+0x52e>
 8006742:	bf00      	nop
 8006744:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006748:	4b9b      	ldr	r3, [pc, #620]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a9a      	ldr	r2, [pc, #616]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800674e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006752:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006754:	f7fb fdb8 	bl	80022c8 <HAL_GetTick>
 8006758:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800675a:	e008      	b.n	800676e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800675c:	f7fb fdb4 	bl	80022c8 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	2b02      	cmp	r3, #2
 8006768:	d901      	bls.n	800676e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e1c0      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800676e:	4b92      	ldr	r3, [pc, #584]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006776:	2b00      	cmp	r3, #0
 8006778:	d1f0      	bne.n	800675c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0304 	and.w	r3, r3, #4
 8006782:	2b00      	cmp	r3, #0
 8006784:	f000 8081 	beq.w	800688a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006788:	4b8c      	ldr	r3, [pc, #560]	@ (80069bc <HAL_RCC_OscConfig+0x770>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a8b      	ldr	r2, [pc, #556]	@ (80069bc <HAL_RCC_OscConfig+0x770>)
 800678e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006792:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006794:	f7fb fd98 	bl	80022c8 <HAL_GetTick>
 8006798:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800679a:	e008      	b.n	80067ae <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800679c:	f7fb fd94 	bl	80022c8 <HAL_GetTick>
 80067a0:	4602      	mov	r2, r0
 80067a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	2b64      	cmp	r3, #100	@ 0x64
 80067a8:	d901      	bls.n	80067ae <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	e1a0      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067ae:	4b83      	ldr	r3, [pc, #524]	@ (80069bc <HAL_RCC_OscConfig+0x770>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d0f0      	beq.n	800679c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d106      	bne.n	80067d0 <HAL_RCC_OscConfig+0x584>
 80067c2:	4b7d      	ldr	r3, [pc, #500]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80067c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c6:	4a7c      	ldr	r2, [pc, #496]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80067c8:	f043 0301 	orr.w	r3, r3, #1
 80067cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80067ce:	e02d      	b.n	800682c <HAL_RCC_OscConfig+0x5e0>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10c      	bne.n	80067f2 <HAL_RCC_OscConfig+0x5a6>
 80067d8:	4b77      	ldr	r3, [pc, #476]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80067da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067dc:	4a76      	ldr	r2, [pc, #472]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80067de:	f023 0301 	bic.w	r3, r3, #1
 80067e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80067e4:	4b74      	ldr	r3, [pc, #464]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80067e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067e8:	4a73      	ldr	r2, [pc, #460]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80067ea:	f023 0304 	bic.w	r3, r3, #4
 80067ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80067f0:	e01c      	b.n	800682c <HAL_RCC_OscConfig+0x5e0>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	2b05      	cmp	r3, #5
 80067f8:	d10c      	bne.n	8006814 <HAL_RCC_OscConfig+0x5c8>
 80067fa:	4b6f      	ldr	r3, [pc, #444]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80067fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067fe:	4a6e      	ldr	r2, [pc, #440]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006800:	f043 0304 	orr.w	r3, r3, #4
 8006804:	6713      	str	r3, [r2, #112]	@ 0x70
 8006806:	4b6c      	ldr	r3, [pc, #432]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800680a:	4a6b      	ldr	r2, [pc, #428]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800680c:	f043 0301 	orr.w	r3, r3, #1
 8006810:	6713      	str	r3, [r2, #112]	@ 0x70
 8006812:	e00b      	b.n	800682c <HAL_RCC_OscConfig+0x5e0>
 8006814:	4b68      	ldr	r3, [pc, #416]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006818:	4a67      	ldr	r2, [pc, #412]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800681a:	f023 0301 	bic.w	r3, r3, #1
 800681e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006820:	4b65      	ldr	r3, [pc, #404]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006824:	4a64      	ldr	r2, [pc, #400]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006826:	f023 0304 	bic.w	r3, r3, #4
 800682a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d015      	beq.n	8006860 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006834:	f7fb fd48 	bl	80022c8 <HAL_GetTick>
 8006838:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800683a:	e00a      	b.n	8006852 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800683c:	f7fb fd44 	bl	80022c8 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800684a:	4293      	cmp	r3, r2
 800684c:	d901      	bls.n	8006852 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	e14e      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006852:	4b59      	ldr	r3, [pc, #356]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006856:	f003 0302 	and.w	r3, r3, #2
 800685a:	2b00      	cmp	r3, #0
 800685c:	d0ee      	beq.n	800683c <HAL_RCC_OscConfig+0x5f0>
 800685e:	e014      	b.n	800688a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006860:	f7fb fd32 	bl	80022c8 <HAL_GetTick>
 8006864:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006866:	e00a      	b.n	800687e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006868:	f7fb fd2e 	bl	80022c8 <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006876:	4293      	cmp	r3, r2
 8006878:	d901      	bls.n	800687e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	e138      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800687e:	4b4e      	ldr	r3, [pc, #312]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1ee      	bne.n	8006868 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688e:	2b00      	cmp	r3, #0
 8006890:	f000 812d 	beq.w	8006aee <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006894:	4b48      	ldr	r3, [pc, #288]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800689c:	2b18      	cmp	r3, #24
 800689e:	f000 80bd 	beq.w	8006a1c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	f040 809e 	bne.w	80069e8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068ac:	4b42      	ldr	r3, [pc, #264]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a41      	ldr	r2, [pc, #260]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80068b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b8:	f7fb fd06 	bl	80022c8 <HAL_GetTick>
 80068bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80068be:	e008      	b.n	80068d2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068c0:	f7fb fd02 	bl	80022c8 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d901      	bls.n	80068d2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e10e      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80068d2:	4b39      	ldr	r3, [pc, #228]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1f0      	bne.n	80068c0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068de:	4b36      	ldr	r3, [pc, #216]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80068e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80068e2:	4b37      	ldr	r3, [pc, #220]	@ (80069c0 <HAL_RCC_OscConfig+0x774>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80068ee:	0112      	lsls	r2, r2, #4
 80068f0:	430a      	orrs	r2, r1
 80068f2:	4931      	ldr	r1, [pc, #196]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	628b      	str	r3, [r1, #40]	@ 0x28
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068fc:	3b01      	subs	r3, #1
 80068fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006906:	3b01      	subs	r3, #1
 8006908:	025b      	lsls	r3, r3, #9
 800690a:	b29b      	uxth	r3, r3
 800690c:	431a      	orrs	r2, r3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006912:	3b01      	subs	r3, #1
 8006914:	041b      	lsls	r3, r3, #16
 8006916:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800691a:	431a      	orrs	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006920:	3b01      	subs	r3, #1
 8006922:	061b      	lsls	r3, r3, #24
 8006924:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006928:	4923      	ldr	r1, [pc, #140]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800692a:	4313      	orrs	r3, r2
 800692c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800692e:	4b22      	ldr	r3, [pc, #136]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006932:	4a21      	ldr	r2, [pc, #132]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006934:	f023 0301 	bic.w	r3, r3, #1
 8006938:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800693a:	4b1f      	ldr	r3, [pc, #124]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800693c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800693e:	4b21      	ldr	r3, [pc, #132]	@ (80069c4 <HAL_RCC_OscConfig+0x778>)
 8006940:	4013      	ands	r3, r2
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006946:	00d2      	lsls	r2, r2, #3
 8006948:	491b      	ldr	r1, [pc, #108]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800694a:	4313      	orrs	r3, r2
 800694c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800694e:	4b1a      	ldr	r3, [pc, #104]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006952:	f023 020c 	bic.w	r2, r3, #12
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695a:	4917      	ldr	r1, [pc, #92]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800695c:	4313      	orrs	r3, r2
 800695e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006960:	4b15      	ldr	r3, [pc, #84]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006964:	f023 0202 	bic.w	r2, r3, #2
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800696c:	4912      	ldr	r1, [pc, #72]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800696e:	4313      	orrs	r3, r2
 8006970:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006972:	4b11      	ldr	r3, [pc, #68]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006976:	4a10      	ldr	r2, [pc, #64]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800697c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800697e:	4b0e      	ldr	r3, [pc, #56]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006982:	4a0d      	ldr	r2, [pc, #52]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006988:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800698a:	4b0b      	ldr	r3, [pc, #44]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800698c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698e:	4a0a      	ldr	r2, [pc, #40]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006990:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006994:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006996:	4b08      	ldr	r3, [pc, #32]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 8006998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699a:	4a07      	ldr	r2, [pc, #28]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 800699c:	f043 0301 	orr.w	r3, r3, #1
 80069a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069a2:	4b05      	ldr	r3, [pc, #20]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a04      	ldr	r2, [pc, #16]	@ (80069b8 <HAL_RCC_OscConfig+0x76c>)
 80069a8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ae:	f7fb fc8b 	bl	80022c8 <HAL_GetTick>
 80069b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80069b4:	e011      	b.n	80069da <HAL_RCC_OscConfig+0x78e>
 80069b6:	bf00      	nop
 80069b8:	58024400 	.word	0x58024400
 80069bc:	58024800 	.word	0x58024800
 80069c0:	fffffc0c 	.word	0xfffffc0c
 80069c4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069c8:	f7fb fc7e 	bl	80022c8 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d901      	bls.n	80069da <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e08a      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80069da:	4b47      	ldr	r3, [pc, #284]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d0f0      	beq.n	80069c8 <HAL_RCC_OscConfig+0x77c>
 80069e6:	e082      	b.n	8006aee <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069e8:	4b43      	ldr	r3, [pc, #268]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a42      	ldr	r2, [pc, #264]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 80069ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069f4:	f7fb fc68 	bl	80022c8 <HAL_GetTick>
 80069f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069fa:	e008      	b.n	8006a0e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069fc:	f7fb fc64 	bl	80022c8 <HAL_GetTick>
 8006a00:	4602      	mov	r2, r0
 8006a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a04:	1ad3      	subs	r3, r2, r3
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d901      	bls.n	8006a0e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e070      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a0e:	4b3a      	ldr	r3, [pc, #232]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d1f0      	bne.n	80069fc <HAL_RCC_OscConfig+0x7b0>
 8006a1a:	e068      	b.n	8006aee <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006a1c:	4b36      	ldr	r3, [pc, #216]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a20:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006a22:	4b35      	ldr	r3, [pc, #212]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a26:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d031      	beq.n	8006a94 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	f003 0203 	and.w	r2, r3, #3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d12a      	bne.n	8006a94 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	091b      	lsrs	r3, r3, #4
 8006a42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d122      	bne.n	8006a94 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a58:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d11a      	bne.n	8006a94 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	0a5b      	lsrs	r3, r3, #9
 8006a62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a6a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d111      	bne.n	8006a94 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	0c1b      	lsrs	r3, r3, #16
 8006a74:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a7c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d108      	bne.n	8006a94 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	0e1b      	lsrs	r3, r3, #24
 8006a86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a8e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d001      	beq.n	8006a98 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e02b      	b.n	8006af0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006a98:	4b17      	ldr	r3, [pc, #92]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a9c:	08db      	lsrs	r3, r3, #3
 8006a9e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006aa2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aa8:	693a      	ldr	r2, [r7, #16]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d01f      	beq.n	8006aee <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006aae:	4b12      	ldr	r3, [pc, #72]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab2:	4a11      	ldr	r2, [pc, #68]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006ab4:	f023 0301 	bic.w	r3, r3, #1
 8006ab8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006aba:	f7fb fc05 	bl	80022c8 <HAL_GetTick>
 8006abe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006ac0:	bf00      	nop
 8006ac2:	f7fb fc01 	bl	80022c8 <HAL_GetTick>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d0f9      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006ace:	4b0a      	ldr	r3, [pc, #40]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006ad0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8006afc <HAL_RCC_OscConfig+0x8b0>)
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006ada:	00d2      	lsls	r2, r2, #3
 8006adc:	4906      	ldr	r1, [pc, #24]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006ae2:	4b05      	ldr	r3, [pc, #20]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae6:	4a04      	ldr	r2, [pc, #16]	@ (8006af8 <HAL_RCC_OscConfig+0x8ac>)
 8006ae8:	f043 0301 	orr.w	r3, r3, #1
 8006aec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3730      	adds	r7, #48	@ 0x30
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	58024400 	.word	0x58024400
 8006afc:	ffff0007 	.word	0xffff0007

08006b00 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b086      	sub	sp, #24
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e19c      	b.n	8006e4e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b14:	4b8a      	ldr	r3, [pc, #552]	@ (8006d40 <HAL_RCC_ClockConfig+0x240>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 030f 	and.w	r3, r3, #15
 8006b1c:	683a      	ldr	r2, [r7, #0]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d910      	bls.n	8006b44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b22:	4b87      	ldr	r3, [pc, #540]	@ (8006d40 <HAL_RCC_ClockConfig+0x240>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f023 020f 	bic.w	r2, r3, #15
 8006b2a:	4985      	ldr	r1, [pc, #532]	@ (8006d40 <HAL_RCC_ClockConfig+0x240>)
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b32:	4b83      	ldr	r3, [pc, #524]	@ (8006d40 <HAL_RCC_ClockConfig+0x240>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 030f 	and.w	r3, r3, #15
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d001      	beq.n	8006b44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e184      	b.n	8006e4e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 0304 	and.w	r3, r3, #4
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d010      	beq.n	8006b72 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	691a      	ldr	r2, [r3, #16]
 8006b54:	4b7b      	ldr	r3, [pc, #492]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006b56:	699b      	ldr	r3, [r3, #24]
 8006b58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d908      	bls.n	8006b72 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006b60:	4b78      	ldr	r3, [pc, #480]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006b62:	699b      	ldr	r3, [r3, #24]
 8006b64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	4975      	ldr	r1, [pc, #468]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 0308 	and.w	r3, r3, #8
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d010      	beq.n	8006ba0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	695a      	ldr	r2, [r3, #20]
 8006b82:	4b70      	ldr	r3, [pc, #448]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006b84:	69db      	ldr	r3, [r3, #28]
 8006b86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d908      	bls.n	8006ba0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006b90:	69db      	ldr	r3, [r3, #28]
 8006b92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	496a      	ldr	r1, [pc, #424]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0310 	and.w	r3, r3, #16
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d010      	beq.n	8006bce <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	699a      	ldr	r2, [r3, #24]
 8006bb0:	4b64      	ldr	r3, [pc, #400]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006bb2:	69db      	ldr	r3, [r3, #28]
 8006bb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d908      	bls.n	8006bce <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006bbc:	4b61      	ldr	r3, [pc, #388]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006bbe:	69db      	ldr	r3, [r3, #28]
 8006bc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	495e      	ldr	r1, [pc, #376]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f003 0320 	and.w	r3, r3, #32
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d010      	beq.n	8006bfc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	69da      	ldr	r2, [r3, #28]
 8006bde:	4b59      	ldr	r3, [pc, #356]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006be0:	6a1b      	ldr	r3, [r3, #32]
 8006be2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d908      	bls.n	8006bfc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006bea:	4b56      	ldr	r3, [pc, #344]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006bec:	6a1b      	ldr	r3, [r3, #32]
 8006bee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	69db      	ldr	r3, [r3, #28]
 8006bf6:	4953      	ldr	r1, [pc, #332]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0302 	and.w	r3, r3, #2
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d010      	beq.n	8006c2a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	68da      	ldr	r2, [r3, #12]
 8006c0c:	4b4d      	ldr	r3, [pc, #308]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c0e:	699b      	ldr	r3, [r3, #24]
 8006c10:	f003 030f 	and.w	r3, r3, #15
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d908      	bls.n	8006c2a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c18:	4b4a      	ldr	r3, [pc, #296]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c1a:	699b      	ldr	r3, [r3, #24]
 8006c1c:	f023 020f 	bic.w	r2, r3, #15
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	4947      	ldr	r1, [pc, #284]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c26:	4313      	orrs	r3, r2
 8006c28:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0301 	and.w	r3, r3, #1
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d055      	beq.n	8006ce2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006c36:	4b43      	ldr	r3, [pc, #268]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	4940      	ldr	r1, [pc, #256]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c44:	4313      	orrs	r3, r2
 8006c46:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d107      	bne.n	8006c60 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c50:	4b3c      	ldr	r3, [pc, #240]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d121      	bne.n	8006ca0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e0f6      	b.n	8006e4e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	2b03      	cmp	r3, #3
 8006c66:	d107      	bne.n	8006c78 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c68:	4b36      	ldr	r3, [pc, #216]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d115      	bne.n	8006ca0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e0ea      	b.n	8006e4e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d107      	bne.n	8006c90 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c80:	4b30      	ldr	r3, [pc, #192]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d109      	bne.n	8006ca0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e0de      	b.n	8006e4e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c90:	4b2c      	ldr	r3, [pc, #176]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 0304 	and.w	r3, r3, #4
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d101      	bne.n	8006ca0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e0d6      	b.n	8006e4e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006ca0:	4b28      	ldr	r3, [pc, #160]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	f023 0207 	bic.w	r2, r3, #7
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	4925      	ldr	r1, [pc, #148]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cb2:	f7fb fb09 	bl	80022c8 <HAL_GetTick>
 8006cb6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cb8:	e00a      	b.n	8006cd0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cba:	f7fb fb05 	bl	80022c8 <HAL_GetTick>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	1ad3      	subs	r3, r2, r3
 8006cc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d901      	bls.n	8006cd0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e0be      	b.n	8006e4e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	00db      	lsls	r3, r3, #3
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d1eb      	bne.n	8006cba <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0302 	and.w	r3, r3, #2
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d010      	beq.n	8006d10 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	68da      	ldr	r2, [r3, #12]
 8006cf2:	4b14      	ldr	r3, [pc, #80]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	f003 030f 	and.w	r3, r3, #15
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d208      	bcs.n	8006d10 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cfe:	4b11      	ldr	r3, [pc, #68]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006d00:	699b      	ldr	r3, [r3, #24]
 8006d02:	f023 020f 	bic.w	r2, r3, #15
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	490e      	ldr	r1, [pc, #56]	@ (8006d44 <HAL_RCC_ClockConfig+0x244>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d10:	4b0b      	ldr	r3, [pc, #44]	@ (8006d40 <HAL_RCC_ClockConfig+0x240>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f003 030f 	and.w	r3, r3, #15
 8006d18:	683a      	ldr	r2, [r7, #0]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d214      	bcs.n	8006d48 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d1e:	4b08      	ldr	r3, [pc, #32]	@ (8006d40 <HAL_RCC_ClockConfig+0x240>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f023 020f 	bic.w	r2, r3, #15
 8006d26:	4906      	ldr	r1, [pc, #24]	@ (8006d40 <HAL_RCC_ClockConfig+0x240>)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d2e:	4b04      	ldr	r3, [pc, #16]	@ (8006d40 <HAL_RCC_ClockConfig+0x240>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 030f 	and.w	r3, r3, #15
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d005      	beq.n	8006d48 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e086      	b.n	8006e4e <HAL_RCC_ClockConfig+0x34e>
 8006d40:	52002000 	.word	0x52002000
 8006d44:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f003 0304 	and.w	r3, r3, #4
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d010      	beq.n	8006d76 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	691a      	ldr	r2, [r3, #16]
 8006d58:	4b3f      	ldr	r3, [pc, #252]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006d5a:	699b      	ldr	r3, [r3, #24]
 8006d5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d208      	bcs.n	8006d76 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006d64:	4b3c      	ldr	r3, [pc, #240]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006d66:	699b      	ldr	r3, [r3, #24]
 8006d68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	691b      	ldr	r3, [r3, #16]
 8006d70:	4939      	ldr	r1, [pc, #228]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 0308 	and.w	r3, r3, #8
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d010      	beq.n	8006da4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	695a      	ldr	r2, [r3, #20]
 8006d86:	4b34      	ldr	r3, [pc, #208]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006d88:	69db      	ldr	r3, [r3, #28]
 8006d8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d208      	bcs.n	8006da4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d92:	4b31      	ldr	r3, [pc, #196]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006d94:	69db      	ldr	r3, [r3, #28]
 8006d96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	695b      	ldr	r3, [r3, #20]
 8006d9e:	492e      	ldr	r1, [pc, #184]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006da0:	4313      	orrs	r3, r2
 8006da2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 0310 	and.w	r3, r3, #16
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d010      	beq.n	8006dd2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	699a      	ldr	r2, [r3, #24]
 8006db4:	4b28      	ldr	r3, [pc, #160]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006db6:	69db      	ldr	r3, [r3, #28]
 8006db8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d208      	bcs.n	8006dd2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006dc0:	4b25      	ldr	r3, [pc, #148]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006dc2:	69db      	ldr	r3, [r3, #28]
 8006dc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	4922      	ldr	r1, [pc, #136]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 0320 	and.w	r3, r3, #32
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d010      	beq.n	8006e00 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	69da      	ldr	r2, [r3, #28]
 8006de2:	4b1d      	ldr	r3, [pc, #116]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d208      	bcs.n	8006e00 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006dee:	4b1a      	ldr	r3, [pc, #104]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006df0:	6a1b      	ldr	r3, [r3, #32]
 8006df2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	69db      	ldr	r3, [r3, #28]
 8006dfa:	4917      	ldr	r1, [pc, #92]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006e00:	f000 f834 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 8006e04:	4602      	mov	r2, r0
 8006e06:	4b14      	ldr	r3, [pc, #80]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006e08:	699b      	ldr	r3, [r3, #24]
 8006e0a:	0a1b      	lsrs	r3, r3, #8
 8006e0c:	f003 030f 	and.w	r3, r3, #15
 8006e10:	4912      	ldr	r1, [pc, #72]	@ (8006e5c <HAL_RCC_ClockConfig+0x35c>)
 8006e12:	5ccb      	ldrb	r3, [r1, r3]
 8006e14:	f003 031f 	and.w	r3, r3, #31
 8006e18:	fa22 f303 	lsr.w	r3, r2, r3
 8006e1c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8006e58 <HAL_RCC_ClockConfig+0x358>)
 8006e20:	699b      	ldr	r3, [r3, #24]
 8006e22:	f003 030f 	and.w	r3, r3, #15
 8006e26:	4a0d      	ldr	r2, [pc, #52]	@ (8006e5c <HAL_RCC_ClockConfig+0x35c>)
 8006e28:	5cd3      	ldrb	r3, [r2, r3]
 8006e2a:	f003 031f 	and.w	r3, r3, #31
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	fa22 f303 	lsr.w	r3, r2, r3
 8006e34:	4a0a      	ldr	r2, [pc, #40]	@ (8006e60 <HAL_RCC_ClockConfig+0x360>)
 8006e36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006e38:	4a0a      	ldr	r2, [pc, #40]	@ (8006e64 <HAL_RCC_ClockConfig+0x364>)
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8006e68 <HAL_RCC_ClockConfig+0x368>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7fb f9f6 	bl	8002234 <HAL_InitTick>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3718      	adds	r7, #24
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	58024400 	.word	0x58024400
 8006e5c:	08012450 	.word	0x08012450
 8006e60:	24000004 	.word	0x24000004
 8006e64:	24000000 	.word	0x24000000
 8006e68:	24000030 	.word	0x24000030

08006e6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b089      	sub	sp, #36	@ 0x24
 8006e70:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e72:	4bb3      	ldr	r3, [pc, #716]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e7a:	2b18      	cmp	r3, #24
 8006e7c:	f200 8155 	bhi.w	800712a <HAL_RCC_GetSysClockFreq+0x2be>
 8006e80:	a201      	add	r2, pc, #4	@ (adr r2, 8006e88 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e86:	bf00      	nop
 8006e88:	08006eed 	.word	0x08006eed
 8006e8c:	0800712b 	.word	0x0800712b
 8006e90:	0800712b 	.word	0x0800712b
 8006e94:	0800712b 	.word	0x0800712b
 8006e98:	0800712b 	.word	0x0800712b
 8006e9c:	0800712b 	.word	0x0800712b
 8006ea0:	0800712b 	.word	0x0800712b
 8006ea4:	0800712b 	.word	0x0800712b
 8006ea8:	08006f13 	.word	0x08006f13
 8006eac:	0800712b 	.word	0x0800712b
 8006eb0:	0800712b 	.word	0x0800712b
 8006eb4:	0800712b 	.word	0x0800712b
 8006eb8:	0800712b 	.word	0x0800712b
 8006ebc:	0800712b 	.word	0x0800712b
 8006ec0:	0800712b 	.word	0x0800712b
 8006ec4:	0800712b 	.word	0x0800712b
 8006ec8:	08006f19 	.word	0x08006f19
 8006ecc:	0800712b 	.word	0x0800712b
 8006ed0:	0800712b 	.word	0x0800712b
 8006ed4:	0800712b 	.word	0x0800712b
 8006ed8:	0800712b 	.word	0x0800712b
 8006edc:	0800712b 	.word	0x0800712b
 8006ee0:	0800712b 	.word	0x0800712b
 8006ee4:	0800712b 	.word	0x0800712b
 8006ee8:	08006f1f 	.word	0x08006f1f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006eec:	4b94      	ldr	r3, [pc, #592]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0320 	and.w	r3, r3, #32
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d009      	beq.n	8006f0c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ef8:	4b91      	ldr	r3, [pc, #580]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	08db      	lsrs	r3, r3, #3
 8006efe:	f003 0303 	and.w	r3, r3, #3
 8006f02:	4a90      	ldr	r2, [pc, #576]	@ (8007144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f04:	fa22 f303 	lsr.w	r3, r2, r3
 8006f08:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006f0a:	e111      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006f0c:	4b8d      	ldr	r3, [pc, #564]	@ (8007144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f0e:	61bb      	str	r3, [r7, #24]
      break;
 8006f10:	e10e      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006f12:	4b8d      	ldr	r3, [pc, #564]	@ (8007148 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006f14:	61bb      	str	r3, [r7, #24]
      break;
 8006f16:	e10b      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006f18:	4b8c      	ldr	r3, [pc, #560]	@ (800714c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006f1a:	61bb      	str	r3, [r7, #24]
      break;
 8006f1c:	e108      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f1e:	4b88      	ldr	r3, [pc, #544]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f22:	f003 0303 	and.w	r3, r3, #3
 8006f26:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006f28:	4b85      	ldr	r3, [pc, #532]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2c:	091b      	lsrs	r3, r3, #4
 8006f2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f32:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006f34:	4b82      	ldr	r3, [pc, #520]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f38:	f003 0301 	and.w	r3, r3, #1
 8006f3c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006f3e:	4b80      	ldr	r3, [pc, #512]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f42:	08db      	lsrs	r3, r3, #3
 8006f44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	fb02 f303 	mul.w	r3, r2, r3
 8006f4e:	ee07 3a90 	vmov	s15, r3
 8006f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f56:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f000 80e1 	beq.w	8007124 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	f000 8083 	beq.w	8007070 <HAL_RCC_GetSysClockFreq+0x204>
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	f200 80a1 	bhi.w	80070b4 <HAL_RCC_GetSysClockFreq+0x248>
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d003      	beq.n	8006f80 <HAL_RCC_GetSysClockFreq+0x114>
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d056      	beq.n	800702c <HAL_RCC_GetSysClockFreq+0x1c0>
 8006f7e:	e099      	b.n	80070b4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f80:	4b6f      	ldr	r3, [pc, #444]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0320 	and.w	r3, r3, #32
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d02d      	beq.n	8006fe8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f8c:	4b6c      	ldr	r3, [pc, #432]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	08db      	lsrs	r3, r3, #3
 8006f92:	f003 0303 	and.w	r3, r3, #3
 8006f96:	4a6b      	ldr	r2, [pc, #428]	@ (8007144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f98:	fa22 f303 	lsr.w	r3, r2, r3
 8006f9c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	ee07 3a90 	vmov	s15, r3
 8006fa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	ee07 3a90 	vmov	s15, r3
 8006fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fb6:	4b62      	ldr	r3, [pc, #392]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fbe:	ee07 3a90 	vmov	s15, r3
 8006fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fca:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007150 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fe2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006fe6:	e087      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	ee07 3a90 	vmov	s15, r3
 8006fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ff2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007154 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006ff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ffa:	4b51      	ldr	r3, [pc, #324]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007002:	ee07 3a90 	vmov	s15, r3
 8007006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800700a:	ed97 6a02 	vldr	s12, [r7, #8]
 800700e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007150 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800701a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800701e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007026:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800702a:	e065      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	ee07 3a90 	vmov	s15, r3
 8007032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007036:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007158 <HAL_RCC_GetSysClockFreq+0x2ec>
 800703a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800703e:	4b40      	ldr	r3, [pc, #256]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007046:	ee07 3a90 	vmov	s15, r3
 800704a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800704e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007052:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007150 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800705a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800705e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800706a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800706e:	e043      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	ee07 3a90 	vmov	s15, r3
 8007076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800707a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800715c <HAL_RCC_GetSysClockFreq+0x2f0>
 800707e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007082:	4b2f      	ldr	r3, [pc, #188]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800708a:	ee07 3a90 	vmov	s15, r3
 800708e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007092:	ed97 6a02 	vldr	s12, [r7, #8]
 8007096:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007150 <HAL_RCC_GetSysClockFreq+0x2e4>
 800709a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800709e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80070b2:	e021      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	ee07 3a90 	vmov	s15, r3
 80070ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070be:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007158 <HAL_RCC_GetSysClockFreq+0x2ec>
 80070c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070c6:	4b1e      	ldr	r3, [pc, #120]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ce:	ee07 3a90 	vmov	s15, r3
 80070d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80070da:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007150 <HAL_RCC_GetSysClockFreq+0x2e4>
 80070de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80070f6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80070f8:	4b11      	ldr	r3, [pc, #68]	@ (8007140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070fc:	0a5b      	lsrs	r3, r3, #9
 80070fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007102:	3301      	adds	r3, #1
 8007104:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	ee07 3a90 	vmov	s15, r3
 800710c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007110:	edd7 6a07 	vldr	s13, [r7, #28]
 8007114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007118:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800711c:	ee17 3a90 	vmov	r3, s15
 8007120:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007122:	e005      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007124:	2300      	movs	r3, #0
 8007126:	61bb      	str	r3, [r7, #24]
      break;
 8007128:	e002      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800712a:	4b07      	ldr	r3, [pc, #28]	@ (8007148 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800712c:	61bb      	str	r3, [r7, #24]
      break;
 800712e:	bf00      	nop
  }

  return sysclockfreq;
 8007130:	69bb      	ldr	r3, [r7, #24]
}
 8007132:	4618      	mov	r0, r3
 8007134:	3724      	adds	r7, #36	@ 0x24
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop
 8007140:	58024400 	.word	0x58024400
 8007144:	03d09000 	.word	0x03d09000
 8007148:	003d0900 	.word	0x003d0900
 800714c:	017d7840 	.word	0x017d7840
 8007150:	46000000 	.word	0x46000000
 8007154:	4c742400 	.word	0x4c742400
 8007158:	4a742400 	.word	0x4a742400
 800715c:	4bbebc20 	.word	0x4bbebc20

08007160 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007166:	f7ff fe81 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 800716a:	4602      	mov	r2, r0
 800716c:	4b10      	ldr	r3, [pc, #64]	@ (80071b0 <HAL_RCC_GetHCLKFreq+0x50>)
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	0a1b      	lsrs	r3, r3, #8
 8007172:	f003 030f 	and.w	r3, r3, #15
 8007176:	490f      	ldr	r1, [pc, #60]	@ (80071b4 <HAL_RCC_GetHCLKFreq+0x54>)
 8007178:	5ccb      	ldrb	r3, [r1, r3]
 800717a:	f003 031f 	and.w	r3, r3, #31
 800717e:	fa22 f303 	lsr.w	r3, r2, r3
 8007182:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007184:	4b0a      	ldr	r3, [pc, #40]	@ (80071b0 <HAL_RCC_GetHCLKFreq+0x50>)
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	f003 030f 	and.w	r3, r3, #15
 800718c:	4a09      	ldr	r2, [pc, #36]	@ (80071b4 <HAL_RCC_GetHCLKFreq+0x54>)
 800718e:	5cd3      	ldrb	r3, [r2, r3]
 8007190:	f003 031f 	and.w	r3, r3, #31
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	fa22 f303 	lsr.w	r3, r2, r3
 800719a:	4a07      	ldr	r2, [pc, #28]	@ (80071b8 <HAL_RCC_GetHCLKFreq+0x58>)
 800719c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800719e:	4a07      	ldr	r2, [pc, #28]	@ (80071bc <HAL_RCC_GetHCLKFreq+0x5c>)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80071a4:	4b04      	ldr	r3, [pc, #16]	@ (80071b8 <HAL_RCC_GetHCLKFreq+0x58>)
 80071a6:	681b      	ldr	r3, [r3, #0]
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3708      	adds	r7, #8
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	58024400 	.word	0x58024400
 80071b4:	08012450 	.word	0x08012450
 80071b8:	24000004 	.word	0x24000004
 80071bc:	24000000 	.word	0x24000000

080071c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80071c4:	f7ff ffcc 	bl	8007160 <HAL_RCC_GetHCLKFreq>
 80071c8:	4602      	mov	r2, r0
 80071ca:	4b06      	ldr	r3, [pc, #24]	@ (80071e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071cc:	69db      	ldr	r3, [r3, #28]
 80071ce:	091b      	lsrs	r3, r3, #4
 80071d0:	f003 0307 	and.w	r3, r3, #7
 80071d4:	4904      	ldr	r1, [pc, #16]	@ (80071e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80071d6:	5ccb      	ldrb	r3, [r1, r3]
 80071d8:	f003 031f 	and.w	r3, r3, #31
 80071dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	58024400 	.word	0x58024400
 80071e8:	08012450 	.word	0x08012450

080071ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80071f0:	f7ff ffb6 	bl	8007160 <HAL_RCC_GetHCLKFreq>
 80071f4:	4602      	mov	r2, r0
 80071f6:	4b06      	ldr	r3, [pc, #24]	@ (8007210 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071f8:	69db      	ldr	r3, [r3, #28]
 80071fa:	0a1b      	lsrs	r3, r3, #8
 80071fc:	f003 0307 	and.w	r3, r3, #7
 8007200:	4904      	ldr	r1, [pc, #16]	@ (8007214 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007202:	5ccb      	ldrb	r3, [r1, r3]
 8007204:	f003 031f 	and.w	r3, r3, #31
 8007208:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800720c:	4618      	mov	r0, r3
 800720e:	bd80      	pop	{r7, pc}
 8007210:	58024400 	.word	0x58024400
 8007214:	08012450 	.word	0x08012450

08007218 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007218:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800721c:	b0ca      	sub	sp, #296	@ 0x128
 800721e:	af00      	add	r7, sp, #0
 8007220:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007224:	2300      	movs	r3, #0
 8007226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800722a:	2300      	movs	r3, #0
 800722c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007238:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800723c:	2500      	movs	r5, #0
 800723e:	ea54 0305 	orrs.w	r3, r4, r5
 8007242:	d049      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007248:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800724a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800724e:	d02f      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007250:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007254:	d828      	bhi.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007256:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800725a:	d01a      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800725c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007260:	d822      	bhi.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007266:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800726a:	d007      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800726c:	e01c      	b.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800726e:	4bb8      	ldr	r3, [pc, #736]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007272:	4ab7      	ldr	r2, [pc, #732]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007278:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800727a:	e01a      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800727c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007280:	3308      	adds	r3, #8
 8007282:	2102      	movs	r1, #2
 8007284:	4618      	mov	r0, r3
 8007286:	f001 fc8f 	bl	8008ba8 <RCCEx_PLL2_Config>
 800728a:	4603      	mov	r3, r0
 800728c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007290:	e00f      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007296:	3328      	adds	r3, #40	@ 0x28
 8007298:	2102      	movs	r1, #2
 800729a:	4618      	mov	r0, r3
 800729c:	f001 fd36 	bl	8008d0c <RCCEx_PLL3_Config>
 80072a0:	4603      	mov	r3, r0
 80072a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80072a6:	e004      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072ae:	e000      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80072b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10a      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80072ba:	4ba5      	ldr	r3, [pc, #660]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80072c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072c8:	4aa1      	ldr	r2, [pc, #644]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072ca:	430b      	orrs	r3, r1
 80072cc:	6513      	str	r3, [r2, #80]	@ 0x50
 80072ce:	e003      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80072d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80072e4:	f04f 0900 	mov.w	r9, #0
 80072e8:	ea58 0309 	orrs.w	r3, r8, r9
 80072ec:	d047      	beq.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80072ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072f4:	2b04      	cmp	r3, #4
 80072f6:	d82a      	bhi.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80072f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007300 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80072fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fe:	bf00      	nop
 8007300:	08007315 	.word	0x08007315
 8007304:	08007323 	.word	0x08007323
 8007308:	08007339 	.word	0x08007339
 800730c:	08007357 	.word	0x08007357
 8007310:	08007357 	.word	0x08007357
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007314:	4b8e      	ldr	r3, [pc, #568]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007318:	4a8d      	ldr	r2, [pc, #564]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800731a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800731e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007320:	e01a      	b.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007326:	3308      	adds	r3, #8
 8007328:	2100      	movs	r1, #0
 800732a:	4618      	mov	r0, r3
 800732c:	f001 fc3c 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007330:	4603      	mov	r3, r0
 8007332:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007336:	e00f      	b.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800733c:	3328      	adds	r3, #40	@ 0x28
 800733e:	2100      	movs	r1, #0
 8007340:	4618      	mov	r0, r3
 8007342:	f001 fce3 	bl	8008d0c <RCCEx_PLL3_Config>
 8007346:	4603      	mov	r3, r0
 8007348:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800734c:	e004      	b.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007354:	e000      	b.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007356:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007358:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800735c:	2b00      	cmp	r3, #0
 800735e:	d10a      	bne.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007360:	4b7b      	ldr	r3, [pc, #492]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007364:	f023 0107 	bic.w	r1, r3, #7
 8007368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800736c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800736e:	4a78      	ldr	r2, [pc, #480]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007370:	430b      	orrs	r3, r1
 8007372:	6513      	str	r3, [r2, #80]	@ 0x50
 8007374:	e003      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800737a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800737e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007386:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800738a:	f04f 0b00 	mov.w	fp, #0
 800738e:	ea5a 030b 	orrs.w	r3, sl, fp
 8007392:	d04c      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800739a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800739e:	d030      	beq.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80073a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073a4:	d829      	bhi.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80073a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80073a8:	d02d      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80073aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80073ac:	d825      	bhi.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80073ae:	2b80      	cmp	r3, #128	@ 0x80
 80073b0:	d018      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80073b2:	2b80      	cmp	r3, #128	@ 0x80
 80073b4:	d821      	bhi.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d002      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80073ba:	2b40      	cmp	r3, #64	@ 0x40
 80073bc:	d007      	beq.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80073be:	e01c      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073c0:	4b63      	ldr	r3, [pc, #396]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c4:	4a62      	ldr	r2, [pc, #392]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80073cc:	e01c      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d2:	3308      	adds	r3, #8
 80073d4:	2100      	movs	r1, #0
 80073d6:	4618      	mov	r0, r3
 80073d8:	f001 fbe6 	bl	8008ba8 <RCCEx_PLL2_Config>
 80073dc:	4603      	mov	r3, r0
 80073de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80073e2:	e011      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e8:	3328      	adds	r3, #40	@ 0x28
 80073ea:	2100      	movs	r1, #0
 80073ec:	4618      	mov	r0, r3
 80073ee:	f001 fc8d 	bl	8008d0c <RCCEx_PLL3_Config>
 80073f2:	4603      	mov	r3, r0
 80073f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80073f8:	e006      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007400:	e002      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007402:	bf00      	nop
 8007404:	e000      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007406:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007408:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10a      	bne.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007410:	4b4f      	ldr	r3, [pc, #316]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007412:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007414:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800741e:	4a4c      	ldr	r2, [pc, #304]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007420:	430b      	orrs	r3, r1
 8007422:	6513      	str	r3, [r2, #80]	@ 0x50
 8007424:	e003      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800742a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800742e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007436:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800743a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800743e:	2300      	movs	r3, #0
 8007440:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007444:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007448:	460b      	mov	r3, r1
 800744a:	4313      	orrs	r3, r2
 800744c:	d053      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800744e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007452:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007456:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800745a:	d035      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800745c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007460:	d82e      	bhi.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007462:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007466:	d031      	beq.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007468:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800746c:	d828      	bhi.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800746e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007472:	d01a      	beq.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007474:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007478:	d822      	bhi.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800747e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007482:	d007      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007484:	e01c      	b.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007486:	4b32      	ldr	r3, [pc, #200]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800748a:	4a31      	ldr	r2, [pc, #196]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800748c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007490:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007492:	e01c      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007498:	3308      	adds	r3, #8
 800749a:	2100      	movs	r1, #0
 800749c:	4618      	mov	r0, r3
 800749e:	f001 fb83 	bl	8008ba8 <RCCEx_PLL2_Config>
 80074a2:	4603      	mov	r3, r0
 80074a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80074a8:	e011      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80074aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ae:	3328      	adds	r3, #40	@ 0x28
 80074b0:	2100      	movs	r1, #0
 80074b2:	4618      	mov	r0, r3
 80074b4:	f001 fc2a 	bl	8008d0c <RCCEx_PLL3_Config>
 80074b8:	4603      	mov	r3, r0
 80074ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80074be:	e006      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074c6:	e002      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80074c8:	bf00      	nop
 80074ca:	e000      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80074cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10b      	bne.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80074d6:	4b1e      	ldr	r3, [pc, #120]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80074d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074da:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80074de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80074e6:	4a1a      	ldr	r2, [pc, #104]	@ (8007550 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80074e8:	430b      	orrs	r3, r1
 80074ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80074ec:	e003      	b.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80074f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fe:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007502:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007506:	2300      	movs	r3, #0
 8007508:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800750c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007510:	460b      	mov	r3, r1
 8007512:	4313      	orrs	r3, r2
 8007514:	d056      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800751a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800751e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007522:	d038      	beq.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007524:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007528:	d831      	bhi.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800752a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800752e:	d034      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007530:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007534:	d82b      	bhi.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007536:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800753a:	d01d      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800753c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007540:	d825      	bhi.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007542:	2b00      	cmp	r3, #0
 8007544:	d006      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007546:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800754a:	d00a      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800754c:	e01f      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800754e:	bf00      	nop
 8007550:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007554:	4ba2      	ldr	r3, [pc, #648]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007558:	4aa1      	ldr	r2, [pc, #644]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800755a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800755e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007560:	e01c      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007566:	3308      	adds	r3, #8
 8007568:	2100      	movs	r1, #0
 800756a:	4618      	mov	r0, r3
 800756c:	f001 fb1c 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007570:	4603      	mov	r3, r0
 8007572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007576:	e011      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800757c:	3328      	adds	r3, #40	@ 0x28
 800757e:	2100      	movs	r1, #0
 8007580:	4618      	mov	r0, r3
 8007582:	f001 fbc3 	bl	8008d0c <RCCEx_PLL3_Config>
 8007586:	4603      	mov	r3, r0
 8007588:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800758c:	e006      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007594:	e002      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007596:	bf00      	nop
 8007598:	e000      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800759a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800759c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10b      	bne.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80075a4:	4b8e      	ldr	r3, [pc, #568]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075a8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80075ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80075b4:	4a8a      	ldr	r2, [pc, #552]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075b6:	430b      	orrs	r3, r1
 80075b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80075ba:	e003      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80075c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075cc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80075d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80075d4:	2300      	movs	r3, #0
 80075d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80075da:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80075de:	460b      	mov	r3, r1
 80075e0:	4313      	orrs	r3, r2
 80075e2:	d03a      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80075e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075ea:	2b30      	cmp	r3, #48	@ 0x30
 80075ec:	d01f      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80075ee:	2b30      	cmp	r3, #48	@ 0x30
 80075f0:	d819      	bhi.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80075f2:	2b20      	cmp	r3, #32
 80075f4:	d00c      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80075f6:	2b20      	cmp	r3, #32
 80075f8:	d815      	bhi.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d019      	beq.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80075fe:	2b10      	cmp	r3, #16
 8007600:	d111      	bne.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007602:	4b77      	ldr	r3, [pc, #476]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007606:	4a76      	ldr	r2, [pc, #472]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007608:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800760c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800760e:	e011      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007614:	3308      	adds	r3, #8
 8007616:	2102      	movs	r1, #2
 8007618:	4618      	mov	r0, r3
 800761a:	f001 fac5 	bl	8008ba8 <RCCEx_PLL2_Config>
 800761e:	4603      	mov	r3, r0
 8007620:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007624:	e006      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800762c:	e002      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800762e:	bf00      	nop
 8007630:	e000      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007632:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10a      	bne.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800763c:	4b68      	ldr	r3, [pc, #416]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800763e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007640:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800764a:	4a65      	ldr	r2, [pc, #404]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800764c:	430b      	orrs	r3, r1
 800764e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007650:	e003      	b.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800765a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007662:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007666:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800766a:	2300      	movs	r3, #0
 800766c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007670:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007674:	460b      	mov	r3, r1
 8007676:	4313      	orrs	r3, r2
 8007678:	d051      	beq.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800767a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800767e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007680:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007684:	d035      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007686:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800768a:	d82e      	bhi.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800768c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007690:	d031      	beq.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007692:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007696:	d828      	bhi.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007698:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800769c:	d01a      	beq.n	80076d4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800769e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076a2:	d822      	bhi.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d003      	beq.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80076a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076ac:	d007      	beq.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80076ae:	e01c      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076b0:	4b4b      	ldr	r3, [pc, #300]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b4:	4a4a      	ldr	r2, [pc, #296]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80076bc:	e01c      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076c2:	3308      	adds	r3, #8
 80076c4:	2100      	movs	r1, #0
 80076c6:	4618      	mov	r0, r3
 80076c8:	f001 fa6e 	bl	8008ba8 <RCCEx_PLL2_Config>
 80076cc:	4603      	mov	r3, r0
 80076ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80076d2:	e011      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80076d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d8:	3328      	adds	r3, #40	@ 0x28
 80076da:	2100      	movs	r1, #0
 80076dc:	4618      	mov	r0, r3
 80076de:	f001 fb15 	bl	8008d0c <RCCEx_PLL3_Config>
 80076e2:	4603      	mov	r3, r0
 80076e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80076e8:	e006      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076f0:	e002      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80076f2:	bf00      	nop
 80076f4:	e000      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80076f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10a      	bne.n	8007716 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007700:	4b37      	ldr	r3, [pc, #220]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007704:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800770c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800770e:	4a34      	ldr	r2, [pc, #208]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007710:	430b      	orrs	r3, r1
 8007712:	6513      	str	r3, [r2, #80]	@ 0x50
 8007714:	e003      	b.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800771a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800771e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007726:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800772a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800772e:	2300      	movs	r3, #0
 8007730:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007734:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007738:	460b      	mov	r3, r1
 800773a:	4313      	orrs	r3, r2
 800773c:	d056      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800773e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007742:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007744:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007748:	d033      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800774a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800774e:	d82c      	bhi.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007750:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007754:	d02f      	beq.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007756:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800775a:	d826      	bhi.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x592>
 800775c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007760:	d02b      	beq.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007762:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007766:	d820      	bhi.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007768:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800776c:	d012      	beq.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800776e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007772:	d81a      	bhi.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007774:	2b00      	cmp	r3, #0
 8007776:	d022      	beq.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800777c:	d115      	bne.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800777e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007782:	3308      	adds	r3, #8
 8007784:	2101      	movs	r1, #1
 8007786:	4618      	mov	r0, r3
 8007788:	f001 fa0e 	bl	8008ba8 <RCCEx_PLL2_Config>
 800778c:	4603      	mov	r3, r0
 800778e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007792:	e015      	b.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007798:	3328      	adds	r3, #40	@ 0x28
 800779a:	2101      	movs	r1, #1
 800779c:	4618      	mov	r0, r3
 800779e:	f001 fab5 	bl	8008d0c <RCCEx_PLL3_Config>
 80077a2:	4603      	mov	r3, r0
 80077a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80077a8:	e00a      	b.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077b0:	e006      	b.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80077b2:	bf00      	nop
 80077b4:	e004      	b.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80077b6:	bf00      	nop
 80077b8:	e002      	b.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80077ba:	bf00      	nop
 80077bc:	e000      	b.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80077be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d10d      	bne.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80077c8:	4b05      	ldr	r3, [pc, #20]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80077ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077cc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80077d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077d6:	4a02      	ldr	r2, [pc, #8]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80077d8:	430b      	orrs	r3, r1
 80077da:	6513      	str	r3, [r2, #80]	@ 0x50
 80077dc:	e006      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80077de:	bf00      	nop
 80077e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80077ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80077f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80077fc:	2300      	movs	r3, #0
 80077fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007802:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007806:	460b      	mov	r3, r1
 8007808:	4313      	orrs	r3, r2
 800780a:	d055      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800780c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007810:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007814:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007818:	d033      	beq.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800781a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800781e:	d82c      	bhi.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007824:	d02f      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800782a:	d826      	bhi.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800782c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007830:	d02b      	beq.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007832:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007836:	d820      	bhi.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007838:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800783c:	d012      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800783e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007842:	d81a      	bhi.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007844:	2b00      	cmp	r3, #0
 8007846:	d022      	beq.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007848:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800784c:	d115      	bne.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800784e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007852:	3308      	adds	r3, #8
 8007854:	2101      	movs	r1, #1
 8007856:	4618      	mov	r0, r3
 8007858:	f001 f9a6 	bl	8008ba8 <RCCEx_PLL2_Config>
 800785c:	4603      	mov	r3, r0
 800785e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007862:	e015      	b.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007868:	3328      	adds	r3, #40	@ 0x28
 800786a:	2101      	movs	r1, #1
 800786c:	4618      	mov	r0, r3
 800786e:	f001 fa4d 	bl	8008d0c <RCCEx_PLL3_Config>
 8007872:	4603      	mov	r3, r0
 8007874:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007878:	e00a      	b.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007880:	e006      	b.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007882:	bf00      	nop
 8007884:	e004      	b.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007886:	bf00      	nop
 8007888:	e002      	b.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800788a:	bf00      	nop
 800788c:	e000      	b.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800788e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007890:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10b      	bne.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007898:	4ba3      	ldr	r3, [pc, #652]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800789a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800789c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80078a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078a8:	4a9f      	ldr	r2, [pc, #636]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078aa:	430b      	orrs	r3, r1
 80078ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80078ae:	e003      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80078b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80078c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80078c8:	2300      	movs	r3, #0
 80078ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80078ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80078d2:	460b      	mov	r3, r1
 80078d4:	4313      	orrs	r3, r2
 80078d6:	d037      	beq.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80078d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078e2:	d00e      	beq.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80078e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078e8:	d816      	bhi.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d018      	beq.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80078ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078f2:	d111      	bne.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078f4:	4b8c      	ldr	r3, [pc, #560]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078f8:	4a8b      	ldr	r2, [pc, #556]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007900:	e00f      	b.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007906:	3308      	adds	r3, #8
 8007908:	2101      	movs	r1, #1
 800790a:	4618      	mov	r0, r3
 800790c:	f001 f94c 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007910:	4603      	mov	r3, r0
 8007912:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007916:	e004      	b.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800791e:	e000      	b.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007920:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10a      	bne.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800792a:	4b7f      	ldr	r3, [pc, #508]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800792c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800792e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007938:	4a7b      	ldr	r2, [pc, #492]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800793a:	430b      	orrs	r3, r1
 800793c:	6513      	str	r3, [r2, #80]	@ 0x50
 800793e:	e003      	b.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007940:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007944:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007950:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007954:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007958:	2300      	movs	r3, #0
 800795a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800795e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007962:	460b      	mov	r3, r1
 8007964:	4313      	orrs	r3, r2
 8007966:	d039      	beq.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800796c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800796e:	2b03      	cmp	r3, #3
 8007970:	d81c      	bhi.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007972:	a201      	add	r2, pc, #4	@ (adr r2, 8007978 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007978:	080079b5 	.word	0x080079b5
 800797c:	08007989 	.word	0x08007989
 8007980:	08007997 	.word	0x08007997
 8007984:	080079b5 	.word	0x080079b5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007988:	4b67      	ldr	r3, [pc, #412]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800798a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800798c:	4a66      	ldr	r2, [pc, #408]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800798e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007992:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007994:	e00f      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800799a:	3308      	adds	r3, #8
 800799c:	2102      	movs	r1, #2
 800799e:	4618      	mov	r0, r3
 80079a0:	f001 f902 	bl	8008ba8 <RCCEx_PLL2_Config>
 80079a4:	4603      	mov	r3, r0
 80079a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80079aa:	e004      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079b2:	e000      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80079b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10a      	bne.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80079be:	4b5a      	ldr	r3, [pc, #360]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079c2:	f023 0103 	bic.w	r1, r3, #3
 80079c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079cc:	4a56      	ldr	r2, [pc, #344]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079ce:	430b      	orrs	r3, r1
 80079d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80079d2:	e003      	b.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80079dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80079e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079ec:	2300      	movs	r3, #0
 80079ee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80079f2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80079f6:	460b      	mov	r3, r1
 80079f8:	4313      	orrs	r3, r2
 80079fa:	f000 809f 	beq.w	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079fe:	4b4b      	ldr	r3, [pc, #300]	@ (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a4a      	ldr	r2, [pc, #296]	@ (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a08:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a0a:	f7fa fc5d 	bl	80022c8 <HAL_GetTick>
 8007a0e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a12:	e00b      	b.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a14:	f7fa fc58 	bl	80022c8 <HAL_GetTick>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007a1e:	1ad3      	subs	r3, r2, r3
 8007a20:	2b64      	cmp	r3, #100	@ 0x64
 8007a22:	d903      	bls.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a2a:	e005      	b.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a2c:	4b3f      	ldr	r3, [pc, #252]	@ (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d0ed      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007a38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d179      	bne.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007a40:	4b39      	ldr	r3, [pc, #228]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a42:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a48:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a4c:	4053      	eors	r3, r2
 8007a4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d015      	beq.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a56:	4b34      	ldr	r3, [pc, #208]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a5e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a62:	4b31      	ldr	r3, [pc, #196]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a66:	4a30      	ldr	r2, [pc, #192]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a6c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007a6e:	4b2e      	ldr	r3, [pc, #184]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a72:	4a2d      	ldr	r2, [pc, #180]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a78:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007a7a:	4a2b      	ldr	r2, [pc, #172]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007a80:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a86:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a8e:	d118      	bne.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a90:	f7fa fc1a 	bl	80022c8 <HAL_GetTick>
 8007a94:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a98:	e00d      	b.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a9a:	f7fa fc15 	bl	80022c8 <HAL_GetTick>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007aa4:	1ad2      	subs	r2, r2, r3
 8007aa6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d903      	bls.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007aae:	2303      	movs	r3, #3
 8007ab0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007ab4:	e005      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aba:	f003 0302 	and.w	r3, r3, #2
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d0eb      	beq.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d129      	bne.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ace:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007ad2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ad6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ada:	d10e      	bne.n	8007afa <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007adc:	4b12      	ldr	r3, [pc, #72]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007aec:	091a      	lsrs	r2, r3, #4
 8007aee:	4b10      	ldr	r3, [pc, #64]	@ (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007af0:	4013      	ands	r3, r2
 8007af2:	4a0d      	ldr	r2, [pc, #52]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007af4:	430b      	orrs	r3, r1
 8007af6:	6113      	str	r3, [r2, #16]
 8007af8:	e005      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007afa:	4b0b      	ldr	r3, [pc, #44]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	4a0a      	ldr	r2, [pc, #40]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b00:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007b04:	6113      	str	r3, [r2, #16]
 8007b06:	4b08      	ldr	r3, [pc, #32]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b08:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b0e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007b12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b16:	4a04      	ldr	r2, [pc, #16]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b18:	430b      	orrs	r3, r1
 8007b1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b1c:	e00e      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007b26:	e009      	b.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007b28:	58024400 	.word	0x58024400
 8007b2c:	58024800 	.word	0x58024800
 8007b30:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b44:	f002 0301 	and.w	r3, r2, #1
 8007b48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007b52:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007b56:	460b      	mov	r3, r1
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	f000 8089 	beq.w	8007c70 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b64:	2b28      	cmp	r3, #40	@ 0x28
 8007b66:	d86b      	bhi.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007b68:	a201      	add	r2, pc, #4	@ (adr r2, 8007b70 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b6e:	bf00      	nop
 8007b70:	08007c49 	.word	0x08007c49
 8007b74:	08007c41 	.word	0x08007c41
 8007b78:	08007c41 	.word	0x08007c41
 8007b7c:	08007c41 	.word	0x08007c41
 8007b80:	08007c41 	.word	0x08007c41
 8007b84:	08007c41 	.word	0x08007c41
 8007b88:	08007c41 	.word	0x08007c41
 8007b8c:	08007c41 	.word	0x08007c41
 8007b90:	08007c15 	.word	0x08007c15
 8007b94:	08007c41 	.word	0x08007c41
 8007b98:	08007c41 	.word	0x08007c41
 8007b9c:	08007c41 	.word	0x08007c41
 8007ba0:	08007c41 	.word	0x08007c41
 8007ba4:	08007c41 	.word	0x08007c41
 8007ba8:	08007c41 	.word	0x08007c41
 8007bac:	08007c41 	.word	0x08007c41
 8007bb0:	08007c2b 	.word	0x08007c2b
 8007bb4:	08007c41 	.word	0x08007c41
 8007bb8:	08007c41 	.word	0x08007c41
 8007bbc:	08007c41 	.word	0x08007c41
 8007bc0:	08007c41 	.word	0x08007c41
 8007bc4:	08007c41 	.word	0x08007c41
 8007bc8:	08007c41 	.word	0x08007c41
 8007bcc:	08007c41 	.word	0x08007c41
 8007bd0:	08007c49 	.word	0x08007c49
 8007bd4:	08007c41 	.word	0x08007c41
 8007bd8:	08007c41 	.word	0x08007c41
 8007bdc:	08007c41 	.word	0x08007c41
 8007be0:	08007c41 	.word	0x08007c41
 8007be4:	08007c41 	.word	0x08007c41
 8007be8:	08007c41 	.word	0x08007c41
 8007bec:	08007c41 	.word	0x08007c41
 8007bf0:	08007c49 	.word	0x08007c49
 8007bf4:	08007c41 	.word	0x08007c41
 8007bf8:	08007c41 	.word	0x08007c41
 8007bfc:	08007c41 	.word	0x08007c41
 8007c00:	08007c41 	.word	0x08007c41
 8007c04:	08007c41 	.word	0x08007c41
 8007c08:	08007c41 	.word	0x08007c41
 8007c0c:	08007c41 	.word	0x08007c41
 8007c10:	08007c49 	.word	0x08007c49
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c18:	3308      	adds	r3, #8
 8007c1a:	2101      	movs	r1, #1
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f000 ffc3 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007c22:	4603      	mov	r3, r0
 8007c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007c28:	e00f      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c2e:	3328      	adds	r3, #40	@ 0x28
 8007c30:	2101      	movs	r1, #1
 8007c32:	4618      	mov	r0, r3
 8007c34:	f001 f86a 	bl	8008d0c <RCCEx_PLL3_Config>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007c3e:	e004      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c46:	e000      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007c48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d10a      	bne.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007c52:	4bbf      	ldr	r3, [pc, #764]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c56:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007c60:	4abb      	ldr	r2, [pc, #748]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c62:	430b      	orrs	r3, r1
 8007c64:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c66:	e003      	b.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c78:	f002 0302 	and.w	r3, r2, #2
 8007c7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c80:	2300      	movs	r3, #0
 8007c82:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007c86:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	d041      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c96:	2b05      	cmp	r3, #5
 8007c98:	d824      	bhi.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007c9a:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca0:	08007ced 	.word	0x08007ced
 8007ca4:	08007cb9 	.word	0x08007cb9
 8007ca8:	08007ccf 	.word	0x08007ccf
 8007cac:	08007ced 	.word	0x08007ced
 8007cb0:	08007ced 	.word	0x08007ced
 8007cb4:	08007ced 	.word	0x08007ced
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cbc:	3308      	adds	r3, #8
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f000 ff71 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007ccc:	e00f      	b.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cd2:	3328      	adds	r3, #40	@ 0x28
 8007cd4:	2101      	movs	r1, #1
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f001 f818 	bl	8008d0c <RCCEx_PLL3_Config>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007ce2:	e004      	b.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007cea:	e000      	b.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007cec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d10a      	bne.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007cf6:	4b96      	ldr	r3, [pc, #600]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cfa:	f023 0107 	bic.w	r1, r3, #7
 8007cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d04:	4a92      	ldr	r2, [pc, #584]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d06:	430b      	orrs	r3, r1
 8007d08:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d0a:	e003      	b.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1c:	f002 0304 	and.w	r3, r2, #4
 8007d20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d24:	2300      	movs	r3, #0
 8007d26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d2a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007d2e:	460b      	mov	r3, r1
 8007d30:	4313      	orrs	r3, r2
 8007d32:	d044      	beq.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d3c:	2b05      	cmp	r3, #5
 8007d3e:	d825      	bhi.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007d40:	a201      	add	r2, pc, #4	@ (adr r2, 8007d48 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d46:	bf00      	nop
 8007d48:	08007d95 	.word	0x08007d95
 8007d4c:	08007d61 	.word	0x08007d61
 8007d50:	08007d77 	.word	0x08007d77
 8007d54:	08007d95 	.word	0x08007d95
 8007d58:	08007d95 	.word	0x08007d95
 8007d5c:	08007d95 	.word	0x08007d95
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d64:	3308      	adds	r3, #8
 8007d66:	2101      	movs	r1, #1
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f000 ff1d 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007d74:	e00f      	b.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d7a:	3328      	adds	r3, #40	@ 0x28
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f000 ffc4 	bl	8008d0c <RCCEx_PLL3_Config>
 8007d84:	4603      	mov	r3, r0
 8007d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007d8a:	e004      	b.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d92:	e000      	b.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007d94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d10b      	bne.n	8007db6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007d9e:	4b6c      	ldr	r3, [pc, #432]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007da2:	f023 0107 	bic.w	r1, r3, #7
 8007da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dae:	4a68      	ldr	r2, [pc, #416]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007db0:	430b      	orrs	r3, r1
 8007db2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007db4:	e003      	b.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc6:	f002 0320 	and.w	r3, r2, #32
 8007dca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007dce:	2300      	movs	r3, #0
 8007dd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007dd4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007dd8:	460b      	mov	r3, r1
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	d055      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007de6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007dea:	d033      	beq.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007dec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007df0:	d82c      	bhi.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007df6:	d02f      	beq.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007df8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dfc:	d826      	bhi.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007dfe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e02:	d02b      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007e04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e08:	d820      	bhi.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007e0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e0e:	d012      	beq.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007e10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e14:	d81a      	bhi.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d022      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007e1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e1e:	d115      	bne.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e24:	3308      	adds	r3, #8
 8007e26:	2100      	movs	r1, #0
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f000 febd 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007e34:	e015      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e3a:	3328      	adds	r3, #40	@ 0x28
 8007e3c:	2102      	movs	r1, #2
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f000 ff64 	bl	8008d0c <RCCEx_PLL3_Config>
 8007e44:	4603      	mov	r3, r0
 8007e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007e4a:	e00a      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e52:	e006      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e54:	bf00      	nop
 8007e56:	e004      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e58:	bf00      	nop
 8007e5a:	e002      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e5c:	bf00      	nop
 8007e5e:	e000      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d10b      	bne.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007e6a:	4b39      	ldr	r3, [pc, #228]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e6e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e7a:	4a35      	ldr	r2, [pc, #212]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e7c:	430b      	orrs	r3, r1
 8007e7e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007e80:	e003      	b.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e92:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007e96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007ea0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007ea4:	460b      	mov	r3, r1
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	d058      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007eb2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007eb6:	d033      	beq.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007eb8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007ebc:	d82c      	bhi.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ec2:	d02f      	beq.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007ec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ec8:	d826      	bhi.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007eca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ece:	d02b      	beq.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007ed0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ed4:	d820      	bhi.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ed6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007eda:	d012      	beq.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ee0:	d81a      	bhi.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d022      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007ee6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eea:	d115      	bne.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ef0:	3308      	adds	r3, #8
 8007ef2:	2100      	movs	r1, #0
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f000 fe57 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007efa:	4603      	mov	r3, r0
 8007efc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007f00:	e015      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f06:	3328      	adds	r3, #40	@ 0x28
 8007f08:	2102      	movs	r1, #2
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f000 fefe 	bl	8008d0c <RCCEx_PLL3_Config>
 8007f10:	4603      	mov	r3, r0
 8007f12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007f16:	e00a      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f1e:	e006      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f20:	bf00      	nop
 8007f22:	e004      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f24:	bf00      	nop
 8007f26:	e002      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f28:	bf00      	nop
 8007f2a:	e000      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10e      	bne.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007f36:	4b06      	ldr	r3, [pc, #24]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f3a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f46:	4a02      	ldr	r2, [pc, #8]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007f48:	430b      	orrs	r3, r1
 8007f4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f4c:	e006      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007f4e:	bf00      	nop
 8007f50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f64:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007f68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007f72:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007f76:	460b      	mov	r3, r1
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	d055      	beq.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f84:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007f88:	d033      	beq.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007f8a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007f8e:	d82c      	bhi.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007f90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f94:	d02f      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007f96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f9a:	d826      	bhi.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007f9c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007fa0:	d02b      	beq.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007fa2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007fa6:	d820      	bhi.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007fa8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fac:	d012      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007fae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fb2:	d81a      	bhi.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d022      	beq.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007fb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fbc:	d115      	bne.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc2:	3308      	adds	r3, #8
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f000 fdee 	bl	8008ba8 <RCCEx_PLL2_Config>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007fd2:	e015      	b.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fd8:	3328      	adds	r3, #40	@ 0x28
 8007fda:	2102      	movs	r1, #2
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f000 fe95 	bl	8008d0c <RCCEx_PLL3_Config>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007fe8:	e00a      	b.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ff0:	e006      	b.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ff2:	bf00      	nop
 8007ff4:	e004      	b.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ff6:	bf00      	nop
 8007ff8:	e002      	b.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ffa:	bf00      	nop
 8007ffc:	e000      	b.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008004:	2b00      	cmp	r3, #0
 8008006:	d10b      	bne.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008008:	4ba1      	ldr	r3, [pc, #644]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800800a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800800c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008014:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008018:	4a9d      	ldr	r2, [pc, #628]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800801a:	430b      	orrs	r3, r1
 800801c:	6593      	str	r3, [r2, #88]	@ 0x58
 800801e:	e003      	b.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008024:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800802c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008030:	f002 0308 	and.w	r3, r2, #8
 8008034:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008038:	2300      	movs	r3, #0
 800803a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800803e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008042:	460b      	mov	r3, r1
 8008044:	4313      	orrs	r3, r2
 8008046:	d01e      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800804c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008054:	d10c      	bne.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800805a:	3328      	adds	r3, #40	@ 0x28
 800805c:	2102      	movs	r1, #2
 800805e:	4618      	mov	r0, r3
 8008060:	f000 fe54 	bl	8008d0c <RCCEx_PLL3_Config>
 8008064:	4603      	mov	r3, r0
 8008066:	2b00      	cmp	r3, #0
 8008068:	d002      	beq.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008070:	4b87      	ldr	r3, [pc, #540]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008074:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800807c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008080:	4a83      	ldr	r2, [pc, #524]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008082:	430b      	orrs	r3, r1
 8008084:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800808a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808e:	f002 0310 	and.w	r3, r2, #16
 8008092:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008096:	2300      	movs	r3, #0
 8008098:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800809c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80080a0:	460b      	mov	r3, r1
 80080a2:	4313      	orrs	r3, r2
 80080a4:	d01e      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80080a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80080ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080b2:	d10c      	bne.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80080b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080b8:	3328      	adds	r3, #40	@ 0x28
 80080ba:	2102      	movs	r1, #2
 80080bc:	4618      	mov	r0, r3
 80080be:	f000 fe25 	bl	8008d0c <RCCEx_PLL3_Config>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d002      	beq.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080ce:	4b70      	ldr	r3, [pc, #448]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80080d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80080de:	4a6c      	ldr	r2, [pc, #432]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080e0:	430b      	orrs	r3, r1
 80080e2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80080e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ec:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80080f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080f4:	2300      	movs	r3, #0
 80080f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080fa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80080fe:	460b      	mov	r3, r1
 8008100:	4313      	orrs	r3, r2
 8008102:	d03e      	beq.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008108:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800810c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008110:	d022      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008112:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008116:	d81b      	bhi.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008118:	2b00      	cmp	r3, #0
 800811a:	d003      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800811c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008120:	d00b      	beq.n	800813a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008122:	e015      	b.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008128:	3308      	adds	r3, #8
 800812a:	2100      	movs	r1, #0
 800812c:	4618      	mov	r0, r3
 800812e:	f000 fd3b 	bl	8008ba8 <RCCEx_PLL2_Config>
 8008132:	4603      	mov	r3, r0
 8008134:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008138:	e00f      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800813a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800813e:	3328      	adds	r3, #40	@ 0x28
 8008140:	2102      	movs	r1, #2
 8008142:	4618      	mov	r0, r3
 8008144:	f000 fde2 	bl	8008d0c <RCCEx_PLL3_Config>
 8008148:	4603      	mov	r3, r0
 800814a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800814e:	e004      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008156:	e000      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800815a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800815e:	2b00      	cmp	r3, #0
 8008160:	d10b      	bne.n	800817a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008162:	4b4b      	ldr	r3, [pc, #300]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008166:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800816a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800816e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008172:	4a47      	ldr	r2, [pc, #284]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008174:	430b      	orrs	r3, r1
 8008176:	6593      	str	r3, [r2, #88]	@ 0x58
 8008178:	e003      	b.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800817a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800817e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800818e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008190:	2300      	movs	r3, #0
 8008192:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008194:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008198:	460b      	mov	r3, r1
 800819a:	4313      	orrs	r3, r2
 800819c:	d03b      	beq.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800819e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80081aa:	d01f      	beq.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80081ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80081b0:	d818      	bhi.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80081b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081b6:	d003      	beq.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80081b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081bc:	d007      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80081be:	e011      	b.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081c0:	4b33      	ldr	r3, [pc, #204]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c4:	4a32      	ldr	r2, [pc, #200]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80081cc:	e00f      	b.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80081ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081d2:	3328      	adds	r3, #40	@ 0x28
 80081d4:	2101      	movs	r1, #1
 80081d6:	4618      	mov	r0, r3
 80081d8:	f000 fd98 	bl	8008d0c <RCCEx_PLL3_Config>
 80081dc:	4603      	mov	r3, r0
 80081de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80081e2:	e004      	b.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80081ea:	e000      	b.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80081ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d10b      	bne.n	800820e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80081f6:	4b26      	ldr	r3, [pc, #152]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80081fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008206:	4a22      	ldr	r2, [pc, #136]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008208:	430b      	orrs	r3, r1
 800820a:	6553      	str	r3, [r2, #84]	@ 0x54
 800820c:	e003      	b.n	8008216 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800820e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008212:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800821a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008222:	673b      	str	r3, [r7, #112]	@ 0x70
 8008224:	2300      	movs	r3, #0
 8008226:	677b      	str	r3, [r7, #116]	@ 0x74
 8008228:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800822c:	460b      	mov	r3, r1
 800822e:	4313      	orrs	r3, r2
 8008230:	d034      	beq.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008238:	2b00      	cmp	r3, #0
 800823a:	d003      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800823c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008240:	d007      	beq.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008242:	e011      	b.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008244:	4b12      	ldr	r3, [pc, #72]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008248:	4a11      	ldr	r2, [pc, #68]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800824a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800824e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008250:	e00e      	b.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008256:	3308      	adds	r3, #8
 8008258:	2102      	movs	r1, #2
 800825a:	4618      	mov	r0, r3
 800825c:	f000 fca4 	bl	8008ba8 <RCCEx_PLL2_Config>
 8008260:	4603      	mov	r3, r0
 8008262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008266:	e003      	b.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800826e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008270:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008274:	2b00      	cmp	r3, #0
 8008276:	d10d      	bne.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008278:	4b05      	ldr	r3, [pc, #20]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800827a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800827c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008286:	4a02      	ldr	r2, [pc, #8]	@ (8008290 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008288:	430b      	orrs	r3, r1
 800828a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800828c:	e006      	b.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800828e:	bf00      	nop
 8008290:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008294:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008298:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800829c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80082a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80082aa:	2300      	movs	r3, #0
 80082ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80082ae:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80082b2:	460b      	mov	r3, r1
 80082b4:	4313      	orrs	r3, r2
 80082b6:	d00c      	beq.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80082b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082bc:	3328      	adds	r3, #40	@ 0x28
 80082be:	2102      	movs	r1, #2
 80082c0:	4618      	mov	r0, r3
 80082c2:	f000 fd23 	bl	8008d0c <RCCEx_PLL3_Config>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d002      	beq.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80082d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082da:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80082de:	663b      	str	r3, [r7, #96]	@ 0x60
 80082e0:	2300      	movs	r3, #0
 80082e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80082e4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80082e8:	460b      	mov	r3, r1
 80082ea:	4313      	orrs	r3, r2
 80082ec:	d038      	beq.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80082ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80082fa:	d018      	beq.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80082fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008300:	d811      	bhi.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008302:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008306:	d014      	beq.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008308:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800830c:	d80b      	bhi.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800830e:	2b00      	cmp	r3, #0
 8008310:	d011      	beq.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008312:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008316:	d106      	bne.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008318:	4bc3      	ldr	r3, [pc, #780]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800831a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800831c:	4ac2      	ldr	r2, [pc, #776]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800831e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008324:	e008      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800832c:	e004      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800832e:	bf00      	nop
 8008330:	e002      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008332:	bf00      	nop
 8008334:	e000      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008336:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008338:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800833c:	2b00      	cmp	r3, #0
 800833e:	d10b      	bne.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008340:	4bb9      	ldr	r3, [pc, #740]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008344:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800834c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008350:	4ab5      	ldr	r2, [pc, #724]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008352:	430b      	orrs	r3, r1
 8008354:	6553      	str	r3, [r2, #84]	@ 0x54
 8008356:	e003      	b.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008358:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800835c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008368:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800836c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800836e:	2300      	movs	r3, #0
 8008370:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008372:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008376:	460b      	mov	r3, r1
 8008378:	4313      	orrs	r3, r2
 800837a:	d009      	beq.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800837c:	4baa      	ldr	r3, [pc, #680]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800837e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008380:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800838a:	4aa7      	ldr	r2, [pc, #668]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800838c:	430b      	orrs	r3, r1
 800838e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008398:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800839c:	653b      	str	r3, [r7, #80]	@ 0x50
 800839e:	2300      	movs	r3, #0
 80083a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80083a2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80083a6:	460b      	mov	r3, r1
 80083a8:	4313      	orrs	r3, r2
 80083aa:	d00a      	beq.n	80083c2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80083ac:	4b9e      	ldr	r3, [pc, #632]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083ae:	691b      	ldr	r3, [r3, #16]
 80083b0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80083b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083b8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80083bc:	4a9a      	ldr	r2, [pc, #616]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083be:	430b      	orrs	r3, r1
 80083c0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80083c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ca:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80083ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083d0:	2300      	movs	r3, #0
 80083d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083d4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80083d8:	460b      	mov	r3, r1
 80083da:	4313      	orrs	r3, r2
 80083dc:	d009      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80083de:	4b92      	ldr	r3, [pc, #584]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083e2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80083e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083ec:	4a8e      	ldr	r2, [pc, #568]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083ee:	430b      	orrs	r3, r1
 80083f0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80083f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fa:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80083fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8008400:	2300      	movs	r3, #0
 8008402:	647b      	str	r3, [r7, #68]	@ 0x44
 8008404:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008408:	460b      	mov	r3, r1
 800840a:	4313      	orrs	r3, r2
 800840c:	d00e      	beq.n	800842c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800840e:	4b86      	ldr	r3, [pc, #536]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	4a85      	ldr	r2, [pc, #532]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008414:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008418:	6113      	str	r3, [r2, #16]
 800841a:	4b83      	ldr	r3, [pc, #524]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800841c:	6919      	ldr	r1, [r3, #16]
 800841e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008422:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008426:	4a80      	ldr	r2, [pc, #512]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008428:	430b      	orrs	r3, r1
 800842a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800842c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008434:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008438:	63bb      	str	r3, [r7, #56]	@ 0x38
 800843a:	2300      	movs	r3, #0
 800843c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800843e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008442:	460b      	mov	r3, r1
 8008444:	4313      	orrs	r3, r2
 8008446:	d009      	beq.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008448:	4b77      	ldr	r3, [pc, #476]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800844a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800844c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008456:	4a74      	ldr	r2, [pc, #464]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008458:	430b      	orrs	r3, r1
 800845a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800845c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008464:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008468:	633b      	str	r3, [r7, #48]	@ 0x30
 800846a:	2300      	movs	r3, #0
 800846c:	637b      	str	r3, [r7, #52]	@ 0x34
 800846e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008472:	460b      	mov	r3, r1
 8008474:	4313      	orrs	r3, r2
 8008476:	d00a      	beq.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008478:	4b6b      	ldr	r3, [pc, #428]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800847a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800847c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008484:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008488:	4a67      	ldr	r2, [pc, #412]	@ (8008628 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800848a:	430b      	orrs	r3, r1
 800848c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800848e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008496:	2100      	movs	r1, #0
 8008498:	62b9      	str	r1, [r7, #40]	@ 0x28
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084a0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80084a4:	460b      	mov	r3, r1
 80084a6:	4313      	orrs	r3, r2
 80084a8:	d011      	beq.n	80084ce <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80084aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ae:	3308      	adds	r3, #8
 80084b0:	2100      	movs	r1, #0
 80084b2:	4618      	mov	r0, r3
 80084b4:	f000 fb78 	bl	8008ba8 <RCCEx_PLL2_Config>
 80084b8:	4603      	mov	r3, r0
 80084ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80084be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d003      	beq.n	80084ce <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80084ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d6:	2100      	movs	r1, #0
 80084d8:	6239      	str	r1, [r7, #32]
 80084da:	f003 0302 	and.w	r3, r3, #2
 80084de:	627b      	str	r3, [r7, #36]	@ 0x24
 80084e0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80084e4:	460b      	mov	r3, r1
 80084e6:	4313      	orrs	r3, r2
 80084e8:	d011      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80084ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ee:	3308      	adds	r3, #8
 80084f0:	2101      	movs	r1, #1
 80084f2:	4618      	mov	r0, r3
 80084f4:	f000 fb58 	bl	8008ba8 <RCCEx_PLL2_Config>
 80084f8:	4603      	mov	r3, r0
 80084fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80084fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008502:	2b00      	cmp	r3, #0
 8008504:	d003      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008506:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800850a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800850e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008516:	2100      	movs	r1, #0
 8008518:	61b9      	str	r1, [r7, #24]
 800851a:	f003 0304 	and.w	r3, r3, #4
 800851e:	61fb      	str	r3, [r7, #28]
 8008520:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008524:	460b      	mov	r3, r1
 8008526:	4313      	orrs	r3, r2
 8008528:	d011      	beq.n	800854e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800852a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800852e:	3308      	adds	r3, #8
 8008530:	2102      	movs	r1, #2
 8008532:	4618      	mov	r0, r3
 8008534:	f000 fb38 	bl	8008ba8 <RCCEx_PLL2_Config>
 8008538:	4603      	mov	r3, r0
 800853a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800853e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008542:	2b00      	cmp	r3, #0
 8008544:	d003      	beq.n	800854e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008546:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800854a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800854e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008556:	2100      	movs	r1, #0
 8008558:	6139      	str	r1, [r7, #16]
 800855a:	f003 0308 	and.w	r3, r3, #8
 800855e:	617b      	str	r3, [r7, #20]
 8008560:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008564:	460b      	mov	r3, r1
 8008566:	4313      	orrs	r3, r2
 8008568:	d011      	beq.n	800858e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800856a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800856e:	3328      	adds	r3, #40	@ 0x28
 8008570:	2100      	movs	r1, #0
 8008572:	4618      	mov	r0, r3
 8008574:	f000 fbca 	bl	8008d0c <RCCEx_PLL3_Config>
 8008578:	4603      	mov	r3, r0
 800857a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800857e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008582:	2b00      	cmp	r3, #0
 8008584:	d003      	beq.n	800858e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008586:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800858a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800858e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008596:	2100      	movs	r1, #0
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	f003 0310 	and.w	r3, r3, #16
 800859e:	60fb      	str	r3, [r7, #12]
 80085a0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80085a4:	460b      	mov	r3, r1
 80085a6:	4313      	orrs	r3, r2
 80085a8:	d011      	beq.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80085aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ae:	3328      	adds	r3, #40	@ 0x28
 80085b0:	2101      	movs	r1, #1
 80085b2:	4618      	mov	r0, r3
 80085b4:	f000 fbaa 	bl	8008d0c <RCCEx_PLL3_Config>
 80085b8:	4603      	mov	r3, r0
 80085ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80085be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d003      	beq.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80085ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d6:	2100      	movs	r1, #0
 80085d8:	6039      	str	r1, [r7, #0]
 80085da:	f003 0320 	and.w	r3, r3, #32
 80085de:	607b      	str	r3, [r7, #4]
 80085e0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80085e4:	460b      	mov	r3, r1
 80085e6:	4313      	orrs	r3, r2
 80085e8:	d011      	beq.n	800860e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80085ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ee:	3328      	adds	r3, #40	@ 0x28
 80085f0:	2102      	movs	r1, #2
 80085f2:	4618      	mov	r0, r3
 80085f4:	f000 fb8a 	bl	8008d0c <RCCEx_PLL3_Config>
 80085f8:	4603      	mov	r3, r0
 80085fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80085fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008602:	2b00      	cmp	r3, #0
 8008604:	d003      	beq.n	800860e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800860a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800860e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008612:	2b00      	cmp	r3, #0
 8008614:	d101      	bne.n	800861a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8008616:	2300      	movs	r3, #0
 8008618:	e000      	b.n	800861c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800861a:	2301      	movs	r3, #1
}
 800861c:	4618      	mov	r0, r3
 800861e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008622:	46bd      	mov	sp, r7
 8008624:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008628:	58024400 	.word	0x58024400

0800862c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008630:	f7fe fd96 	bl	8007160 <HAL_RCC_GetHCLKFreq>
 8008634:	4602      	mov	r2, r0
 8008636:	4b06      	ldr	r3, [pc, #24]	@ (8008650 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008638:	6a1b      	ldr	r3, [r3, #32]
 800863a:	091b      	lsrs	r3, r3, #4
 800863c:	f003 0307 	and.w	r3, r3, #7
 8008640:	4904      	ldr	r1, [pc, #16]	@ (8008654 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008642:	5ccb      	ldrb	r3, [r1, r3]
 8008644:	f003 031f 	and.w	r3, r3, #31
 8008648:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800864c:	4618      	mov	r0, r3
 800864e:	bd80      	pop	{r7, pc}
 8008650:	58024400 	.word	0x58024400
 8008654:	08012450 	.word	0x08012450

08008658 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008658:	b480      	push	{r7}
 800865a:	b089      	sub	sp, #36	@ 0x24
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008660:	4ba1      	ldr	r3, [pc, #644]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008664:	f003 0303 	and.w	r3, r3, #3
 8008668:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800866a:	4b9f      	ldr	r3, [pc, #636]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800866c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800866e:	0b1b      	lsrs	r3, r3, #12
 8008670:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008674:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008676:	4b9c      	ldr	r3, [pc, #624]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800867a:	091b      	lsrs	r3, r3, #4
 800867c:	f003 0301 	and.w	r3, r3, #1
 8008680:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008682:	4b99      	ldr	r3, [pc, #612]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008686:	08db      	lsrs	r3, r3, #3
 8008688:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800868c:	693a      	ldr	r2, [r7, #16]
 800868e:	fb02 f303 	mul.w	r3, r2, r3
 8008692:	ee07 3a90 	vmov	s15, r3
 8008696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800869a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	f000 8111 	beq.w	80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	f000 8083 	beq.w	80087b4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	2b02      	cmp	r3, #2
 80086b2:	f200 80a1 	bhi.w	80087f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d003      	beq.n	80086c4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80086bc:	69bb      	ldr	r3, [r7, #24]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d056      	beq.n	8008770 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80086c2:	e099      	b.n	80087f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086c4:	4b88      	ldr	r3, [pc, #544]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f003 0320 	and.w	r3, r3, #32
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d02d      	beq.n	800872c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086d0:	4b85      	ldr	r3, [pc, #532]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	08db      	lsrs	r3, r3, #3
 80086d6:	f003 0303 	and.w	r3, r3, #3
 80086da:	4a84      	ldr	r2, [pc, #528]	@ (80088ec <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80086dc:	fa22 f303 	lsr.w	r3, r2, r3
 80086e0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	ee07 3a90 	vmov	s15, r3
 80086e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	ee07 3a90 	vmov	s15, r3
 80086f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086fa:	4b7b      	ldr	r3, [pc, #492]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008702:	ee07 3a90 	vmov	s15, r3
 8008706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800870a:	ed97 6a03 	vldr	s12, [r7, #12]
 800870e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800871a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800871e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008726:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800872a:	e087      	b.n	800883c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	ee07 3a90 	vmov	s15, r3
 8008732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008736:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800873a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800873e:	4b6a      	ldr	r3, [pc, #424]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008746:	ee07 3a90 	vmov	s15, r3
 800874a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800874e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008752:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800875a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800875e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800876a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800876e:	e065      	b.n	800883c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	ee07 3a90 	vmov	s15, r3
 8008776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800877a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80088f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800877e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008782:	4b59      	ldr	r3, [pc, #356]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800878a:	ee07 3a90 	vmov	s15, r3
 800878e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008792:	ed97 6a03 	vldr	s12, [r7, #12]
 8008796:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800879a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800879e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087b2:	e043      	b.n	800883c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	ee07 3a90 	vmov	s15, r3
 80087ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087be:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80088fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80087c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087c6:	4b48      	ldr	r3, [pc, #288]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ce:	ee07 3a90 	vmov	s15, r3
 80087d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80087da:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087f6:	e021      	b.n	800883c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	ee07 3a90 	vmov	s15, r3
 80087fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008802:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80088f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800880a:	4b37      	ldr	r3, [pc, #220]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800880c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800880e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008812:	ee07 3a90 	vmov	s15, r3
 8008816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800881a:	ed97 6a03 	vldr	s12, [r7, #12]
 800881e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800882a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800882e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008836:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800883a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800883c:	4b2a      	ldr	r3, [pc, #168]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800883e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008840:	0a5b      	lsrs	r3, r3, #9
 8008842:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008846:	ee07 3a90 	vmov	s15, r3
 800884a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800884e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008852:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008856:	edd7 6a07 	vldr	s13, [r7, #28]
 800885a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800885e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008862:	ee17 2a90 	vmov	r2, s15
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800886a:	4b1f      	ldr	r3, [pc, #124]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800886c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800886e:	0c1b      	lsrs	r3, r3, #16
 8008870:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008874:	ee07 3a90 	vmov	s15, r3
 8008878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800887c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008880:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008884:	edd7 6a07 	vldr	s13, [r7, #28]
 8008888:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800888c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008890:	ee17 2a90 	vmov	r2, s15
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008898:	4b13      	ldr	r3, [pc, #76]	@ (80088e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800889a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800889c:	0e1b      	lsrs	r3, r3, #24
 800889e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088a2:	ee07 3a90 	vmov	s15, r3
 80088a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80088b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088be:	ee17 2a90 	vmov	r2, s15
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80088c6:	e008      	b.n	80088da <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2200      	movs	r2, #0
 80088d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	609a      	str	r2, [r3, #8]
}
 80088da:	bf00      	nop
 80088dc:	3724      	adds	r7, #36	@ 0x24
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	58024400 	.word	0x58024400
 80088ec:	03d09000 	.word	0x03d09000
 80088f0:	46000000 	.word	0x46000000
 80088f4:	4c742400 	.word	0x4c742400
 80088f8:	4a742400 	.word	0x4a742400
 80088fc:	4bbebc20 	.word	0x4bbebc20

08008900 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008900:	b480      	push	{r7}
 8008902:	b089      	sub	sp, #36	@ 0x24
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008908:	4ba1      	ldr	r3, [pc, #644]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800890a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800890c:	f003 0303 	and.w	r3, r3, #3
 8008910:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008912:	4b9f      	ldr	r3, [pc, #636]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008916:	0d1b      	lsrs	r3, r3, #20
 8008918:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800891c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800891e:	4b9c      	ldr	r3, [pc, #624]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008922:	0a1b      	lsrs	r3, r3, #8
 8008924:	f003 0301 	and.w	r3, r3, #1
 8008928:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800892a:	4b99      	ldr	r3, [pc, #612]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800892c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800892e:	08db      	lsrs	r3, r3, #3
 8008930:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	fb02 f303 	mul.w	r3, r2, r3
 800893a:	ee07 3a90 	vmov	s15, r3
 800893e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008942:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	2b00      	cmp	r3, #0
 800894a:	f000 8111 	beq.w	8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	2b02      	cmp	r3, #2
 8008952:	f000 8083 	beq.w	8008a5c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	2b02      	cmp	r3, #2
 800895a:	f200 80a1 	bhi.w	8008aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d003      	beq.n	800896c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	2b01      	cmp	r3, #1
 8008968:	d056      	beq.n	8008a18 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800896a:	e099      	b.n	8008aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800896c:	4b88      	ldr	r3, [pc, #544]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 0320 	and.w	r3, r3, #32
 8008974:	2b00      	cmp	r3, #0
 8008976:	d02d      	beq.n	80089d4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008978:	4b85      	ldr	r3, [pc, #532]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	08db      	lsrs	r3, r3, #3
 800897e:	f003 0303 	and.w	r3, r3, #3
 8008982:	4a84      	ldr	r2, [pc, #528]	@ (8008b94 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008984:	fa22 f303 	lsr.w	r3, r2, r3
 8008988:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	ee07 3a90 	vmov	s15, r3
 8008990:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	ee07 3a90 	vmov	s15, r3
 800899a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800899e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089a2:	4b7b      	ldr	r3, [pc, #492]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089aa:	ee07 3a90 	vmov	s15, r3
 80089ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80089b6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80089d2:	e087      	b.n	8008ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	ee07 3a90 	vmov	s15, r3
 80089da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089de:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80089e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089e6:	4b6a      	ldr	r3, [pc, #424]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ee:	ee07 3a90 	vmov	s15, r3
 80089f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80089fa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a16:	e065      	b.n	8008ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	ee07 3a90 	vmov	s15, r3
 8008a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a22:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008a26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a2a:	4b59      	ldr	r3, [pc, #356]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a32:	ee07 3a90 	vmov	s15, r3
 8008a36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a3e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a5a:	e043      	b.n	8008ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	ee07 3a90 	vmov	s15, r3
 8008a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a66:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008a6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a6e:	4b48      	ldr	r3, [pc, #288]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a76:	ee07 3a90 	vmov	s15, r3
 8008a7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a82:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a9e:	e021      	b.n	8008ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	ee07 3a90 	vmov	s15, r3
 8008aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aaa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ab2:	4b37      	ldr	r3, [pc, #220]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008aba:	ee07 3a90 	vmov	s15, r3
 8008abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ac2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ac6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ad2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ade:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ae2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ae8:	0a5b      	lsrs	r3, r3, #9
 8008aea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008aee:	ee07 3a90 	vmov	s15, r3
 8008af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008af6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008afa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008afe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b0a:	ee17 2a90 	vmov	r2, s15
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008b12:	4b1f      	ldr	r3, [pc, #124]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b16:	0c1b      	lsrs	r3, r3, #16
 8008b18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b1c:	ee07 3a90 	vmov	s15, r3
 8008b20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b38:	ee17 2a90 	vmov	r2, s15
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008b40:	4b13      	ldr	r3, [pc, #76]	@ (8008b90 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b44:	0e1b      	lsrs	r3, r3, #24
 8008b46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b4a:	ee07 3a90 	vmov	s15, r3
 8008b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b66:	ee17 2a90 	vmov	r2, s15
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008b6e:	e008      	b.n	8008b82 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	609a      	str	r2, [r3, #8]
}
 8008b82:	bf00      	nop
 8008b84:	3724      	adds	r7, #36	@ 0x24
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	58024400 	.word	0x58024400
 8008b94:	03d09000 	.word	0x03d09000
 8008b98:	46000000 	.word	0x46000000
 8008b9c:	4c742400 	.word	0x4c742400
 8008ba0:	4a742400 	.word	0x4a742400
 8008ba4:	4bbebc20 	.word	0x4bbebc20

08008ba8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b084      	sub	sp, #16
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008bb6:	4b53      	ldr	r3, [pc, #332]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bba:	f003 0303 	and.w	r3, r3, #3
 8008bbe:	2b03      	cmp	r3, #3
 8008bc0:	d101      	bne.n	8008bc6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e099      	b.n	8008cfa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008bc6:	4b4f      	ldr	r3, [pc, #316]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a4e      	ldr	r2, [pc, #312]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008bcc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008bd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bd2:	f7f9 fb79 	bl	80022c8 <HAL_GetTick>
 8008bd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bd8:	e008      	b.n	8008bec <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008bda:	f7f9 fb75 	bl	80022c8 <HAL_GetTick>
 8008bde:	4602      	mov	r2, r0
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	1ad3      	subs	r3, r2, r3
 8008be4:	2b02      	cmp	r3, #2
 8008be6:	d901      	bls.n	8008bec <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008be8:	2303      	movs	r3, #3
 8008bea:	e086      	b.n	8008cfa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bec:	4b45      	ldr	r3, [pc, #276]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1f0      	bne.n	8008bda <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008bf8:	4b42      	ldr	r3, [pc, #264]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bfc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	031b      	lsls	r3, r3, #12
 8008c06:	493f      	ldr	r1, [pc, #252]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	628b      	str	r3, [r1, #40]	@ 0x28
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	3b01      	subs	r3, #1
 8008c12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	025b      	lsls	r3, r3, #9
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	431a      	orrs	r2, r3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	3b01      	subs	r3, #1
 8008c28:	041b      	lsls	r3, r3, #16
 8008c2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008c2e:	431a      	orrs	r2, r3
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	3b01      	subs	r3, #1
 8008c36:	061b      	lsls	r3, r3, #24
 8008c38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008c3c:	4931      	ldr	r1, [pc, #196]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008c42:	4b30      	ldr	r3, [pc, #192]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	695b      	ldr	r3, [r3, #20]
 8008c4e:	492d      	ldr	r1, [pc, #180]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c50:	4313      	orrs	r3, r2
 8008c52:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008c54:	4b2b      	ldr	r3, [pc, #172]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c58:	f023 0220 	bic.w	r2, r3, #32
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	699b      	ldr	r3, [r3, #24]
 8008c60:	4928      	ldr	r1, [pc, #160]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c62:	4313      	orrs	r3, r2
 8008c64:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008c66:	4b27      	ldr	r3, [pc, #156]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c6a:	4a26      	ldr	r2, [pc, #152]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c6c:	f023 0310 	bic.w	r3, r3, #16
 8008c70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008c72:	4b24      	ldr	r3, [pc, #144]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c76:	4b24      	ldr	r3, [pc, #144]	@ (8008d08 <RCCEx_PLL2_Config+0x160>)
 8008c78:	4013      	ands	r3, r2
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	69d2      	ldr	r2, [r2, #28]
 8008c7e:	00d2      	lsls	r2, r2, #3
 8008c80:	4920      	ldr	r1, [pc, #128]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c82:	4313      	orrs	r3, r2
 8008c84:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008c86:	4b1f      	ldr	r3, [pc, #124]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c8a:	4a1e      	ldr	r2, [pc, #120]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c8c:	f043 0310 	orr.w	r3, r3, #16
 8008c90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d106      	bne.n	8008ca6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008c98:	4b1a      	ldr	r3, [pc, #104]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c9c:	4a19      	ldr	r2, [pc, #100]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008c9e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ca2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008ca4:	e00f      	b.n	8008cc6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d106      	bne.n	8008cba <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008cac:	4b15      	ldr	r3, [pc, #84]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cb0:	4a14      	ldr	r2, [pc, #80]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008cb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008cb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008cb8:	e005      	b.n	8008cc6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008cba:	4b12      	ldr	r3, [pc, #72]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cbe:	4a11      	ldr	r2, [pc, #68]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008cc0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a0e      	ldr	r2, [pc, #56]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008ccc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008cd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008cd2:	f7f9 faf9 	bl	80022c8 <HAL_GetTick>
 8008cd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008cd8:	e008      	b.n	8008cec <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008cda:	f7f9 faf5 	bl	80022c8 <HAL_GetTick>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	1ad3      	subs	r3, r2, r3
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d901      	bls.n	8008cec <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008ce8:	2303      	movs	r3, #3
 8008cea:	e006      	b.n	8008cfa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008cec:	4b05      	ldr	r3, [pc, #20]	@ (8008d04 <RCCEx_PLL2_Config+0x15c>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d0f0      	beq.n	8008cda <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	58024400 	.word	0x58024400
 8008d08:	ffff0007 	.word	0xffff0007

08008d0c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d16:	2300      	movs	r3, #0
 8008d18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d1a:	4b53      	ldr	r3, [pc, #332]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d1e:	f003 0303 	and.w	r3, r3, #3
 8008d22:	2b03      	cmp	r3, #3
 8008d24:	d101      	bne.n	8008d2a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	e099      	b.n	8008e5e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008d2a:	4b4f      	ldr	r3, [pc, #316]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a4e      	ldr	r2, [pc, #312]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008d30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d36:	f7f9 fac7 	bl	80022c8 <HAL_GetTick>
 8008d3a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008d3c:	e008      	b.n	8008d50 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008d3e:	f7f9 fac3 	bl	80022c8 <HAL_GetTick>
 8008d42:	4602      	mov	r2, r0
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	1ad3      	subs	r3, r2, r3
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d901      	bls.n	8008d50 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e086      	b.n	8008e5e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008d50:	4b45      	ldr	r3, [pc, #276]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d1f0      	bne.n	8008d3e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008d5c:	4b42      	ldr	r3, [pc, #264]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d60:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	051b      	lsls	r3, r3, #20
 8008d6a:	493f      	ldr	r1, [pc, #252]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	3b01      	subs	r3, #1
 8008d76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	3b01      	subs	r3, #1
 8008d80:	025b      	lsls	r3, r3, #9
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	431a      	orrs	r2, r3
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	041b      	lsls	r3, r3, #16
 8008d8e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008d92:	431a      	orrs	r2, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	691b      	ldr	r3, [r3, #16]
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	061b      	lsls	r3, r3, #24
 8008d9c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008da0:	4931      	ldr	r1, [pc, #196]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008da2:	4313      	orrs	r3, r2
 8008da4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008da6:	4b30      	ldr	r3, [pc, #192]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008daa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	695b      	ldr	r3, [r3, #20]
 8008db2:	492d      	ldr	r1, [pc, #180]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008db4:	4313      	orrs	r3, r2
 8008db6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008db8:	4b2b      	ldr	r3, [pc, #172]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dbc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	699b      	ldr	r3, [r3, #24]
 8008dc4:	4928      	ldr	r1, [pc, #160]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008dca:	4b27      	ldr	r3, [pc, #156]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dce:	4a26      	ldr	r2, [pc, #152]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008dd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008dd6:	4b24      	ldr	r3, [pc, #144]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008dda:	4b24      	ldr	r3, [pc, #144]	@ (8008e6c <RCCEx_PLL3_Config+0x160>)
 8008ddc:	4013      	ands	r3, r2
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	69d2      	ldr	r2, [r2, #28]
 8008de2:	00d2      	lsls	r2, r2, #3
 8008de4:	4920      	ldr	r1, [pc, #128]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008de6:	4313      	orrs	r3, r2
 8008de8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008dea:	4b1f      	ldr	r3, [pc, #124]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dee:	4a1e      	ldr	r2, [pc, #120]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008df4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d106      	bne.n	8008e0a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e00:	4a19      	ldr	r2, [pc, #100]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008e02:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008e06:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008e08:	e00f      	b.n	8008e2a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d106      	bne.n	8008e1e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008e10:	4b15      	ldr	r3, [pc, #84]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e14:	4a14      	ldr	r2, [pc, #80]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008e16:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008e1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008e1c:	e005      	b.n	8008e2a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008e1e:	4b12      	ldr	r3, [pc, #72]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e22:	4a11      	ldr	r2, [pc, #68]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008e24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008e28:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e36:	f7f9 fa47 	bl	80022c8 <HAL_GetTick>
 8008e3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008e3c:	e008      	b.n	8008e50 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008e3e:	f7f9 fa43 	bl	80022c8 <HAL_GetTick>
 8008e42:	4602      	mov	r2, r0
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	1ad3      	subs	r3, r2, r3
 8008e48:	2b02      	cmp	r3, #2
 8008e4a:	d901      	bls.n	8008e50 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008e4c:	2303      	movs	r3, #3
 8008e4e:	e006      	b.n	8008e5e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008e50:	4b05      	ldr	r3, [pc, #20]	@ (8008e68 <RCCEx_PLL3_Config+0x15c>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d0f0      	beq.n	8008e3e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	58024400 	.word	0x58024400
 8008e6c:	ffff0007 	.word	0xffff0007

08008e70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b082      	sub	sp, #8
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d101      	bne.n	8008e82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e049      	b.n	8008f16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e88:	b2db      	uxtb	r3, r3
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d106      	bne.n	8008e9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f7f8 feb0 	bl	8001bfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2202      	movs	r2, #2
 8008ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	3304      	adds	r3, #4
 8008eac:	4619      	mov	r1, r3
 8008eae:	4610      	mov	r0, r2
 8008eb0:	f000 fea4 	bl	8009bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2201      	movs	r2, #1
 8008ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2201      	movs	r2, #1
 8008f08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008f14:	2300      	movs	r3, #0
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3708      	adds	r7, #8
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
	...

08008f20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b085      	sub	sp, #20
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d001      	beq.n	8008f38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008f34:	2301      	movs	r3, #1
 8008f36:	e054      	b.n	8008fe2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2202      	movs	r2, #2
 8008f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	68da      	ldr	r2, [r3, #12]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f042 0201 	orr.w	r2, r2, #1
 8008f4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a26      	ldr	r2, [pc, #152]	@ (8008ff0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d022      	beq.n	8008fa0 <HAL_TIM_Base_Start_IT+0x80>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f62:	d01d      	beq.n	8008fa0 <HAL_TIM_Base_Start_IT+0x80>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a22      	ldr	r2, [pc, #136]	@ (8008ff4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d018      	beq.n	8008fa0 <HAL_TIM_Base_Start_IT+0x80>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a21      	ldr	r2, [pc, #132]	@ (8008ff8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d013      	beq.n	8008fa0 <HAL_TIM_Base_Start_IT+0x80>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8008ffc <HAL_TIM_Base_Start_IT+0xdc>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d00e      	beq.n	8008fa0 <HAL_TIM_Base_Start_IT+0x80>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a1e      	ldr	r2, [pc, #120]	@ (8009000 <HAL_TIM_Base_Start_IT+0xe0>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d009      	beq.n	8008fa0 <HAL_TIM_Base_Start_IT+0x80>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a1c      	ldr	r2, [pc, #112]	@ (8009004 <HAL_TIM_Base_Start_IT+0xe4>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d004      	beq.n	8008fa0 <HAL_TIM_Base_Start_IT+0x80>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8009008 <HAL_TIM_Base_Start_IT+0xe8>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d115      	bne.n	8008fcc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	689a      	ldr	r2, [r3, #8]
 8008fa6:	4b19      	ldr	r3, [pc, #100]	@ (800900c <HAL_TIM_Base_Start_IT+0xec>)
 8008fa8:	4013      	ands	r3, r2
 8008faa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2b06      	cmp	r3, #6
 8008fb0:	d015      	beq.n	8008fde <HAL_TIM_Base_Start_IT+0xbe>
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fb8:	d011      	beq.n	8008fde <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f042 0201 	orr.w	r2, r2, #1
 8008fc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fca:	e008      	b.n	8008fde <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f042 0201 	orr.w	r2, r2, #1
 8008fda:	601a      	str	r2, [r3, #0]
 8008fdc:	e000      	b.n	8008fe0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fde:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3714      	adds	r7, #20
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	40010000 	.word	0x40010000
 8008ff4:	40000400 	.word	0x40000400
 8008ff8:	40000800 	.word	0x40000800
 8008ffc:	40000c00 	.word	0x40000c00
 8009000:	40010400 	.word	0x40010400
 8009004:	40001800 	.word	0x40001800
 8009008:	40014000 	.word	0x40014000
 800900c:	00010007 	.word	0x00010007

08009010 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d101      	bne.n	8009022 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800901e:	2301      	movs	r3, #1
 8009020:	e049      	b.n	80090b6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009028:	b2db      	uxtb	r3, r3
 800902a:	2b00      	cmp	r3, #0
 800902c:	d106      	bne.n	800903c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f7f8 fcda 	bl	80019f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2202      	movs	r2, #2
 8009040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681a      	ldr	r2, [r3, #0]
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	3304      	adds	r3, #4
 800904c:	4619      	mov	r1, r3
 800904e:	4610      	mov	r0, r2
 8009050:	f000 fdd4 	bl	8009bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2201      	movs	r2, #1
 8009060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2201      	movs	r2, #1
 8009070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2201      	movs	r2, #1
 8009080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2201      	movs	r2, #1
 8009088:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2201      	movs	r2, #1
 8009090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2201      	movs	r2, #1
 8009098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2201      	movs	r2, #1
 80090a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2201      	movs	r2, #1
 80090a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2201      	movs	r2, #1
 80090b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3708      	adds	r7, #8
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
	...

080090c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d109      	bne.n	80090e4 <HAL_TIM_PWM_Start+0x24>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	2b01      	cmp	r3, #1
 80090da:	bf14      	ite	ne
 80090dc:	2301      	movne	r3, #1
 80090de:	2300      	moveq	r3, #0
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	e03c      	b.n	800915e <HAL_TIM_PWM_Start+0x9e>
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	2b04      	cmp	r3, #4
 80090e8:	d109      	bne.n	80090fe <HAL_TIM_PWM_Start+0x3e>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	bf14      	ite	ne
 80090f6:	2301      	movne	r3, #1
 80090f8:	2300      	moveq	r3, #0
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	e02f      	b.n	800915e <HAL_TIM_PWM_Start+0x9e>
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	2b08      	cmp	r3, #8
 8009102:	d109      	bne.n	8009118 <HAL_TIM_PWM_Start+0x58>
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800910a:	b2db      	uxtb	r3, r3
 800910c:	2b01      	cmp	r3, #1
 800910e:	bf14      	ite	ne
 8009110:	2301      	movne	r3, #1
 8009112:	2300      	moveq	r3, #0
 8009114:	b2db      	uxtb	r3, r3
 8009116:	e022      	b.n	800915e <HAL_TIM_PWM_Start+0x9e>
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	2b0c      	cmp	r3, #12
 800911c:	d109      	bne.n	8009132 <HAL_TIM_PWM_Start+0x72>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009124:	b2db      	uxtb	r3, r3
 8009126:	2b01      	cmp	r3, #1
 8009128:	bf14      	ite	ne
 800912a:	2301      	movne	r3, #1
 800912c:	2300      	moveq	r3, #0
 800912e:	b2db      	uxtb	r3, r3
 8009130:	e015      	b.n	800915e <HAL_TIM_PWM_Start+0x9e>
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	2b10      	cmp	r3, #16
 8009136:	d109      	bne.n	800914c <HAL_TIM_PWM_Start+0x8c>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800913e:	b2db      	uxtb	r3, r3
 8009140:	2b01      	cmp	r3, #1
 8009142:	bf14      	ite	ne
 8009144:	2301      	movne	r3, #1
 8009146:	2300      	moveq	r3, #0
 8009148:	b2db      	uxtb	r3, r3
 800914a:	e008      	b.n	800915e <HAL_TIM_PWM_Start+0x9e>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009152:	b2db      	uxtb	r3, r3
 8009154:	2b01      	cmp	r3, #1
 8009156:	bf14      	ite	ne
 8009158:	2301      	movne	r3, #1
 800915a:	2300      	moveq	r3, #0
 800915c:	b2db      	uxtb	r3, r3
 800915e:	2b00      	cmp	r3, #0
 8009160:	d001      	beq.n	8009166 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e0a1      	b.n	80092aa <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d104      	bne.n	8009176 <HAL_TIM_PWM_Start+0xb6>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2202      	movs	r2, #2
 8009170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009174:	e023      	b.n	80091be <HAL_TIM_PWM_Start+0xfe>
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	2b04      	cmp	r3, #4
 800917a:	d104      	bne.n	8009186 <HAL_TIM_PWM_Start+0xc6>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2202      	movs	r2, #2
 8009180:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009184:	e01b      	b.n	80091be <HAL_TIM_PWM_Start+0xfe>
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	2b08      	cmp	r3, #8
 800918a:	d104      	bne.n	8009196 <HAL_TIM_PWM_Start+0xd6>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2202      	movs	r2, #2
 8009190:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009194:	e013      	b.n	80091be <HAL_TIM_PWM_Start+0xfe>
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	2b0c      	cmp	r3, #12
 800919a:	d104      	bne.n	80091a6 <HAL_TIM_PWM_Start+0xe6>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2202      	movs	r2, #2
 80091a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80091a4:	e00b      	b.n	80091be <HAL_TIM_PWM_Start+0xfe>
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	2b10      	cmp	r3, #16
 80091aa:	d104      	bne.n	80091b6 <HAL_TIM_PWM_Start+0xf6>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2202      	movs	r2, #2
 80091b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80091b4:	e003      	b.n	80091be <HAL_TIM_PWM_Start+0xfe>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2202      	movs	r2, #2
 80091ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	2201      	movs	r2, #1
 80091c4:	6839      	ldr	r1, [r7, #0]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f001 f932 	bl	800a430 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a38      	ldr	r2, [pc, #224]	@ (80092b4 <HAL_TIM_PWM_Start+0x1f4>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d013      	beq.n	80091fe <HAL_TIM_PWM_Start+0x13e>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a37      	ldr	r2, [pc, #220]	@ (80092b8 <HAL_TIM_PWM_Start+0x1f8>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d00e      	beq.n	80091fe <HAL_TIM_PWM_Start+0x13e>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a35      	ldr	r2, [pc, #212]	@ (80092bc <HAL_TIM_PWM_Start+0x1fc>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d009      	beq.n	80091fe <HAL_TIM_PWM_Start+0x13e>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a34      	ldr	r2, [pc, #208]	@ (80092c0 <HAL_TIM_PWM_Start+0x200>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d004      	beq.n	80091fe <HAL_TIM_PWM_Start+0x13e>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a32      	ldr	r2, [pc, #200]	@ (80092c4 <HAL_TIM_PWM_Start+0x204>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d101      	bne.n	8009202 <HAL_TIM_PWM_Start+0x142>
 80091fe:	2301      	movs	r3, #1
 8009200:	e000      	b.n	8009204 <HAL_TIM_PWM_Start+0x144>
 8009202:	2300      	movs	r3, #0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d007      	beq.n	8009218 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009216:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a25      	ldr	r2, [pc, #148]	@ (80092b4 <HAL_TIM_PWM_Start+0x1f4>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d022      	beq.n	8009268 <HAL_TIM_PWM_Start+0x1a8>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800922a:	d01d      	beq.n	8009268 <HAL_TIM_PWM_Start+0x1a8>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a25      	ldr	r2, [pc, #148]	@ (80092c8 <HAL_TIM_PWM_Start+0x208>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d018      	beq.n	8009268 <HAL_TIM_PWM_Start+0x1a8>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a24      	ldr	r2, [pc, #144]	@ (80092cc <HAL_TIM_PWM_Start+0x20c>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d013      	beq.n	8009268 <HAL_TIM_PWM_Start+0x1a8>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a22      	ldr	r2, [pc, #136]	@ (80092d0 <HAL_TIM_PWM_Start+0x210>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d00e      	beq.n	8009268 <HAL_TIM_PWM_Start+0x1a8>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a1a      	ldr	r2, [pc, #104]	@ (80092b8 <HAL_TIM_PWM_Start+0x1f8>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d009      	beq.n	8009268 <HAL_TIM_PWM_Start+0x1a8>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a1e      	ldr	r2, [pc, #120]	@ (80092d4 <HAL_TIM_PWM_Start+0x214>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d004      	beq.n	8009268 <HAL_TIM_PWM_Start+0x1a8>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a16      	ldr	r2, [pc, #88]	@ (80092bc <HAL_TIM_PWM_Start+0x1fc>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d115      	bne.n	8009294 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	689a      	ldr	r2, [r3, #8]
 800926e:	4b1a      	ldr	r3, [pc, #104]	@ (80092d8 <HAL_TIM_PWM_Start+0x218>)
 8009270:	4013      	ands	r3, r2
 8009272:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2b06      	cmp	r3, #6
 8009278:	d015      	beq.n	80092a6 <HAL_TIM_PWM_Start+0x1e6>
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009280:	d011      	beq.n	80092a6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	681a      	ldr	r2, [r3, #0]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f042 0201 	orr.w	r2, r2, #1
 8009290:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009292:	e008      	b.n	80092a6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f042 0201 	orr.w	r2, r2, #1
 80092a2:	601a      	str	r2, [r3, #0]
 80092a4:	e000      	b.n	80092a8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80092a8:	2300      	movs	r3, #0
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}
 80092b2:	bf00      	nop
 80092b4:	40010000 	.word	0x40010000
 80092b8:	40010400 	.word	0x40010400
 80092bc:	40014000 	.word	0x40014000
 80092c0:	40014400 	.word	0x40014400
 80092c4:	40014800 	.word	0x40014800
 80092c8:	40000400 	.word	0x40000400
 80092cc:	40000800 	.word	0x40000800
 80092d0:	40000c00 	.word	0x40000c00
 80092d4:	40001800 	.word	0x40001800
 80092d8:	00010007 	.word	0x00010007

080092dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b086      	sub	sp, #24
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d101      	bne.n	80092f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e08f      	b.n	8009410 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d106      	bne.n	800930a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f7f8 fca1 	bl	8001c4c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2202      	movs	r2, #2
 800930e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	6899      	ldr	r1, [r3, #8]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	4b3e      	ldr	r3, [pc, #248]	@ (8009418 <HAL_TIM_Encoder_Init+0x13c>)
 800931e:	400b      	ands	r3, r1
 8009320:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	3304      	adds	r3, #4
 800932a:	4619      	mov	r1, r3
 800932c:	4610      	mov	r0, r2
 800932e:	f000 fc65 	bl	8009bfc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	699b      	ldr	r3, [r3, #24]
 8009340:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	6a1b      	ldr	r3, [r3, #32]
 8009348:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	697a      	ldr	r2, [r7, #20]
 8009350:	4313      	orrs	r3, r2
 8009352:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009354:	693a      	ldr	r2, [r7, #16]
 8009356:	4b31      	ldr	r3, [pc, #196]	@ (800941c <HAL_TIM_Encoder_Init+0x140>)
 8009358:	4013      	ands	r3, r2
 800935a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	689a      	ldr	r2, [r3, #8]
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	699b      	ldr	r3, [r3, #24]
 8009364:	021b      	lsls	r3, r3, #8
 8009366:	4313      	orrs	r3, r2
 8009368:	693a      	ldr	r2, [r7, #16]
 800936a:	4313      	orrs	r3, r2
 800936c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800936e:	693a      	ldr	r2, [r7, #16]
 8009370:	4b2b      	ldr	r3, [pc, #172]	@ (8009420 <HAL_TIM_Encoder_Init+0x144>)
 8009372:	4013      	ands	r3, r2
 8009374:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009376:	693a      	ldr	r2, [r7, #16]
 8009378:	4b2a      	ldr	r3, [pc, #168]	@ (8009424 <HAL_TIM_Encoder_Init+0x148>)
 800937a:	4013      	ands	r3, r2
 800937c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	68da      	ldr	r2, [r3, #12]
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	69db      	ldr	r3, [r3, #28]
 8009386:	021b      	lsls	r3, r3, #8
 8009388:	4313      	orrs	r3, r2
 800938a:	693a      	ldr	r2, [r7, #16]
 800938c:	4313      	orrs	r3, r2
 800938e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	691b      	ldr	r3, [r3, #16]
 8009394:	011a      	lsls	r2, r3, #4
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	6a1b      	ldr	r3, [r3, #32]
 800939a:	031b      	lsls	r3, r3, #12
 800939c:	4313      	orrs	r3, r2
 800939e:	693a      	ldr	r2, [r7, #16]
 80093a0:	4313      	orrs	r3, r2
 80093a2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80093aa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80093b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	685a      	ldr	r2, [r3, #4]
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	695b      	ldr	r3, [r3, #20]
 80093bc:	011b      	lsls	r3, r3, #4
 80093be:	4313      	orrs	r3, r2
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	693a      	ldr	r2, [r7, #16]
 80093d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68fa      	ldr	r2, [r7, #12]
 80093dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2201      	movs	r2, #1
 80093e2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2201      	movs	r2, #1
 80093ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2201      	movs	r2, #1
 80093f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2201      	movs	r2, #1
 80093fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2201      	movs	r2, #1
 8009402:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2201      	movs	r2, #1
 800940a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800940e:	2300      	movs	r3, #0
}
 8009410:	4618      	mov	r0, r3
 8009412:	3718      	adds	r7, #24
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	fffebff8 	.word	0xfffebff8
 800941c:	fffffcfc 	.word	0xfffffcfc
 8009420:	fffff3f3 	.word	0xfffff3f3
 8009424:	ffff0f0f 	.word	0xffff0f0f

08009428 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b084      	sub	sp, #16
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009438:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009440:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009448:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009450:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d110      	bne.n	800947a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009458:	7bfb      	ldrb	r3, [r7, #15]
 800945a:	2b01      	cmp	r3, #1
 800945c:	d102      	bne.n	8009464 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800945e:	7b7b      	ldrb	r3, [r7, #13]
 8009460:	2b01      	cmp	r3, #1
 8009462:	d001      	beq.n	8009468 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8009464:	2301      	movs	r3, #1
 8009466:	e089      	b.n	800957c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2202      	movs	r2, #2
 800946c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2202      	movs	r2, #2
 8009474:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009478:	e031      	b.n	80094de <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	2b04      	cmp	r3, #4
 800947e:	d110      	bne.n	80094a2 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009480:	7bbb      	ldrb	r3, [r7, #14]
 8009482:	2b01      	cmp	r3, #1
 8009484:	d102      	bne.n	800948c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009486:	7b3b      	ldrb	r3, [r7, #12]
 8009488:	2b01      	cmp	r3, #1
 800948a:	d001      	beq.n	8009490 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	e075      	b.n	800957c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2202      	movs	r2, #2
 8009494:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2202      	movs	r2, #2
 800949c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80094a0:	e01d      	b.n	80094de <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80094a2:	7bfb      	ldrb	r3, [r7, #15]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d108      	bne.n	80094ba <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80094a8:	7bbb      	ldrb	r3, [r7, #14]
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d105      	bne.n	80094ba <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80094ae:	7b7b      	ldrb	r3, [r7, #13]
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d102      	bne.n	80094ba <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80094b4:	7b3b      	ldrb	r3, [r7, #12]
 80094b6:	2b01      	cmp	r3, #1
 80094b8:	d001      	beq.n	80094be <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80094ba:	2301      	movs	r3, #1
 80094bc:	e05e      	b.n	800957c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2202      	movs	r2, #2
 80094c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2202      	movs	r2, #2
 80094ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2202      	movs	r2, #2
 80094d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2202      	movs	r2, #2
 80094da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d003      	beq.n	80094ec <HAL_TIM_Encoder_Start_IT+0xc4>
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	2b04      	cmp	r3, #4
 80094e8:	d010      	beq.n	800950c <HAL_TIM_Encoder_Start_IT+0xe4>
 80094ea:	e01f      	b.n	800952c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	2201      	movs	r2, #1
 80094f2:	2100      	movs	r1, #0
 80094f4:	4618      	mov	r0, r3
 80094f6:	f000 ff9b 	bl	800a430 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	68da      	ldr	r2, [r3, #12]
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f042 0202 	orr.w	r2, r2, #2
 8009508:	60da      	str	r2, [r3, #12]
      break;
 800950a:	e02e      	b.n	800956a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2201      	movs	r2, #1
 8009512:	2104      	movs	r1, #4
 8009514:	4618      	mov	r0, r3
 8009516:	f000 ff8b 	bl	800a430 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	68da      	ldr	r2, [r3, #12]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f042 0204 	orr.w	r2, r2, #4
 8009528:	60da      	str	r2, [r3, #12]
      break;
 800952a:	e01e      	b.n	800956a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	2201      	movs	r2, #1
 8009532:	2100      	movs	r1, #0
 8009534:	4618      	mov	r0, r3
 8009536:	f000 ff7b 	bl	800a430 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	2201      	movs	r2, #1
 8009540:	2104      	movs	r1, #4
 8009542:	4618      	mov	r0, r3
 8009544:	f000 ff74 	bl	800a430 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	68da      	ldr	r2, [r3, #12]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f042 0202 	orr.w	r2, r2, #2
 8009556:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68da      	ldr	r2, [r3, #12]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f042 0204 	orr.w	r2, r2, #4
 8009566:	60da      	str	r2, [r3, #12]
      break;
 8009568:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f042 0201 	orr.w	r2, r2, #1
 8009578:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3710      	adds	r7, #16
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b084      	sub	sp, #16
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	691b      	ldr	r3, [r3, #16]
 800959a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	f003 0302 	and.w	r3, r3, #2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d020      	beq.n	80095e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	f003 0302 	and.w	r3, r3, #2
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d01b      	beq.n	80095e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f06f 0202 	mvn.w	r2, #2
 80095b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2201      	movs	r2, #1
 80095be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	699b      	ldr	r3, [r3, #24]
 80095c6:	f003 0303 	and.w	r3, r3, #3
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d003      	beq.n	80095d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f7f7 fbd4 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 80095d4:	e005      	b.n	80095e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 faf2 	bl	8009bc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 faf9 	bl	8009bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2200      	movs	r2, #0
 80095e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	f003 0304 	and.w	r3, r3, #4
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d020      	beq.n	8009634 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f003 0304 	and.w	r3, r3, #4
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d01b      	beq.n	8009634 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f06f 0204 	mvn.w	r2, #4
 8009604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2202      	movs	r2, #2
 800960a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	699b      	ldr	r3, [r3, #24]
 8009612:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009616:	2b00      	cmp	r3, #0
 8009618:	d003      	beq.n	8009622 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f7f7 fbae 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 8009620:	e005      	b.n	800962e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f000 facc 	bl	8009bc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f000 fad3 	bl	8009bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2200      	movs	r2, #0
 8009632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	f003 0308 	and.w	r3, r3, #8
 800963a:	2b00      	cmp	r3, #0
 800963c:	d020      	beq.n	8009680 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f003 0308 	and.w	r3, r3, #8
 8009644:	2b00      	cmp	r3, #0
 8009646:	d01b      	beq.n	8009680 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f06f 0208 	mvn.w	r2, #8
 8009650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2204      	movs	r2, #4
 8009656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	69db      	ldr	r3, [r3, #28]
 800965e:	f003 0303 	and.w	r3, r3, #3
 8009662:	2b00      	cmp	r3, #0
 8009664:	d003      	beq.n	800966e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f7f7 fb88 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 800966c:	e005      	b.n	800967a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f000 faa6 	bl	8009bc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f000 faad 	bl	8009bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2200      	movs	r2, #0
 800967e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	f003 0310 	and.w	r3, r3, #16
 8009686:	2b00      	cmp	r3, #0
 8009688:	d020      	beq.n	80096cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f003 0310 	and.w	r3, r3, #16
 8009690:	2b00      	cmp	r3, #0
 8009692:	d01b      	beq.n	80096cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f06f 0210 	mvn.w	r2, #16
 800969c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2208      	movs	r2, #8
 80096a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	69db      	ldr	r3, [r3, #28]
 80096aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d003      	beq.n	80096ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f7f7 fb62 	bl	8000d7c <HAL_TIM_IC_CaptureCallback>
 80096b8:	e005      	b.n	80096c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f000 fa80 	bl	8009bc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 fa87 	bl	8009bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2200      	movs	r2, #0
 80096ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	f003 0301 	and.w	r3, r3, #1
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00c      	beq.n	80096f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	f003 0301 	and.w	r3, r3, #1
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d007      	beq.n	80096f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f06f 0201 	mvn.w	r2, #1
 80096e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 fa5e 	bl	8009bac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d104      	bne.n	8009704 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009700:	2b00      	cmp	r3, #0
 8009702:	d00c      	beq.n	800971e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800970a:	2b00      	cmp	r3, #0
 800970c:	d007      	beq.n	800971e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f000 ff47 	bl	800a5ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009724:	2b00      	cmp	r3, #0
 8009726:	d00c      	beq.n	8009742 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800972e:	2b00      	cmp	r3, #0
 8009730:	d007      	beq.n	8009742 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800973a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f000 ff3f 	bl	800a5c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009748:	2b00      	cmp	r3, #0
 800974a:	d00c      	beq.n	8009766 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009752:	2b00      	cmp	r3, #0
 8009754:	d007      	beq.n	8009766 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800975e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 fa41 	bl	8009be8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	f003 0320 	and.w	r3, r3, #32
 800976c:	2b00      	cmp	r3, #0
 800976e:	d00c      	beq.n	800978a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f003 0320 	and.w	r3, r3, #32
 8009776:	2b00      	cmp	r3, #0
 8009778:	d007      	beq.n	800978a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f06f 0220 	mvn.w	r2, #32
 8009782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 ff07 	bl	800a598 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800978a:	bf00      	nop
 800978c:	3710      	adds	r7, #16
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
	...

08009794 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b086      	sub	sp, #24
 8009798:	af00      	add	r7, sp, #0
 800979a:	60f8      	str	r0, [r7, #12]
 800979c:	60b9      	str	r1, [r7, #8]
 800979e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80097a0:	2300      	movs	r3, #0
 80097a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d101      	bne.n	80097b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80097ae:	2302      	movs	r3, #2
 80097b0:	e0ff      	b.n	80099b2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2201      	movs	r2, #1
 80097b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2b14      	cmp	r3, #20
 80097be:	f200 80f0 	bhi.w	80099a2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80097c2:	a201      	add	r2, pc, #4	@ (adr r2, 80097c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80097c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c8:	0800981d 	.word	0x0800981d
 80097cc:	080099a3 	.word	0x080099a3
 80097d0:	080099a3 	.word	0x080099a3
 80097d4:	080099a3 	.word	0x080099a3
 80097d8:	0800985d 	.word	0x0800985d
 80097dc:	080099a3 	.word	0x080099a3
 80097e0:	080099a3 	.word	0x080099a3
 80097e4:	080099a3 	.word	0x080099a3
 80097e8:	0800989f 	.word	0x0800989f
 80097ec:	080099a3 	.word	0x080099a3
 80097f0:	080099a3 	.word	0x080099a3
 80097f4:	080099a3 	.word	0x080099a3
 80097f8:	080098df 	.word	0x080098df
 80097fc:	080099a3 	.word	0x080099a3
 8009800:	080099a3 	.word	0x080099a3
 8009804:	080099a3 	.word	0x080099a3
 8009808:	08009921 	.word	0x08009921
 800980c:	080099a3 	.word	0x080099a3
 8009810:	080099a3 	.word	0x080099a3
 8009814:	080099a3 	.word	0x080099a3
 8009818:	08009961 	.word	0x08009961
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	68b9      	ldr	r1, [r7, #8]
 8009822:	4618      	mov	r0, r3
 8009824:	f000 fa90 	bl	8009d48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	699a      	ldr	r2, [r3, #24]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f042 0208 	orr.w	r2, r2, #8
 8009836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	699a      	ldr	r2, [r3, #24]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f022 0204 	bic.w	r2, r2, #4
 8009846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	6999      	ldr	r1, [r3, #24]
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	691a      	ldr	r2, [r3, #16]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	430a      	orrs	r2, r1
 8009858:	619a      	str	r2, [r3, #24]
      break;
 800985a:	e0a5      	b.n	80099a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68b9      	ldr	r1, [r7, #8]
 8009862:	4618      	mov	r0, r3
 8009864:	f000 fb00 	bl	8009e68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	699a      	ldr	r2, [r3, #24]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	699a      	ldr	r2, [r3, #24]
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	6999      	ldr	r1, [r3, #24]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	021a      	lsls	r2, r3, #8
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	430a      	orrs	r2, r1
 800989a:	619a      	str	r2, [r3, #24]
      break;
 800989c:	e084      	b.n	80099a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	68b9      	ldr	r1, [r7, #8]
 80098a4:	4618      	mov	r0, r3
 80098a6:	f000 fb69 	bl	8009f7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	69da      	ldr	r2, [r3, #28]
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f042 0208 	orr.w	r2, r2, #8
 80098b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	69da      	ldr	r2, [r3, #28]
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f022 0204 	bic.w	r2, r2, #4
 80098c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	69d9      	ldr	r1, [r3, #28]
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	691a      	ldr	r2, [r3, #16]
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	430a      	orrs	r2, r1
 80098da:	61da      	str	r2, [r3, #28]
      break;
 80098dc:	e064      	b.n	80099a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	68b9      	ldr	r1, [r7, #8]
 80098e4:	4618      	mov	r0, r3
 80098e6:	f000 fbd1 	bl	800a08c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	69da      	ldr	r2, [r3, #28]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80098f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	69da      	ldr	r2, [r3, #28]
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	69d9      	ldr	r1, [r3, #28]
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	691b      	ldr	r3, [r3, #16]
 8009914:	021a      	lsls	r2, r3, #8
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	430a      	orrs	r2, r1
 800991c:	61da      	str	r2, [r3, #28]
      break;
 800991e:	e043      	b.n	80099a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	68b9      	ldr	r1, [r7, #8]
 8009926:	4618      	mov	r0, r3
 8009928:	f000 fc1a 	bl	800a160 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f042 0208 	orr.w	r2, r2, #8
 800993a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f022 0204 	bic.w	r2, r2, #4
 800994a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	691a      	ldr	r2, [r3, #16]
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	430a      	orrs	r2, r1
 800995c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800995e:	e023      	b.n	80099a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	68b9      	ldr	r1, [r7, #8]
 8009966:	4618      	mov	r0, r3
 8009968:	f000 fc5e 	bl	800a228 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800997a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800998a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	691b      	ldr	r3, [r3, #16]
 8009996:	021a      	lsls	r2, r3, #8
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	430a      	orrs	r2, r1
 800999e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80099a0:	e002      	b.n	80099a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	75fb      	strb	r3, [r7, #23]
      break;
 80099a6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2200      	movs	r2, #0
 80099ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80099b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3718      	adds	r7, #24
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop

080099bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80099c6:	2300      	movs	r3, #0
 80099c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d101      	bne.n	80099d8 <HAL_TIM_ConfigClockSource+0x1c>
 80099d4:	2302      	movs	r3, #2
 80099d6:	e0dc      	b.n	8009b92 <HAL_TIM_ConfigClockSource+0x1d6>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2201      	movs	r2, #1
 80099dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2202      	movs	r2, #2
 80099e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	689b      	ldr	r3, [r3, #8]
 80099ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80099f0:	68ba      	ldr	r2, [r7, #8]
 80099f2:	4b6a      	ldr	r3, [pc, #424]	@ (8009b9c <HAL_TIM_ConfigClockSource+0x1e0>)
 80099f4:	4013      	ands	r3, r2
 80099f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80099fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	68ba      	ldr	r2, [r7, #8]
 8009a06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a64      	ldr	r2, [pc, #400]	@ (8009ba0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	f000 80a9 	beq.w	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009a14:	4a62      	ldr	r2, [pc, #392]	@ (8009ba0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	f200 80ae 	bhi.w	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a1c:	4a61      	ldr	r2, [pc, #388]	@ (8009ba4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	f000 80a1 	beq.w	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009a24:	4a5f      	ldr	r2, [pc, #380]	@ (8009ba4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	f200 80a6 	bhi.w	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a2c:	4a5e      	ldr	r2, [pc, #376]	@ (8009ba8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	f000 8099 	beq.w	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009a34:	4a5c      	ldr	r2, [pc, #368]	@ (8009ba8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	f200 809e 	bhi.w	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a3c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009a40:	f000 8091 	beq.w	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009a44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009a48:	f200 8096 	bhi.w	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a50:	f000 8089 	beq.w	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009a54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a58:	f200 808e 	bhi.w	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a60:	d03e      	beq.n	8009ae0 <HAL_TIM_ConfigClockSource+0x124>
 8009a62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a66:	f200 8087 	bhi.w	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a6e:	f000 8086 	beq.w	8009b7e <HAL_TIM_ConfigClockSource+0x1c2>
 8009a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a76:	d87f      	bhi.n	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a78:	2b70      	cmp	r3, #112	@ 0x70
 8009a7a:	d01a      	beq.n	8009ab2 <HAL_TIM_ConfigClockSource+0xf6>
 8009a7c:	2b70      	cmp	r3, #112	@ 0x70
 8009a7e:	d87b      	bhi.n	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a80:	2b60      	cmp	r3, #96	@ 0x60
 8009a82:	d050      	beq.n	8009b26 <HAL_TIM_ConfigClockSource+0x16a>
 8009a84:	2b60      	cmp	r3, #96	@ 0x60
 8009a86:	d877      	bhi.n	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a88:	2b50      	cmp	r3, #80	@ 0x50
 8009a8a:	d03c      	beq.n	8009b06 <HAL_TIM_ConfigClockSource+0x14a>
 8009a8c:	2b50      	cmp	r3, #80	@ 0x50
 8009a8e:	d873      	bhi.n	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a90:	2b40      	cmp	r3, #64	@ 0x40
 8009a92:	d058      	beq.n	8009b46 <HAL_TIM_ConfigClockSource+0x18a>
 8009a94:	2b40      	cmp	r3, #64	@ 0x40
 8009a96:	d86f      	bhi.n	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009a98:	2b30      	cmp	r3, #48	@ 0x30
 8009a9a:	d064      	beq.n	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009a9c:	2b30      	cmp	r3, #48	@ 0x30
 8009a9e:	d86b      	bhi.n	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009aa0:	2b20      	cmp	r3, #32
 8009aa2:	d060      	beq.n	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009aa4:	2b20      	cmp	r3, #32
 8009aa6:	d867      	bhi.n	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d05c      	beq.n	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009aac:	2b10      	cmp	r3, #16
 8009aae:	d05a      	beq.n	8009b66 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ab0:	e062      	b.n	8009b78 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009ac2:	f000 fc95 	bl	800a3f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009ad4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	68ba      	ldr	r2, [r7, #8]
 8009adc:	609a      	str	r2, [r3, #8]
      break;
 8009ade:	e04f      	b.n	8009b80 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009af0:	f000 fc7e 	bl	800a3f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	689a      	ldr	r2, [r3, #8]
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009b02:	609a      	str	r2, [r3, #8]
      break;
 8009b04:	e03c      	b.n	8009b80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b12:	461a      	mov	r2, r3
 8009b14:	f000 fbee 	bl	800a2f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2150      	movs	r1, #80	@ 0x50
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f000 fc48 	bl	800a3b4 <TIM_ITRx_SetConfig>
      break;
 8009b24:	e02c      	b.n	8009b80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b32:	461a      	mov	r2, r3
 8009b34:	f000 fc0d 	bl	800a352 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2160      	movs	r1, #96	@ 0x60
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f000 fc38 	bl	800a3b4 <TIM_ITRx_SetConfig>
      break;
 8009b44:	e01c      	b.n	8009b80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b52:	461a      	mov	r2, r3
 8009b54:	f000 fbce 	bl	800a2f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	2140      	movs	r1, #64	@ 0x40
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f000 fc28 	bl	800a3b4 <TIM_ITRx_SetConfig>
      break;
 8009b64:	e00c      	b.n	8009b80 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681a      	ldr	r2, [r3, #0]
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	4619      	mov	r1, r3
 8009b70:	4610      	mov	r0, r2
 8009b72:	f000 fc1f 	bl	800a3b4 <TIM_ITRx_SetConfig>
      break;
 8009b76:	e003      	b.n	8009b80 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8009b7c:	e000      	b.n	8009b80 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009b7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3710      	adds	r7, #16
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	ffceff88 	.word	0xffceff88
 8009ba0:	00100040 	.word	0x00100040
 8009ba4:	00100030 	.word	0x00100030
 8009ba8:	00100020 	.word	0x00100020

08009bac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b083      	sub	sp, #12
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009bb4:	bf00      	nop
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr

08009bc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b083      	sub	sp, #12
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009bc8:	bf00      	nop
 8009bca:	370c      	adds	r7, #12
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr

08009bd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b083      	sub	sp, #12
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009bdc:	bf00      	nop
 8009bde:	370c      	adds	r7, #12
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr

08009be8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b083      	sub	sp, #12
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009bf0:	bf00      	nop
 8009bf2:	370c      	adds	r7, #12
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b085      	sub	sp, #20
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	4a46      	ldr	r2, [pc, #280]	@ (8009d28 <TIM_Base_SetConfig+0x12c>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d013      	beq.n	8009c3c <TIM_Base_SetConfig+0x40>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c1a:	d00f      	beq.n	8009c3c <TIM_Base_SetConfig+0x40>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	4a43      	ldr	r2, [pc, #268]	@ (8009d2c <TIM_Base_SetConfig+0x130>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d00b      	beq.n	8009c3c <TIM_Base_SetConfig+0x40>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	4a42      	ldr	r2, [pc, #264]	@ (8009d30 <TIM_Base_SetConfig+0x134>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d007      	beq.n	8009c3c <TIM_Base_SetConfig+0x40>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	4a41      	ldr	r2, [pc, #260]	@ (8009d34 <TIM_Base_SetConfig+0x138>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d003      	beq.n	8009c3c <TIM_Base_SetConfig+0x40>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	4a40      	ldr	r2, [pc, #256]	@ (8009d38 <TIM_Base_SetConfig+0x13c>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d108      	bne.n	8009c4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	4a35      	ldr	r2, [pc, #212]	@ (8009d28 <TIM_Base_SetConfig+0x12c>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d01f      	beq.n	8009c96 <TIM_Base_SetConfig+0x9a>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c5c:	d01b      	beq.n	8009c96 <TIM_Base_SetConfig+0x9a>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4a32      	ldr	r2, [pc, #200]	@ (8009d2c <TIM_Base_SetConfig+0x130>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d017      	beq.n	8009c96 <TIM_Base_SetConfig+0x9a>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	4a31      	ldr	r2, [pc, #196]	@ (8009d30 <TIM_Base_SetConfig+0x134>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d013      	beq.n	8009c96 <TIM_Base_SetConfig+0x9a>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	4a30      	ldr	r2, [pc, #192]	@ (8009d34 <TIM_Base_SetConfig+0x138>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d00f      	beq.n	8009c96 <TIM_Base_SetConfig+0x9a>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	4a2f      	ldr	r2, [pc, #188]	@ (8009d38 <TIM_Base_SetConfig+0x13c>)
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	d00b      	beq.n	8009c96 <TIM_Base_SetConfig+0x9a>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	4a2e      	ldr	r2, [pc, #184]	@ (8009d3c <TIM_Base_SetConfig+0x140>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d007      	beq.n	8009c96 <TIM_Base_SetConfig+0x9a>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	4a2d      	ldr	r2, [pc, #180]	@ (8009d40 <TIM_Base_SetConfig+0x144>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d003      	beq.n	8009c96 <TIM_Base_SetConfig+0x9a>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	4a2c      	ldr	r2, [pc, #176]	@ (8009d44 <TIM_Base_SetConfig+0x148>)
 8009c92:	4293      	cmp	r3, r2
 8009c94:	d108      	bne.n	8009ca8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	68fa      	ldr	r2, [r7, #12]
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	695b      	ldr	r3, [r3, #20]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	68fa      	ldr	r2, [r7, #12]
 8009cba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	689a      	ldr	r2, [r3, #8]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	4a16      	ldr	r2, [pc, #88]	@ (8009d28 <TIM_Base_SetConfig+0x12c>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d00f      	beq.n	8009cf4 <TIM_Base_SetConfig+0xf8>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	4a18      	ldr	r2, [pc, #96]	@ (8009d38 <TIM_Base_SetConfig+0x13c>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d00b      	beq.n	8009cf4 <TIM_Base_SetConfig+0xf8>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	4a17      	ldr	r2, [pc, #92]	@ (8009d3c <TIM_Base_SetConfig+0x140>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d007      	beq.n	8009cf4 <TIM_Base_SetConfig+0xf8>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	4a16      	ldr	r2, [pc, #88]	@ (8009d40 <TIM_Base_SetConfig+0x144>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d003      	beq.n	8009cf4 <TIM_Base_SetConfig+0xf8>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	4a15      	ldr	r2, [pc, #84]	@ (8009d44 <TIM_Base_SetConfig+0x148>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d103      	bne.n	8009cfc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	691a      	ldr	r2, [r3, #16]
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2201      	movs	r2, #1
 8009d00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	691b      	ldr	r3, [r3, #16]
 8009d06:	f003 0301 	and.w	r3, r3, #1
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d105      	bne.n	8009d1a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	691b      	ldr	r3, [r3, #16]
 8009d12:	f023 0201 	bic.w	r2, r3, #1
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	611a      	str	r2, [r3, #16]
  }
}
 8009d1a:	bf00      	nop
 8009d1c:	3714      	adds	r7, #20
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d24:	4770      	bx	lr
 8009d26:	bf00      	nop
 8009d28:	40010000 	.word	0x40010000
 8009d2c:	40000400 	.word	0x40000400
 8009d30:	40000800 	.word	0x40000800
 8009d34:	40000c00 	.word	0x40000c00
 8009d38:	40010400 	.word	0x40010400
 8009d3c:	40014000 	.word	0x40014000
 8009d40:	40014400 	.word	0x40014400
 8009d44:	40014800 	.word	0x40014800

08009d48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b087      	sub	sp, #28
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6a1b      	ldr	r3, [r3, #32]
 8009d56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6a1b      	ldr	r3, [r3, #32]
 8009d5c:	f023 0201 	bic.w	r2, r3, #1
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	699b      	ldr	r3, [r3, #24]
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009d70:	68fa      	ldr	r2, [r7, #12]
 8009d72:	4b37      	ldr	r3, [pc, #220]	@ (8009e50 <TIM_OC1_SetConfig+0x108>)
 8009d74:	4013      	ands	r3, r2
 8009d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f023 0303 	bic.w	r3, r3, #3
 8009d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	68fa      	ldr	r2, [r7, #12]
 8009d86:	4313      	orrs	r3, r2
 8009d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	f023 0302 	bic.w	r3, r3, #2
 8009d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	697a      	ldr	r2, [r7, #20]
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	4a2d      	ldr	r2, [pc, #180]	@ (8009e54 <TIM_OC1_SetConfig+0x10c>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d00f      	beq.n	8009dc4 <TIM_OC1_SetConfig+0x7c>
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	4a2c      	ldr	r2, [pc, #176]	@ (8009e58 <TIM_OC1_SetConfig+0x110>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d00b      	beq.n	8009dc4 <TIM_OC1_SetConfig+0x7c>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	4a2b      	ldr	r2, [pc, #172]	@ (8009e5c <TIM_OC1_SetConfig+0x114>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d007      	beq.n	8009dc4 <TIM_OC1_SetConfig+0x7c>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	4a2a      	ldr	r2, [pc, #168]	@ (8009e60 <TIM_OC1_SetConfig+0x118>)
 8009db8:	4293      	cmp	r3, r2
 8009dba:	d003      	beq.n	8009dc4 <TIM_OC1_SetConfig+0x7c>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a29      	ldr	r2, [pc, #164]	@ (8009e64 <TIM_OC1_SetConfig+0x11c>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d10c      	bne.n	8009dde <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	f023 0308 	bic.w	r3, r3, #8
 8009dca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	697a      	ldr	r2, [r7, #20]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	f023 0304 	bic.w	r3, r3, #4
 8009ddc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	4a1c      	ldr	r2, [pc, #112]	@ (8009e54 <TIM_OC1_SetConfig+0x10c>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d00f      	beq.n	8009e06 <TIM_OC1_SetConfig+0xbe>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	4a1b      	ldr	r2, [pc, #108]	@ (8009e58 <TIM_OC1_SetConfig+0x110>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d00b      	beq.n	8009e06 <TIM_OC1_SetConfig+0xbe>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	4a1a      	ldr	r2, [pc, #104]	@ (8009e5c <TIM_OC1_SetConfig+0x114>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d007      	beq.n	8009e06 <TIM_OC1_SetConfig+0xbe>
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	4a19      	ldr	r2, [pc, #100]	@ (8009e60 <TIM_OC1_SetConfig+0x118>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d003      	beq.n	8009e06 <TIM_OC1_SetConfig+0xbe>
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	4a18      	ldr	r2, [pc, #96]	@ (8009e64 <TIM_OC1_SetConfig+0x11c>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d111      	bne.n	8009e2a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009e0e:	693b      	ldr	r3, [r7, #16]
 8009e10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009e14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	695b      	ldr	r3, [r3, #20]
 8009e1a:	693a      	ldr	r2, [r7, #16]
 8009e1c:	4313      	orrs	r3, r2
 8009e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	699b      	ldr	r3, [r3, #24]
 8009e24:	693a      	ldr	r2, [r7, #16]
 8009e26:	4313      	orrs	r3, r2
 8009e28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	693a      	ldr	r2, [r7, #16]
 8009e2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	68fa      	ldr	r2, [r7, #12]
 8009e34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	685a      	ldr	r2, [r3, #4]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	697a      	ldr	r2, [r7, #20]
 8009e42:	621a      	str	r2, [r3, #32]
}
 8009e44:	bf00      	nop
 8009e46:	371c      	adds	r7, #28
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr
 8009e50:	fffeff8f 	.word	0xfffeff8f
 8009e54:	40010000 	.word	0x40010000
 8009e58:	40010400 	.word	0x40010400
 8009e5c:	40014000 	.word	0x40014000
 8009e60:	40014400 	.word	0x40014400
 8009e64:	40014800 	.word	0x40014800

08009e68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b087      	sub	sp, #28
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6a1b      	ldr	r3, [r3, #32]
 8009e76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6a1b      	ldr	r3, [r3, #32]
 8009e7c:	f023 0210 	bic.w	r2, r3, #16
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	699b      	ldr	r3, [r3, #24]
 8009e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009e90:	68fa      	ldr	r2, [r7, #12]
 8009e92:	4b34      	ldr	r3, [pc, #208]	@ (8009f64 <TIM_OC2_SetConfig+0xfc>)
 8009e94:	4013      	ands	r3, r2
 8009e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	021b      	lsls	r3, r3, #8
 8009ea6:	68fa      	ldr	r2, [r7, #12]
 8009ea8:	4313      	orrs	r3, r2
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	f023 0320 	bic.w	r3, r3, #32
 8009eb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	011b      	lsls	r3, r3, #4
 8009eba:	697a      	ldr	r2, [r7, #20]
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4a29      	ldr	r2, [pc, #164]	@ (8009f68 <TIM_OC2_SetConfig+0x100>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d003      	beq.n	8009ed0 <TIM_OC2_SetConfig+0x68>
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	4a28      	ldr	r2, [pc, #160]	@ (8009f6c <TIM_OC2_SetConfig+0x104>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d10d      	bne.n	8009eec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ed6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	68db      	ldr	r3, [r3, #12]
 8009edc:	011b      	lsls	r3, r3, #4
 8009ede:	697a      	ldr	r2, [r7, #20]
 8009ee0:	4313      	orrs	r3, r2
 8009ee2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009eea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	4a1e      	ldr	r2, [pc, #120]	@ (8009f68 <TIM_OC2_SetConfig+0x100>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d00f      	beq.n	8009f14 <TIM_OC2_SetConfig+0xac>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8009f6c <TIM_OC2_SetConfig+0x104>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d00b      	beq.n	8009f14 <TIM_OC2_SetConfig+0xac>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	4a1c      	ldr	r2, [pc, #112]	@ (8009f70 <TIM_OC2_SetConfig+0x108>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d007      	beq.n	8009f14 <TIM_OC2_SetConfig+0xac>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	4a1b      	ldr	r2, [pc, #108]	@ (8009f74 <TIM_OC2_SetConfig+0x10c>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d003      	beq.n	8009f14 <TIM_OC2_SetConfig+0xac>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4a1a      	ldr	r2, [pc, #104]	@ (8009f78 <TIM_OC2_SetConfig+0x110>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d113      	bne.n	8009f3c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009f1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009f22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	695b      	ldr	r3, [r3, #20]
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	693a      	ldr	r2, [r7, #16]
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	699b      	ldr	r3, [r3, #24]
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	693a      	ldr	r2, [r7, #16]
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	693a      	ldr	r2, [r7, #16]
 8009f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	68fa      	ldr	r2, [r7, #12]
 8009f46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	697a      	ldr	r2, [r7, #20]
 8009f54:	621a      	str	r2, [r3, #32]
}
 8009f56:	bf00      	nop
 8009f58:	371c      	adds	r7, #28
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f60:	4770      	bx	lr
 8009f62:	bf00      	nop
 8009f64:	feff8fff 	.word	0xfeff8fff
 8009f68:	40010000 	.word	0x40010000
 8009f6c:	40010400 	.word	0x40010400
 8009f70:	40014000 	.word	0x40014000
 8009f74:	40014400 	.word	0x40014400
 8009f78:	40014800 	.word	0x40014800

08009f7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b087      	sub	sp, #28
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a1b      	ldr	r3, [r3, #32]
 8009f8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6a1b      	ldr	r3, [r3, #32]
 8009f90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	685b      	ldr	r3, [r3, #4]
 8009f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	69db      	ldr	r3, [r3, #28]
 8009fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009fa4:	68fa      	ldr	r2, [r7, #12]
 8009fa6:	4b33      	ldr	r3, [pc, #204]	@ (800a074 <TIM_OC3_SetConfig+0xf8>)
 8009fa8:	4013      	ands	r3, r2
 8009faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f023 0303 	bic.w	r3, r3, #3
 8009fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	021b      	lsls	r3, r3, #8
 8009fcc:	697a      	ldr	r2, [r7, #20]
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	4a28      	ldr	r2, [pc, #160]	@ (800a078 <TIM_OC3_SetConfig+0xfc>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d003      	beq.n	8009fe2 <TIM_OC3_SetConfig+0x66>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	4a27      	ldr	r2, [pc, #156]	@ (800a07c <TIM_OC3_SetConfig+0x100>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d10d      	bne.n	8009ffe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009fe8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	68db      	ldr	r3, [r3, #12]
 8009fee:	021b      	lsls	r3, r3, #8
 8009ff0:	697a      	ldr	r2, [r7, #20]
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ff6:	697b      	ldr	r3, [r7, #20]
 8009ff8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009ffc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	4a1d      	ldr	r2, [pc, #116]	@ (800a078 <TIM_OC3_SetConfig+0xfc>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d00f      	beq.n	800a026 <TIM_OC3_SetConfig+0xaa>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	4a1c      	ldr	r2, [pc, #112]	@ (800a07c <TIM_OC3_SetConfig+0x100>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d00b      	beq.n	800a026 <TIM_OC3_SetConfig+0xaa>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	4a1b      	ldr	r2, [pc, #108]	@ (800a080 <TIM_OC3_SetConfig+0x104>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d007      	beq.n	800a026 <TIM_OC3_SetConfig+0xaa>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	4a1a      	ldr	r2, [pc, #104]	@ (800a084 <TIM_OC3_SetConfig+0x108>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d003      	beq.n	800a026 <TIM_OC3_SetConfig+0xaa>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	4a19      	ldr	r2, [pc, #100]	@ (800a088 <TIM_OC3_SetConfig+0x10c>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d113      	bne.n	800a04e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a02c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a034:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	695b      	ldr	r3, [r3, #20]
 800a03a:	011b      	lsls	r3, r3, #4
 800a03c:	693a      	ldr	r2, [r7, #16]
 800a03e:	4313      	orrs	r3, r2
 800a040:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	699b      	ldr	r3, [r3, #24]
 800a046:	011b      	lsls	r3, r3, #4
 800a048:	693a      	ldr	r2, [r7, #16]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	693a      	ldr	r2, [r7, #16]
 800a052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	68fa      	ldr	r2, [r7, #12]
 800a058:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	697a      	ldr	r2, [r7, #20]
 800a066:	621a      	str	r2, [r3, #32]
}
 800a068:	bf00      	nop
 800a06a:	371c      	adds	r7, #28
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr
 800a074:	fffeff8f 	.word	0xfffeff8f
 800a078:	40010000 	.word	0x40010000
 800a07c:	40010400 	.word	0x40010400
 800a080:	40014000 	.word	0x40014000
 800a084:	40014400 	.word	0x40014400
 800a088:	40014800 	.word	0x40014800

0800a08c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a08c:	b480      	push	{r7}
 800a08e:	b087      	sub	sp, #28
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6a1b      	ldr	r3, [r3, #32]
 800a09a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6a1b      	ldr	r3, [r3, #32]
 800a0a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	69db      	ldr	r3, [r3, #28]
 800a0b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a0b4:	68fa      	ldr	r2, [r7, #12]
 800a0b6:	4b24      	ldr	r3, [pc, #144]	@ (800a148 <TIM_OC4_SetConfig+0xbc>)
 800a0b8:	4013      	ands	r3, r2
 800a0ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a0c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	021b      	lsls	r3, r3, #8
 800a0ca:	68fa      	ldr	r2, [r7, #12]
 800a0cc:	4313      	orrs	r3, r2
 800a0ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a0d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	031b      	lsls	r3, r3, #12
 800a0de:	693a      	ldr	r2, [r7, #16]
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	4a19      	ldr	r2, [pc, #100]	@ (800a14c <TIM_OC4_SetConfig+0xc0>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d00f      	beq.n	800a10c <TIM_OC4_SetConfig+0x80>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	4a18      	ldr	r2, [pc, #96]	@ (800a150 <TIM_OC4_SetConfig+0xc4>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d00b      	beq.n	800a10c <TIM_OC4_SetConfig+0x80>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	4a17      	ldr	r2, [pc, #92]	@ (800a154 <TIM_OC4_SetConfig+0xc8>)
 800a0f8:	4293      	cmp	r3, r2
 800a0fa:	d007      	beq.n	800a10c <TIM_OC4_SetConfig+0x80>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	4a16      	ldr	r2, [pc, #88]	@ (800a158 <TIM_OC4_SetConfig+0xcc>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d003      	beq.n	800a10c <TIM_OC4_SetConfig+0x80>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	4a15      	ldr	r2, [pc, #84]	@ (800a15c <TIM_OC4_SetConfig+0xd0>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d109      	bne.n	800a120 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a112:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	695b      	ldr	r3, [r3, #20]
 800a118:	019b      	lsls	r3, r3, #6
 800a11a:	697a      	ldr	r2, [r7, #20]
 800a11c:	4313      	orrs	r3, r2
 800a11e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	697a      	ldr	r2, [r7, #20]
 800a124:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	68fa      	ldr	r2, [r7, #12]
 800a12a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	685a      	ldr	r2, [r3, #4]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	693a      	ldr	r2, [r7, #16]
 800a138:	621a      	str	r2, [r3, #32]
}
 800a13a:	bf00      	nop
 800a13c:	371c      	adds	r7, #28
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr
 800a146:	bf00      	nop
 800a148:	feff8fff 	.word	0xfeff8fff
 800a14c:	40010000 	.word	0x40010000
 800a150:	40010400 	.word	0x40010400
 800a154:	40014000 	.word	0x40014000
 800a158:	40014400 	.word	0x40014400
 800a15c:	40014800 	.word	0x40014800

0800a160 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a160:	b480      	push	{r7}
 800a162:	b087      	sub	sp, #28
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6a1b      	ldr	r3, [r3, #32]
 800a16e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6a1b      	ldr	r3, [r3, #32]
 800a174:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	685b      	ldr	r3, [r3, #4]
 800a180:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a188:	68fa      	ldr	r2, [r7, #12]
 800a18a:	4b21      	ldr	r3, [pc, #132]	@ (800a210 <TIM_OC5_SetConfig+0xb0>)
 800a18c:	4013      	ands	r3, r2
 800a18e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	68fa      	ldr	r2, [r7, #12]
 800a196:	4313      	orrs	r3, r2
 800a198:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a1a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	689b      	ldr	r3, [r3, #8]
 800a1a6:	041b      	lsls	r3, r3, #16
 800a1a8:	693a      	ldr	r2, [r7, #16]
 800a1aa:	4313      	orrs	r3, r2
 800a1ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	4a18      	ldr	r2, [pc, #96]	@ (800a214 <TIM_OC5_SetConfig+0xb4>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d00f      	beq.n	800a1d6 <TIM_OC5_SetConfig+0x76>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4a17      	ldr	r2, [pc, #92]	@ (800a218 <TIM_OC5_SetConfig+0xb8>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d00b      	beq.n	800a1d6 <TIM_OC5_SetConfig+0x76>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4a16      	ldr	r2, [pc, #88]	@ (800a21c <TIM_OC5_SetConfig+0xbc>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d007      	beq.n	800a1d6 <TIM_OC5_SetConfig+0x76>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	4a15      	ldr	r2, [pc, #84]	@ (800a220 <TIM_OC5_SetConfig+0xc0>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d003      	beq.n	800a1d6 <TIM_OC5_SetConfig+0x76>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4a14      	ldr	r2, [pc, #80]	@ (800a224 <TIM_OC5_SetConfig+0xc4>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d109      	bne.n	800a1ea <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a1dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	695b      	ldr	r3, [r3, #20]
 800a1e2:	021b      	lsls	r3, r3, #8
 800a1e4:	697a      	ldr	r2, [r7, #20]
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	697a      	ldr	r2, [r7, #20]
 800a1ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	685a      	ldr	r2, [r3, #4]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	693a      	ldr	r2, [r7, #16]
 800a202:	621a      	str	r2, [r3, #32]
}
 800a204:	bf00      	nop
 800a206:	371c      	adds	r7, #28
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr
 800a210:	fffeff8f 	.word	0xfffeff8f
 800a214:	40010000 	.word	0x40010000
 800a218:	40010400 	.word	0x40010400
 800a21c:	40014000 	.word	0x40014000
 800a220:	40014400 	.word	0x40014400
 800a224:	40014800 	.word	0x40014800

0800a228 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a228:	b480      	push	{r7}
 800a22a:	b087      	sub	sp, #28
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6a1b      	ldr	r3, [r3, #32]
 800a236:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6a1b      	ldr	r3, [r3, #32]
 800a23c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a24e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a250:	68fa      	ldr	r2, [r7, #12]
 800a252:	4b22      	ldr	r3, [pc, #136]	@ (800a2dc <TIM_OC6_SetConfig+0xb4>)
 800a254:	4013      	ands	r3, r2
 800a256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	021b      	lsls	r3, r3, #8
 800a25e:	68fa      	ldr	r2, [r7, #12]
 800a260:	4313      	orrs	r3, r2
 800a262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a26a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	051b      	lsls	r3, r3, #20
 800a272:	693a      	ldr	r2, [r7, #16]
 800a274:	4313      	orrs	r3, r2
 800a276:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	4a19      	ldr	r2, [pc, #100]	@ (800a2e0 <TIM_OC6_SetConfig+0xb8>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d00f      	beq.n	800a2a0 <TIM_OC6_SetConfig+0x78>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4a18      	ldr	r2, [pc, #96]	@ (800a2e4 <TIM_OC6_SetConfig+0xbc>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d00b      	beq.n	800a2a0 <TIM_OC6_SetConfig+0x78>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	4a17      	ldr	r2, [pc, #92]	@ (800a2e8 <TIM_OC6_SetConfig+0xc0>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d007      	beq.n	800a2a0 <TIM_OC6_SetConfig+0x78>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	4a16      	ldr	r2, [pc, #88]	@ (800a2ec <TIM_OC6_SetConfig+0xc4>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d003      	beq.n	800a2a0 <TIM_OC6_SetConfig+0x78>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	4a15      	ldr	r2, [pc, #84]	@ (800a2f0 <TIM_OC6_SetConfig+0xc8>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d109      	bne.n	800a2b4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a2a6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	695b      	ldr	r3, [r3, #20]
 800a2ac:	029b      	lsls	r3, r3, #10
 800a2ae:	697a      	ldr	r2, [r7, #20]
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	697a      	ldr	r2, [r7, #20]
 800a2b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	68fa      	ldr	r2, [r7, #12]
 800a2be:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	685a      	ldr	r2, [r3, #4]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	693a      	ldr	r2, [r7, #16]
 800a2cc:	621a      	str	r2, [r3, #32]
}
 800a2ce:	bf00      	nop
 800a2d0:	371c      	adds	r7, #28
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr
 800a2da:	bf00      	nop
 800a2dc:	feff8fff 	.word	0xfeff8fff
 800a2e0:	40010000 	.word	0x40010000
 800a2e4:	40010400 	.word	0x40010400
 800a2e8:	40014000 	.word	0x40014000
 800a2ec:	40014400 	.word	0x40014400
 800a2f0:	40014800 	.word	0x40014800

0800a2f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b087      	sub	sp, #28
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	60b9      	str	r1, [r7, #8]
 800a2fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	6a1b      	ldr	r3, [r3, #32]
 800a304:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	6a1b      	ldr	r3, [r3, #32]
 800a30a:	f023 0201 	bic.w	r2, r3, #1
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	699b      	ldr	r3, [r3, #24]
 800a316:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a318:	693b      	ldr	r3, [r7, #16]
 800a31a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a31e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	011b      	lsls	r3, r3, #4
 800a324:	693a      	ldr	r2, [r7, #16]
 800a326:	4313      	orrs	r3, r2
 800a328:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	f023 030a 	bic.w	r3, r3, #10
 800a330:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a332:	697a      	ldr	r2, [r7, #20]
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	4313      	orrs	r3, r2
 800a338:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	693a      	ldr	r2, [r7, #16]
 800a33e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	697a      	ldr	r2, [r7, #20]
 800a344:	621a      	str	r2, [r3, #32]
}
 800a346:	bf00      	nop
 800a348:	371c      	adds	r7, #28
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr

0800a352 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a352:	b480      	push	{r7}
 800a354:	b087      	sub	sp, #28
 800a356:	af00      	add	r7, sp, #0
 800a358:	60f8      	str	r0, [r7, #12]
 800a35a:	60b9      	str	r1, [r7, #8]
 800a35c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	6a1b      	ldr	r3, [r3, #32]
 800a362:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	6a1b      	ldr	r3, [r3, #32]
 800a368:	f023 0210 	bic.w	r2, r3, #16
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	699b      	ldr	r3, [r3, #24]
 800a374:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a376:	693b      	ldr	r3, [r7, #16]
 800a378:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a37c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	031b      	lsls	r3, r3, #12
 800a382:	693a      	ldr	r2, [r7, #16]
 800a384:	4313      	orrs	r3, r2
 800a386:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a38e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	011b      	lsls	r3, r3, #4
 800a394:	697a      	ldr	r2, [r7, #20]
 800a396:	4313      	orrs	r3, r2
 800a398:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	693a      	ldr	r2, [r7, #16]
 800a39e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	697a      	ldr	r2, [r7, #20]
 800a3a4:	621a      	str	r2, [r3, #32]
}
 800a3a6:	bf00      	nop
 800a3a8:	371c      	adds	r7, #28
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b0:	4770      	bx	lr
	...

0800a3b4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b085      	sub	sp, #20
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
 800a3bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	689b      	ldr	r3, [r3, #8]
 800a3c2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a3c4:	68fa      	ldr	r2, [r7, #12]
 800a3c6:	4b09      	ldr	r3, [pc, #36]	@ (800a3ec <TIM_ITRx_SetConfig+0x38>)
 800a3c8:	4013      	ands	r3, r2
 800a3ca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a3cc:	683a      	ldr	r2, [r7, #0]
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	f043 0307 	orr.w	r3, r3, #7
 800a3d6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	68fa      	ldr	r2, [r7, #12]
 800a3dc:	609a      	str	r2, [r3, #8]
}
 800a3de:	bf00      	nop
 800a3e0:	3714      	adds	r7, #20
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop
 800a3ec:	ffcfff8f 	.word	0xffcfff8f

0800a3f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b087      	sub	sp, #28
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	60f8      	str	r0, [r7, #12]
 800a3f8:	60b9      	str	r1, [r7, #8]
 800a3fa:	607a      	str	r2, [r7, #4]
 800a3fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a40a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	021a      	lsls	r2, r3, #8
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	431a      	orrs	r2, r3
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	4313      	orrs	r3, r2
 800a418:	697a      	ldr	r2, [r7, #20]
 800a41a:	4313      	orrs	r3, r2
 800a41c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	697a      	ldr	r2, [r7, #20]
 800a422:	609a      	str	r2, [r3, #8]
}
 800a424:	bf00      	nop
 800a426:	371c      	adds	r7, #28
 800a428:	46bd      	mov	sp, r7
 800a42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42e:	4770      	bx	lr

0800a430 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a430:	b480      	push	{r7}
 800a432:	b087      	sub	sp, #28
 800a434:	af00      	add	r7, sp, #0
 800a436:	60f8      	str	r0, [r7, #12]
 800a438:	60b9      	str	r1, [r7, #8]
 800a43a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	f003 031f 	and.w	r3, r3, #31
 800a442:	2201      	movs	r2, #1
 800a444:	fa02 f303 	lsl.w	r3, r2, r3
 800a448:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	6a1a      	ldr	r2, [r3, #32]
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	43db      	mvns	r3, r3
 800a452:	401a      	ands	r2, r3
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	6a1a      	ldr	r2, [r3, #32]
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	f003 031f 	and.w	r3, r3, #31
 800a462:	6879      	ldr	r1, [r7, #4]
 800a464:	fa01 f303 	lsl.w	r3, r1, r3
 800a468:	431a      	orrs	r2, r3
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	621a      	str	r2, [r3, #32]
}
 800a46e:	bf00      	nop
 800a470:	371c      	adds	r7, #28
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr
	...

0800a47c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a47c:	b480      	push	{r7}
 800a47e:	b085      	sub	sp, #20
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a48c:	2b01      	cmp	r3, #1
 800a48e:	d101      	bne.n	800a494 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a490:	2302      	movs	r3, #2
 800a492:	e06d      	b.n	800a570 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2201      	movs	r2, #1
 800a498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2202      	movs	r2, #2
 800a4a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	689b      	ldr	r3, [r3, #8]
 800a4b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a30      	ldr	r2, [pc, #192]	@ (800a57c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d004      	beq.n	800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4a2f      	ldr	r2, [pc, #188]	@ (800a580 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d108      	bne.n	800a4da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a4ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	68fa      	ldr	r2, [r7, #12]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	68fa      	ldr	r2, [r7, #12]
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	68fa      	ldr	r2, [r7, #12]
 800a4f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4a20      	ldr	r2, [pc, #128]	@ (800a57c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d022      	beq.n	800a544 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a506:	d01d      	beq.n	800a544 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a1d      	ldr	r2, [pc, #116]	@ (800a584 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d018      	beq.n	800a544 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a1c      	ldr	r2, [pc, #112]	@ (800a588 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d013      	beq.n	800a544 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4a1a      	ldr	r2, [pc, #104]	@ (800a58c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d00e      	beq.n	800a544 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a15      	ldr	r2, [pc, #84]	@ (800a580 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d009      	beq.n	800a544 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4a16      	ldr	r2, [pc, #88]	@ (800a590 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d004      	beq.n	800a544 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a15      	ldr	r2, [pc, #84]	@ (800a594 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d10c      	bne.n	800a55e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a54a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	68ba      	ldr	r2, [r7, #8]
 800a552:	4313      	orrs	r3, r2
 800a554:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	68ba      	ldr	r2, [r7, #8]
 800a55c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2201      	movs	r2, #1
 800a562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a56e:	2300      	movs	r3, #0
}
 800a570:	4618      	mov	r0, r3
 800a572:	3714      	adds	r7, #20
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr
 800a57c:	40010000 	.word	0x40010000
 800a580:	40010400 	.word	0x40010400
 800a584:	40000400 	.word	0x40000400
 800a588:	40000800 	.word	0x40000800
 800a58c:	40000c00 	.word	0x40000c00
 800a590:	40001800 	.word	0x40001800
 800a594:	40014000 	.word	0x40014000

0800a598 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a598:	b480      	push	{r7}
 800a59a:	b083      	sub	sp, #12
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a5a0:	bf00      	nop
 800a5a2:	370c      	adds	r7, #12
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a5b4:	bf00      	nop
 800a5b6:	370c      	adds	r7, #12
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b083      	sub	sp, #12
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a5c8:	bf00      	nop
 800a5ca:	370c      	adds	r7, #12
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d2:	4770      	bx	lr

0800a5d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b082      	sub	sp, #8
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d101      	bne.n	800a5e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	e042      	b.n	800a66c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d106      	bne.n	800a5fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f000 f83b 	bl	800a674 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2224      	movs	r2, #36	@ 0x24
 800a602:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f022 0201 	bic.w	r2, r2, #1
 800a614:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d002      	beq.n	800a624 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 fe28 	bl	800b274 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f000 f8bd 	bl	800a7a4 <UART_SetConfig>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d101      	bne.n	800a634 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e01b      	b.n	800a66c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	685a      	ldr	r2, [r3, #4]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a642:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	689a      	ldr	r2, [r3, #8]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a652:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f042 0201 	orr.w	r2, r2, #1
 800a662:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 fea7 	bl	800b3b8 <UART_CheckIdleState>
 800a66a:	4603      	mov	r3, r0
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3708      	adds	r7, #8
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800a67c:	bf00      	nop
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr

0800a688 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b08a      	sub	sp, #40	@ 0x28
 800a68c:	af02      	add	r7, sp, #8
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	603b      	str	r3, [r7, #0]
 800a694:	4613      	mov	r3, r2
 800a696:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a69e:	2b20      	cmp	r3, #32
 800a6a0:	d17b      	bne.n	800a79a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d002      	beq.n	800a6ae <HAL_UART_Transmit+0x26>
 800a6a8:	88fb      	ldrh	r3, [r7, #6]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d101      	bne.n	800a6b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e074      	b.n	800a79c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2221      	movs	r2, #33	@ 0x21
 800a6be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a6c2:	f7f7 fe01 	bl	80022c8 <HAL_GetTick>
 800a6c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	88fa      	ldrh	r2, [r7, #6]
 800a6cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	88fa      	ldrh	r2, [r7, #6]
 800a6d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6e0:	d108      	bne.n	800a6f4 <HAL_UART_Transmit+0x6c>
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	691b      	ldr	r3, [r3, #16]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d104      	bne.n	800a6f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	61bb      	str	r3, [r7, #24]
 800a6f2:	e003      	b.n	800a6fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a6fc:	e030      	b.n	800a760 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	9300      	str	r3, [sp, #0]
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	2200      	movs	r2, #0
 800a706:	2180      	movs	r1, #128	@ 0x80
 800a708:	68f8      	ldr	r0, [r7, #12]
 800a70a:	f000 feff 	bl	800b50c <UART_WaitOnFlagUntilTimeout>
 800a70e:	4603      	mov	r3, r0
 800a710:	2b00      	cmp	r3, #0
 800a712:	d005      	beq.n	800a720 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2220      	movs	r2, #32
 800a718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a71c:	2303      	movs	r3, #3
 800a71e:	e03d      	b.n	800a79c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a720:	69fb      	ldr	r3, [r7, #28]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d10b      	bne.n	800a73e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a726:	69bb      	ldr	r3, [r7, #24]
 800a728:	881b      	ldrh	r3, [r3, #0]
 800a72a:	461a      	mov	r2, r3
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a734:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a736:	69bb      	ldr	r3, [r7, #24]
 800a738:	3302      	adds	r3, #2
 800a73a:	61bb      	str	r3, [r7, #24]
 800a73c:	e007      	b.n	800a74e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a73e:	69fb      	ldr	r3, [r7, #28]
 800a740:	781a      	ldrb	r2, [r3, #0]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a748:	69fb      	ldr	r3, [r7, #28]
 800a74a:	3301      	adds	r3, #1
 800a74c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a754:	b29b      	uxth	r3, r3
 800a756:	3b01      	subs	r3, #1
 800a758:	b29a      	uxth	r2, r3
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a766:	b29b      	uxth	r3, r3
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d1c8      	bne.n	800a6fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	2200      	movs	r2, #0
 800a774:	2140      	movs	r1, #64	@ 0x40
 800a776:	68f8      	ldr	r0, [r7, #12]
 800a778:	f000 fec8 	bl	800b50c <UART_WaitOnFlagUntilTimeout>
 800a77c:	4603      	mov	r3, r0
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d005      	beq.n	800a78e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2220      	movs	r2, #32
 800a786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a78a:	2303      	movs	r3, #3
 800a78c:	e006      	b.n	800a79c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2220      	movs	r2, #32
 800a792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a796:	2300      	movs	r3, #0
 800a798:	e000      	b.n	800a79c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a79a:	2302      	movs	r3, #2
  }
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3720      	adds	r7, #32
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}

0800a7a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a7a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a7a8:	b092      	sub	sp, #72	@ 0x48
 800a7aa:	af00      	add	r7, sp, #0
 800a7ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	689a      	ldr	r2, [r3, #8]
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	691b      	ldr	r3, [r3, #16]
 800a7bc:	431a      	orrs	r2, r3
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	695b      	ldr	r3, [r3, #20]
 800a7c2:	431a      	orrs	r2, r3
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	69db      	ldr	r3, [r3, #28]
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	4bbe      	ldr	r3, [pc, #760]	@ (800aacc <UART_SetConfig+0x328>)
 800a7d4:	4013      	ands	r3, r2
 800a7d6:	697a      	ldr	r2, [r7, #20]
 800a7d8:	6812      	ldr	r2, [r2, #0]
 800a7da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a7dc:	430b      	orrs	r3, r1
 800a7de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a7e0:	697b      	ldr	r3, [r7, #20]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	68da      	ldr	r2, [r3, #12]
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	430a      	orrs	r2, r1
 800a7f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	699b      	ldr	r3, [r3, #24]
 800a7fa:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4ab3      	ldr	r2, [pc, #716]	@ (800aad0 <UART_SetConfig+0x32c>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d004      	beq.n	800a810 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	6a1b      	ldr	r3, [r3, #32]
 800a80a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a80c:	4313      	orrs	r3, r2
 800a80e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	689a      	ldr	r2, [r3, #8]
 800a816:	4baf      	ldr	r3, [pc, #700]	@ (800aad4 <UART_SetConfig+0x330>)
 800a818:	4013      	ands	r3, r2
 800a81a:	697a      	ldr	r2, [r7, #20]
 800a81c:	6812      	ldr	r2, [r2, #0]
 800a81e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a820:	430b      	orrs	r3, r1
 800a822:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a82a:	f023 010f 	bic.w	r1, r3, #15
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a832:	697b      	ldr	r3, [r7, #20]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	430a      	orrs	r2, r1
 800a838:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	4aa6      	ldr	r2, [pc, #664]	@ (800aad8 <UART_SetConfig+0x334>)
 800a840:	4293      	cmp	r3, r2
 800a842:	d177      	bne.n	800a934 <UART_SetConfig+0x190>
 800a844:	4ba5      	ldr	r3, [pc, #660]	@ (800aadc <UART_SetConfig+0x338>)
 800a846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a848:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a84c:	2b28      	cmp	r3, #40	@ 0x28
 800a84e:	d86d      	bhi.n	800a92c <UART_SetConfig+0x188>
 800a850:	a201      	add	r2, pc, #4	@ (adr r2, 800a858 <UART_SetConfig+0xb4>)
 800a852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a856:	bf00      	nop
 800a858:	0800a8fd 	.word	0x0800a8fd
 800a85c:	0800a92d 	.word	0x0800a92d
 800a860:	0800a92d 	.word	0x0800a92d
 800a864:	0800a92d 	.word	0x0800a92d
 800a868:	0800a92d 	.word	0x0800a92d
 800a86c:	0800a92d 	.word	0x0800a92d
 800a870:	0800a92d 	.word	0x0800a92d
 800a874:	0800a92d 	.word	0x0800a92d
 800a878:	0800a905 	.word	0x0800a905
 800a87c:	0800a92d 	.word	0x0800a92d
 800a880:	0800a92d 	.word	0x0800a92d
 800a884:	0800a92d 	.word	0x0800a92d
 800a888:	0800a92d 	.word	0x0800a92d
 800a88c:	0800a92d 	.word	0x0800a92d
 800a890:	0800a92d 	.word	0x0800a92d
 800a894:	0800a92d 	.word	0x0800a92d
 800a898:	0800a90d 	.word	0x0800a90d
 800a89c:	0800a92d 	.word	0x0800a92d
 800a8a0:	0800a92d 	.word	0x0800a92d
 800a8a4:	0800a92d 	.word	0x0800a92d
 800a8a8:	0800a92d 	.word	0x0800a92d
 800a8ac:	0800a92d 	.word	0x0800a92d
 800a8b0:	0800a92d 	.word	0x0800a92d
 800a8b4:	0800a92d 	.word	0x0800a92d
 800a8b8:	0800a915 	.word	0x0800a915
 800a8bc:	0800a92d 	.word	0x0800a92d
 800a8c0:	0800a92d 	.word	0x0800a92d
 800a8c4:	0800a92d 	.word	0x0800a92d
 800a8c8:	0800a92d 	.word	0x0800a92d
 800a8cc:	0800a92d 	.word	0x0800a92d
 800a8d0:	0800a92d 	.word	0x0800a92d
 800a8d4:	0800a92d 	.word	0x0800a92d
 800a8d8:	0800a91d 	.word	0x0800a91d
 800a8dc:	0800a92d 	.word	0x0800a92d
 800a8e0:	0800a92d 	.word	0x0800a92d
 800a8e4:	0800a92d 	.word	0x0800a92d
 800a8e8:	0800a92d 	.word	0x0800a92d
 800a8ec:	0800a92d 	.word	0x0800a92d
 800a8f0:	0800a92d 	.word	0x0800a92d
 800a8f4:	0800a92d 	.word	0x0800a92d
 800a8f8:	0800a925 	.word	0x0800a925
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a902:	e222      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a904:	2304      	movs	r3, #4
 800a906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a90a:	e21e      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a90c:	2308      	movs	r3, #8
 800a90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a912:	e21a      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a914:	2310      	movs	r3, #16
 800a916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a91a:	e216      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a91c:	2320      	movs	r3, #32
 800a91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a922:	e212      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a924:	2340      	movs	r3, #64	@ 0x40
 800a926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92a:	e20e      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a92c:	2380      	movs	r3, #128	@ 0x80
 800a92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a932:	e20a      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	4a69      	ldr	r2, [pc, #420]	@ (800aae0 <UART_SetConfig+0x33c>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d130      	bne.n	800a9a0 <UART_SetConfig+0x1fc>
 800a93e:	4b67      	ldr	r3, [pc, #412]	@ (800aadc <UART_SetConfig+0x338>)
 800a940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a942:	f003 0307 	and.w	r3, r3, #7
 800a946:	2b05      	cmp	r3, #5
 800a948:	d826      	bhi.n	800a998 <UART_SetConfig+0x1f4>
 800a94a:	a201      	add	r2, pc, #4	@ (adr r2, 800a950 <UART_SetConfig+0x1ac>)
 800a94c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a950:	0800a969 	.word	0x0800a969
 800a954:	0800a971 	.word	0x0800a971
 800a958:	0800a979 	.word	0x0800a979
 800a95c:	0800a981 	.word	0x0800a981
 800a960:	0800a989 	.word	0x0800a989
 800a964:	0800a991 	.word	0x0800a991
 800a968:	2300      	movs	r3, #0
 800a96a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a96e:	e1ec      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a970:	2304      	movs	r3, #4
 800a972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a976:	e1e8      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a978:	2308      	movs	r3, #8
 800a97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a97e:	e1e4      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a980:	2310      	movs	r3, #16
 800a982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a986:	e1e0      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a988:	2320      	movs	r3, #32
 800a98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a98e:	e1dc      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a990:	2340      	movs	r3, #64	@ 0x40
 800a992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a996:	e1d8      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a998:	2380      	movs	r3, #128	@ 0x80
 800a99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99e:	e1d4      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4a4f      	ldr	r2, [pc, #316]	@ (800aae4 <UART_SetConfig+0x340>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d130      	bne.n	800aa0c <UART_SetConfig+0x268>
 800a9aa:	4b4c      	ldr	r3, [pc, #304]	@ (800aadc <UART_SetConfig+0x338>)
 800a9ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9ae:	f003 0307 	and.w	r3, r3, #7
 800a9b2:	2b05      	cmp	r3, #5
 800a9b4:	d826      	bhi.n	800aa04 <UART_SetConfig+0x260>
 800a9b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a9bc <UART_SetConfig+0x218>)
 800a9b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9bc:	0800a9d5 	.word	0x0800a9d5
 800a9c0:	0800a9dd 	.word	0x0800a9dd
 800a9c4:	0800a9e5 	.word	0x0800a9e5
 800a9c8:	0800a9ed 	.word	0x0800a9ed
 800a9cc:	0800a9f5 	.word	0x0800a9f5
 800a9d0:	0800a9fd 	.word	0x0800a9fd
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9da:	e1b6      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a9dc:	2304      	movs	r3, #4
 800a9de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9e2:	e1b2      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a9e4:	2308      	movs	r3, #8
 800a9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ea:	e1ae      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a9ec:	2310      	movs	r3, #16
 800a9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9f2:	e1aa      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a9f4:	2320      	movs	r3, #32
 800a9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9fa:	e1a6      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800a9fc:	2340      	movs	r3, #64	@ 0x40
 800a9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa02:	e1a2      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa04:	2380      	movs	r3, #128	@ 0x80
 800aa06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa0a:	e19e      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4a35      	ldr	r2, [pc, #212]	@ (800aae8 <UART_SetConfig+0x344>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d130      	bne.n	800aa78 <UART_SetConfig+0x2d4>
 800aa16:	4b31      	ldr	r3, [pc, #196]	@ (800aadc <UART_SetConfig+0x338>)
 800aa18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa1a:	f003 0307 	and.w	r3, r3, #7
 800aa1e:	2b05      	cmp	r3, #5
 800aa20:	d826      	bhi.n	800aa70 <UART_SetConfig+0x2cc>
 800aa22:	a201      	add	r2, pc, #4	@ (adr r2, 800aa28 <UART_SetConfig+0x284>)
 800aa24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa28:	0800aa41 	.word	0x0800aa41
 800aa2c:	0800aa49 	.word	0x0800aa49
 800aa30:	0800aa51 	.word	0x0800aa51
 800aa34:	0800aa59 	.word	0x0800aa59
 800aa38:	0800aa61 	.word	0x0800aa61
 800aa3c:	0800aa69 	.word	0x0800aa69
 800aa40:	2300      	movs	r3, #0
 800aa42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa46:	e180      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa48:	2304      	movs	r3, #4
 800aa4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa4e:	e17c      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa50:	2308      	movs	r3, #8
 800aa52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa56:	e178      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa58:	2310      	movs	r3, #16
 800aa5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa5e:	e174      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa60:	2320      	movs	r3, #32
 800aa62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa66:	e170      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa68:	2340      	movs	r3, #64	@ 0x40
 800aa6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa6e:	e16c      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa70:	2380      	movs	r3, #128	@ 0x80
 800aa72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa76:	e168      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4a1b      	ldr	r2, [pc, #108]	@ (800aaec <UART_SetConfig+0x348>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d142      	bne.n	800ab08 <UART_SetConfig+0x364>
 800aa82:	4b16      	ldr	r3, [pc, #88]	@ (800aadc <UART_SetConfig+0x338>)
 800aa84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa86:	f003 0307 	and.w	r3, r3, #7
 800aa8a:	2b05      	cmp	r3, #5
 800aa8c:	d838      	bhi.n	800ab00 <UART_SetConfig+0x35c>
 800aa8e:	a201      	add	r2, pc, #4	@ (adr r2, 800aa94 <UART_SetConfig+0x2f0>)
 800aa90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa94:	0800aaad 	.word	0x0800aaad
 800aa98:	0800aab5 	.word	0x0800aab5
 800aa9c:	0800aabd 	.word	0x0800aabd
 800aaa0:	0800aac5 	.word	0x0800aac5
 800aaa4:	0800aaf1 	.word	0x0800aaf1
 800aaa8:	0800aaf9 	.word	0x0800aaf9
 800aaac:	2300      	movs	r3, #0
 800aaae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aab2:	e14a      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aab4:	2304      	movs	r3, #4
 800aab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaba:	e146      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aabc:	2308      	movs	r3, #8
 800aabe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aac2:	e142      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aac4:	2310      	movs	r3, #16
 800aac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaca:	e13e      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aacc:	cfff69f3 	.word	0xcfff69f3
 800aad0:	58000c00 	.word	0x58000c00
 800aad4:	11fff4ff 	.word	0x11fff4ff
 800aad8:	40011000 	.word	0x40011000
 800aadc:	58024400 	.word	0x58024400
 800aae0:	40004400 	.word	0x40004400
 800aae4:	40004800 	.word	0x40004800
 800aae8:	40004c00 	.word	0x40004c00
 800aaec:	40005000 	.word	0x40005000
 800aaf0:	2320      	movs	r3, #32
 800aaf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaf6:	e128      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aaf8:	2340      	movs	r3, #64	@ 0x40
 800aafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aafe:	e124      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ab00:	2380      	movs	r3, #128	@ 0x80
 800ab02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab06:	e120      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	4acb      	ldr	r2, [pc, #812]	@ (800ae3c <UART_SetConfig+0x698>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d176      	bne.n	800ac00 <UART_SetConfig+0x45c>
 800ab12:	4bcb      	ldr	r3, [pc, #812]	@ (800ae40 <UART_SetConfig+0x69c>)
 800ab14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ab1a:	2b28      	cmp	r3, #40	@ 0x28
 800ab1c:	d86c      	bhi.n	800abf8 <UART_SetConfig+0x454>
 800ab1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab24 <UART_SetConfig+0x380>)
 800ab20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab24:	0800abc9 	.word	0x0800abc9
 800ab28:	0800abf9 	.word	0x0800abf9
 800ab2c:	0800abf9 	.word	0x0800abf9
 800ab30:	0800abf9 	.word	0x0800abf9
 800ab34:	0800abf9 	.word	0x0800abf9
 800ab38:	0800abf9 	.word	0x0800abf9
 800ab3c:	0800abf9 	.word	0x0800abf9
 800ab40:	0800abf9 	.word	0x0800abf9
 800ab44:	0800abd1 	.word	0x0800abd1
 800ab48:	0800abf9 	.word	0x0800abf9
 800ab4c:	0800abf9 	.word	0x0800abf9
 800ab50:	0800abf9 	.word	0x0800abf9
 800ab54:	0800abf9 	.word	0x0800abf9
 800ab58:	0800abf9 	.word	0x0800abf9
 800ab5c:	0800abf9 	.word	0x0800abf9
 800ab60:	0800abf9 	.word	0x0800abf9
 800ab64:	0800abd9 	.word	0x0800abd9
 800ab68:	0800abf9 	.word	0x0800abf9
 800ab6c:	0800abf9 	.word	0x0800abf9
 800ab70:	0800abf9 	.word	0x0800abf9
 800ab74:	0800abf9 	.word	0x0800abf9
 800ab78:	0800abf9 	.word	0x0800abf9
 800ab7c:	0800abf9 	.word	0x0800abf9
 800ab80:	0800abf9 	.word	0x0800abf9
 800ab84:	0800abe1 	.word	0x0800abe1
 800ab88:	0800abf9 	.word	0x0800abf9
 800ab8c:	0800abf9 	.word	0x0800abf9
 800ab90:	0800abf9 	.word	0x0800abf9
 800ab94:	0800abf9 	.word	0x0800abf9
 800ab98:	0800abf9 	.word	0x0800abf9
 800ab9c:	0800abf9 	.word	0x0800abf9
 800aba0:	0800abf9 	.word	0x0800abf9
 800aba4:	0800abe9 	.word	0x0800abe9
 800aba8:	0800abf9 	.word	0x0800abf9
 800abac:	0800abf9 	.word	0x0800abf9
 800abb0:	0800abf9 	.word	0x0800abf9
 800abb4:	0800abf9 	.word	0x0800abf9
 800abb8:	0800abf9 	.word	0x0800abf9
 800abbc:	0800abf9 	.word	0x0800abf9
 800abc0:	0800abf9 	.word	0x0800abf9
 800abc4:	0800abf1 	.word	0x0800abf1
 800abc8:	2301      	movs	r3, #1
 800abca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abce:	e0bc      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800abd0:	2304      	movs	r3, #4
 800abd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abd6:	e0b8      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800abd8:	2308      	movs	r3, #8
 800abda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abde:	e0b4      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800abe0:	2310      	movs	r3, #16
 800abe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abe6:	e0b0      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800abe8:	2320      	movs	r3, #32
 800abea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abee:	e0ac      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800abf0:	2340      	movs	r3, #64	@ 0x40
 800abf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf6:	e0a8      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800abf8:	2380      	movs	r3, #128	@ 0x80
 800abfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfe:	e0a4      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ac00:	697b      	ldr	r3, [r7, #20]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	4a8f      	ldr	r2, [pc, #572]	@ (800ae44 <UART_SetConfig+0x6a0>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d130      	bne.n	800ac6c <UART_SetConfig+0x4c8>
 800ac0a:	4b8d      	ldr	r3, [pc, #564]	@ (800ae40 <UART_SetConfig+0x69c>)
 800ac0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac0e:	f003 0307 	and.w	r3, r3, #7
 800ac12:	2b05      	cmp	r3, #5
 800ac14:	d826      	bhi.n	800ac64 <UART_SetConfig+0x4c0>
 800ac16:	a201      	add	r2, pc, #4	@ (adr r2, 800ac1c <UART_SetConfig+0x478>)
 800ac18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac1c:	0800ac35 	.word	0x0800ac35
 800ac20:	0800ac3d 	.word	0x0800ac3d
 800ac24:	0800ac45 	.word	0x0800ac45
 800ac28:	0800ac4d 	.word	0x0800ac4d
 800ac2c:	0800ac55 	.word	0x0800ac55
 800ac30:	0800ac5d 	.word	0x0800ac5d
 800ac34:	2300      	movs	r3, #0
 800ac36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac3a:	e086      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ac3c:	2304      	movs	r3, #4
 800ac3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac42:	e082      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ac44:	2308      	movs	r3, #8
 800ac46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac4a:	e07e      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ac4c:	2310      	movs	r3, #16
 800ac4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac52:	e07a      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ac54:	2320      	movs	r3, #32
 800ac56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac5a:	e076      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ac5c:	2340      	movs	r3, #64	@ 0x40
 800ac5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac62:	e072      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ac64:	2380      	movs	r3, #128	@ 0x80
 800ac66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac6a:	e06e      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a75      	ldr	r2, [pc, #468]	@ (800ae48 <UART_SetConfig+0x6a4>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d130      	bne.n	800acd8 <UART_SetConfig+0x534>
 800ac76:	4b72      	ldr	r3, [pc, #456]	@ (800ae40 <UART_SetConfig+0x69c>)
 800ac78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac7a:	f003 0307 	and.w	r3, r3, #7
 800ac7e:	2b05      	cmp	r3, #5
 800ac80:	d826      	bhi.n	800acd0 <UART_SetConfig+0x52c>
 800ac82:	a201      	add	r2, pc, #4	@ (adr r2, 800ac88 <UART_SetConfig+0x4e4>)
 800ac84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac88:	0800aca1 	.word	0x0800aca1
 800ac8c:	0800aca9 	.word	0x0800aca9
 800ac90:	0800acb1 	.word	0x0800acb1
 800ac94:	0800acb9 	.word	0x0800acb9
 800ac98:	0800acc1 	.word	0x0800acc1
 800ac9c:	0800acc9 	.word	0x0800acc9
 800aca0:	2300      	movs	r3, #0
 800aca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aca6:	e050      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800aca8:	2304      	movs	r3, #4
 800acaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acae:	e04c      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800acb0:	2308      	movs	r3, #8
 800acb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acb6:	e048      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800acb8:	2310      	movs	r3, #16
 800acba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acbe:	e044      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800acc0:	2320      	movs	r3, #32
 800acc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acc6:	e040      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800acc8:	2340      	movs	r3, #64	@ 0x40
 800acca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acce:	e03c      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800acd0:	2380      	movs	r3, #128	@ 0x80
 800acd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acd6:	e038      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	4a5b      	ldr	r2, [pc, #364]	@ (800ae4c <UART_SetConfig+0x6a8>)
 800acde:	4293      	cmp	r3, r2
 800ace0:	d130      	bne.n	800ad44 <UART_SetConfig+0x5a0>
 800ace2:	4b57      	ldr	r3, [pc, #348]	@ (800ae40 <UART_SetConfig+0x69c>)
 800ace4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ace6:	f003 0307 	and.w	r3, r3, #7
 800acea:	2b05      	cmp	r3, #5
 800acec:	d826      	bhi.n	800ad3c <UART_SetConfig+0x598>
 800acee:	a201      	add	r2, pc, #4	@ (adr r2, 800acf4 <UART_SetConfig+0x550>)
 800acf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acf4:	0800ad0d 	.word	0x0800ad0d
 800acf8:	0800ad15 	.word	0x0800ad15
 800acfc:	0800ad1d 	.word	0x0800ad1d
 800ad00:	0800ad25 	.word	0x0800ad25
 800ad04:	0800ad2d 	.word	0x0800ad2d
 800ad08:	0800ad35 	.word	0x0800ad35
 800ad0c:	2302      	movs	r3, #2
 800ad0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad12:	e01a      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ad14:	2304      	movs	r3, #4
 800ad16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad1a:	e016      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ad1c:	2308      	movs	r3, #8
 800ad1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad22:	e012      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ad24:	2310      	movs	r3, #16
 800ad26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad2a:	e00e      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ad2c:	2320      	movs	r3, #32
 800ad2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad32:	e00a      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ad34:	2340      	movs	r3, #64	@ 0x40
 800ad36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad3a:	e006      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ad3c:	2380      	movs	r3, #128	@ 0x80
 800ad3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad42:	e002      	b.n	800ad4a <UART_SetConfig+0x5a6>
 800ad44:	2380      	movs	r3, #128	@ 0x80
 800ad46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a3f      	ldr	r2, [pc, #252]	@ (800ae4c <UART_SetConfig+0x6a8>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	f040 80f8 	bne.w	800af46 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ad56:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ad5a:	2b20      	cmp	r3, #32
 800ad5c:	dc46      	bgt.n	800adec <UART_SetConfig+0x648>
 800ad5e:	2b02      	cmp	r3, #2
 800ad60:	f2c0 8082 	blt.w	800ae68 <UART_SetConfig+0x6c4>
 800ad64:	3b02      	subs	r3, #2
 800ad66:	2b1e      	cmp	r3, #30
 800ad68:	d87e      	bhi.n	800ae68 <UART_SetConfig+0x6c4>
 800ad6a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad70 <UART_SetConfig+0x5cc>)
 800ad6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad70:	0800adf3 	.word	0x0800adf3
 800ad74:	0800ae69 	.word	0x0800ae69
 800ad78:	0800adfb 	.word	0x0800adfb
 800ad7c:	0800ae69 	.word	0x0800ae69
 800ad80:	0800ae69 	.word	0x0800ae69
 800ad84:	0800ae69 	.word	0x0800ae69
 800ad88:	0800ae0b 	.word	0x0800ae0b
 800ad8c:	0800ae69 	.word	0x0800ae69
 800ad90:	0800ae69 	.word	0x0800ae69
 800ad94:	0800ae69 	.word	0x0800ae69
 800ad98:	0800ae69 	.word	0x0800ae69
 800ad9c:	0800ae69 	.word	0x0800ae69
 800ada0:	0800ae69 	.word	0x0800ae69
 800ada4:	0800ae69 	.word	0x0800ae69
 800ada8:	0800ae1b 	.word	0x0800ae1b
 800adac:	0800ae69 	.word	0x0800ae69
 800adb0:	0800ae69 	.word	0x0800ae69
 800adb4:	0800ae69 	.word	0x0800ae69
 800adb8:	0800ae69 	.word	0x0800ae69
 800adbc:	0800ae69 	.word	0x0800ae69
 800adc0:	0800ae69 	.word	0x0800ae69
 800adc4:	0800ae69 	.word	0x0800ae69
 800adc8:	0800ae69 	.word	0x0800ae69
 800adcc:	0800ae69 	.word	0x0800ae69
 800add0:	0800ae69 	.word	0x0800ae69
 800add4:	0800ae69 	.word	0x0800ae69
 800add8:	0800ae69 	.word	0x0800ae69
 800addc:	0800ae69 	.word	0x0800ae69
 800ade0:	0800ae69 	.word	0x0800ae69
 800ade4:	0800ae69 	.word	0x0800ae69
 800ade8:	0800ae5b 	.word	0x0800ae5b
 800adec:	2b40      	cmp	r3, #64	@ 0x40
 800adee:	d037      	beq.n	800ae60 <UART_SetConfig+0x6bc>
 800adf0:	e03a      	b.n	800ae68 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800adf2:	f7fd fc1b 	bl	800862c <HAL_RCCEx_GetD3PCLK1Freq>
 800adf6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800adf8:	e03c      	b.n	800ae74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800adfe:	4618      	mov	r0, r3
 800ae00:	f7fd fc2a 	bl	8008658 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ae04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae08:	e034      	b.n	800ae74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae0a:	f107 0318 	add.w	r3, r7, #24
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f7fd fd76 	bl	8008900 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ae14:	69fb      	ldr	r3, [r7, #28]
 800ae16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae18:	e02c      	b.n	800ae74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae1a:	4b09      	ldr	r3, [pc, #36]	@ (800ae40 <UART_SetConfig+0x69c>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f003 0320 	and.w	r3, r3, #32
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d016      	beq.n	800ae54 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ae26:	4b06      	ldr	r3, [pc, #24]	@ (800ae40 <UART_SetConfig+0x69c>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	08db      	lsrs	r3, r3, #3
 800ae2c:	f003 0303 	and.w	r3, r3, #3
 800ae30:	4a07      	ldr	r2, [pc, #28]	@ (800ae50 <UART_SetConfig+0x6ac>)
 800ae32:	fa22 f303 	lsr.w	r3, r2, r3
 800ae36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ae38:	e01c      	b.n	800ae74 <UART_SetConfig+0x6d0>
 800ae3a:	bf00      	nop
 800ae3c:	40011400 	.word	0x40011400
 800ae40:	58024400 	.word	0x58024400
 800ae44:	40007800 	.word	0x40007800
 800ae48:	40007c00 	.word	0x40007c00
 800ae4c:	58000c00 	.word	0x58000c00
 800ae50:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ae54:	4b9d      	ldr	r3, [pc, #628]	@ (800b0cc <UART_SetConfig+0x928>)
 800ae56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae58:	e00c      	b.n	800ae74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ae5a:	4b9d      	ldr	r3, [pc, #628]	@ (800b0d0 <UART_SetConfig+0x92c>)
 800ae5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae5e:	e009      	b.n	800ae74 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae66:	e005      	b.n	800ae74 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ae72:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ae74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	f000 81de 	beq.w	800b238 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae80:	4a94      	ldr	r2, [pc, #592]	@ (800b0d4 <UART_SetConfig+0x930>)
 800ae82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae86:	461a      	mov	r2, r3
 800ae88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae8a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae8e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	685a      	ldr	r2, [r3, #4]
 800ae94:	4613      	mov	r3, r2
 800ae96:	005b      	lsls	r3, r3, #1
 800ae98:	4413      	add	r3, r2
 800ae9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	d305      	bcc.n	800aeac <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	685b      	ldr	r3, [r3, #4]
 800aea4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aea6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d903      	bls.n	800aeb4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800aeac:	2301      	movs	r3, #1
 800aeae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800aeb2:	e1c1      	b.n	800b238 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aeb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	60bb      	str	r3, [r7, #8]
 800aeba:	60fa      	str	r2, [r7, #12]
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aec0:	4a84      	ldr	r2, [pc, #528]	@ (800b0d4 <UART_SetConfig+0x930>)
 800aec2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	2200      	movs	r2, #0
 800aeca:	603b      	str	r3, [r7, #0]
 800aecc:	607a      	str	r2, [r7, #4]
 800aece:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aed2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800aed6:	f7f5 fa5b 	bl	8000390 <__aeabi_uldivmod>
 800aeda:	4602      	mov	r2, r0
 800aedc:	460b      	mov	r3, r1
 800aede:	4610      	mov	r0, r2
 800aee0:	4619      	mov	r1, r3
 800aee2:	f04f 0200 	mov.w	r2, #0
 800aee6:	f04f 0300 	mov.w	r3, #0
 800aeea:	020b      	lsls	r3, r1, #8
 800aeec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800aef0:	0202      	lsls	r2, r0, #8
 800aef2:	6979      	ldr	r1, [r7, #20]
 800aef4:	6849      	ldr	r1, [r1, #4]
 800aef6:	0849      	lsrs	r1, r1, #1
 800aef8:	2000      	movs	r0, #0
 800aefa:	460c      	mov	r4, r1
 800aefc:	4605      	mov	r5, r0
 800aefe:	eb12 0804 	adds.w	r8, r2, r4
 800af02:	eb43 0905 	adc.w	r9, r3, r5
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	2200      	movs	r2, #0
 800af0c:	469a      	mov	sl, r3
 800af0e:	4693      	mov	fp, r2
 800af10:	4652      	mov	r2, sl
 800af12:	465b      	mov	r3, fp
 800af14:	4640      	mov	r0, r8
 800af16:	4649      	mov	r1, r9
 800af18:	f7f5 fa3a 	bl	8000390 <__aeabi_uldivmod>
 800af1c:	4602      	mov	r2, r0
 800af1e:	460b      	mov	r3, r1
 800af20:	4613      	mov	r3, r2
 800af22:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800af24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af2a:	d308      	bcc.n	800af3e <UART_SetConfig+0x79a>
 800af2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800af32:	d204      	bcs.n	800af3e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800af3a:	60da      	str	r2, [r3, #12]
 800af3c:	e17c      	b.n	800b238 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800af3e:	2301      	movs	r3, #1
 800af40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800af44:	e178      	b.n	800b238 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	69db      	ldr	r3, [r3, #28]
 800af4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800af4e:	f040 80c5 	bne.w	800b0dc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800af52:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800af56:	2b20      	cmp	r3, #32
 800af58:	dc48      	bgt.n	800afec <UART_SetConfig+0x848>
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	db7b      	blt.n	800b056 <UART_SetConfig+0x8b2>
 800af5e:	2b20      	cmp	r3, #32
 800af60:	d879      	bhi.n	800b056 <UART_SetConfig+0x8b2>
 800af62:	a201      	add	r2, pc, #4	@ (adr r2, 800af68 <UART_SetConfig+0x7c4>)
 800af64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af68:	0800aff3 	.word	0x0800aff3
 800af6c:	0800affb 	.word	0x0800affb
 800af70:	0800b057 	.word	0x0800b057
 800af74:	0800b057 	.word	0x0800b057
 800af78:	0800b003 	.word	0x0800b003
 800af7c:	0800b057 	.word	0x0800b057
 800af80:	0800b057 	.word	0x0800b057
 800af84:	0800b057 	.word	0x0800b057
 800af88:	0800b013 	.word	0x0800b013
 800af8c:	0800b057 	.word	0x0800b057
 800af90:	0800b057 	.word	0x0800b057
 800af94:	0800b057 	.word	0x0800b057
 800af98:	0800b057 	.word	0x0800b057
 800af9c:	0800b057 	.word	0x0800b057
 800afa0:	0800b057 	.word	0x0800b057
 800afa4:	0800b057 	.word	0x0800b057
 800afa8:	0800b023 	.word	0x0800b023
 800afac:	0800b057 	.word	0x0800b057
 800afb0:	0800b057 	.word	0x0800b057
 800afb4:	0800b057 	.word	0x0800b057
 800afb8:	0800b057 	.word	0x0800b057
 800afbc:	0800b057 	.word	0x0800b057
 800afc0:	0800b057 	.word	0x0800b057
 800afc4:	0800b057 	.word	0x0800b057
 800afc8:	0800b057 	.word	0x0800b057
 800afcc:	0800b057 	.word	0x0800b057
 800afd0:	0800b057 	.word	0x0800b057
 800afd4:	0800b057 	.word	0x0800b057
 800afd8:	0800b057 	.word	0x0800b057
 800afdc:	0800b057 	.word	0x0800b057
 800afe0:	0800b057 	.word	0x0800b057
 800afe4:	0800b057 	.word	0x0800b057
 800afe8:	0800b049 	.word	0x0800b049
 800afec:	2b40      	cmp	r3, #64	@ 0x40
 800afee:	d02e      	beq.n	800b04e <UART_SetConfig+0x8aa>
 800aff0:	e031      	b.n	800b056 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aff2:	f7fc f8e5 	bl	80071c0 <HAL_RCC_GetPCLK1Freq>
 800aff6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aff8:	e033      	b.n	800b062 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800affa:	f7fc f8f7 	bl	80071ec <HAL_RCC_GetPCLK2Freq>
 800affe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b000:	e02f      	b.n	800b062 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b002:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b006:	4618      	mov	r0, r3
 800b008:	f7fd fb26 	bl	8008658 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b00e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b010:	e027      	b.n	800b062 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b012:	f107 0318 	add.w	r3, r7, #24
 800b016:	4618      	mov	r0, r3
 800b018:	f7fd fc72 	bl	8008900 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b01c:	69fb      	ldr	r3, [r7, #28]
 800b01e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b020:	e01f      	b.n	800b062 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b022:	4b2d      	ldr	r3, [pc, #180]	@ (800b0d8 <UART_SetConfig+0x934>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f003 0320 	and.w	r3, r3, #32
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d009      	beq.n	800b042 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b02e:	4b2a      	ldr	r3, [pc, #168]	@ (800b0d8 <UART_SetConfig+0x934>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	08db      	lsrs	r3, r3, #3
 800b034:	f003 0303 	and.w	r3, r3, #3
 800b038:	4a24      	ldr	r2, [pc, #144]	@ (800b0cc <UART_SetConfig+0x928>)
 800b03a:	fa22 f303 	lsr.w	r3, r2, r3
 800b03e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b040:	e00f      	b.n	800b062 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b042:	4b22      	ldr	r3, [pc, #136]	@ (800b0cc <UART_SetConfig+0x928>)
 800b044:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b046:	e00c      	b.n	800b062 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b048:	4b21      	ldr	r3, [pc, #132]	@ (800b0d0 <UART_SetConfig+0x92c>)
 800b04a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b04c:	e009      	b.n	800b062 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b04e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b054:	e005      	b.n	800b062 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b056:	2300      	movs	r3, #0
 800b058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b05a:	2301      	movs	r3, #1
 800b05c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b060:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b064:	2b00      	cmp	r3, #0
 800b066:	f000 80e7 	beq.w	800b238 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b06e:	4a19      	ldr	r2, [pc, #100]	@ (800b0d4 <UART_SetConfig+0x930>)
 800b070:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b074:	461a      	mov	r2, r3
 800b076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b078:	fbb3 f3f2 	udiv	r3, r3, r2
 800b07c:	005a      	lsls	r2, r3, #1
 800b07e:	697b      	ldr	r3, [r7, #20]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	085b      	lsrs	r3, r3, #1
 800b084:	441a      	add	r2, r3
 800b086:	697b      	ldr	r3, [r7, #20]
 800b088:	685b      	ldr	r3, [r3, #4]
 800b08a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b08e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b092:	2b0f      	cmp	r3, #15
 800b094:	d916      	bls.n	800b0c4 <UART_SetConfig+0x920>
 800b096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b09c:	d212      	bcs.n	800b0c4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b09e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	f023 030f 	bic.w	r3, r3, #15
 800b0a6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b0a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0aa:	085b      	lsrs	r3, r3, #1
 800b0ac:	b29b      	uxth	r3, r3
 800b0ae:	f003 0307 	and.w	r3, r3, #7
 800b0b2:	b29a      	uxth	r2, r3
 800b0b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0b6:	4313      	orrs	r3, r2
 800b0b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b0ba:	697b      	ldr	r3, [r7, #20]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b0c0:	60da      	str	r2, [r3, #12]
 800b0c2:	e0b9      	b.n	800b238 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b0ca:	e0b5      	b.n	800b238 <UART_SetConfig+0xa94>
 800b0cc:	03d09000 	.word	0x03d09000
 800b0d0:	003d0900 	.word	0x003d0900
 800b0d4:	08012474 	.word	0x08012474
 800b0d8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b0dc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b0e0:	2b20      	cmp	r3, #32
 800b0e2:	dc49      	bgt.n	800b178 <UART_SetConfig+0x9d4>
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	db7c      	blt.n	800b1e2 <UART_SetConfig+0xa3e>
 800b0e8:	2b20      	cmp	r3, #32
 800b0ea:	d87a      	bhi.n	800b1e2 <UART_SetConfig+0xa3e>
 800b0ec:	a201      	add	r2, pc, #4	@ (adr r2, 800b0f4 <UART_SetConfig+0x950>)
 800b0ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0f2:	bf00      	nop
 800b0f4:	0800b17f 	.word	0x0800b17f
 800b0f8:	0800b187 	.word	0x0800b187
 800b0fc:	0800b1e3 	.word	0x0800b1e3
 800b100:	0800b1e3 	.word	0x0800b1e3
 800b104:	0800b18f 	.word	0x0800b18f
 800b108:	0800b1e3 	.word	0x0800b1e3
 800b10c:	0800b1e3 	.word	0x0800b1e3
 800b110:	0800b1e3 	.word	0x0800b1e3
 800b114:	0800b19f 	.word	0x0800b19f
 800b118:	0800b1e3 	.word	0x0800b1e3
 800b11c:	0800b1e3 	.word	0x0800b1e3
 800b120:	0800b1e3 	.word	0x0800b1e3
 800b124:	0800b1e3 	.word	0x0800b1e3
 800b128:	0800b1e3 	.word	0x0800b1e3
 800b12c:	0800b1e3 	.word	0x0800b1e3
 800b130:	0800b1e3 	.word	0x0800b1e3
 800b134:	0800b1af 	.word	0x0800b1af
 800b138:	0800b1e3 	.word	0x0800b1e3
 800b13c:	0800b1e3 	.word	0x0800b1e3
 800b140:	0800b1e3 	.word	0x0800b1e3
 800b144:	0800b1e3 	.word	0x0800b1e3
 800b148:	0800b1e3 	.word	0x0800b1e3
 800b14c:	0800b1e3 	.word	0x0800b1e3
 800b150:	0800b1e3 	.word	0x0800b1e3
 800b154:	0800b1e3 	.word	0x0800b1e3
 800b158:	0800b1e3 	.word	0x0800b1e3
 800b15c:	0800b1e3 	.word	0x0800b1e3
 800b160:	0800b1e3 	.word	0x0800b1e3
 800b164:	0800b1e3 	.word	0x0800b1e3
 800b168:	0800b1e3 	.word	0x0800b1e3
 800b16c:	0800b1e3 	.word	0x0800b1e3
 800b170:	0800b1e3 	.word	0x0800b1e3
 800b174:	0800b1d5 	.word	0x0800b1d5
 800b178:	2b40      	cmp	r3, #64	@ 0x40
 800b17a:	d02e      	beq.n	800b1da <UART_SetConfig+0xa36>
 800b17c:	e031      	b.n	800b1e2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b17e:	f7fc f81f 	bl	80071c0 <HAL_RCC_GetPCLK1Freq>
 800b182:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b184:	e033      	b.n	800b1ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b186:	f7fc f831 	bl	80071ec <HAL_RCC_GetPCLK2Freq>
 800b18a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b18c:	e02f      	b.n	800b1ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b18e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b192:	4618      	mov	r0, r3
 800b194:	f7fd fa60 	bl	8008658 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b19c:	e027      	b.n	800b1ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b19e:	f107 0318 	add.w	r3, r7, #24
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fd fbac 	bl	8008900 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b1a8:	69fb      	ldr	r3, [r7, #28]
 800b1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1ac:	e01f      	b.n	800b1ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b1ae:	4b2d      	ldr	r3, [pc, #180]	@ (800b264 <UART_SetConfig+0xac0>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f003 0320 	and.w	r3, r3, #32
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d009      	beq.n	800b1ce <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b1ba:	4b2a      	ldr	r3, [pc, #168]	@ (800b264 <UART_SetConfig+0xac0>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	08db      	lsrs	r3, r3, #3
 800b1c0:	f003 0303 	and.w	r3, r3, #3
 800b1c4:	4a28      	ldr	r2, [pc, #160]	@ (800b268 <UART_SetConfig+0xac4>)
 800b1c6:	fa22 f303 	lsr.w	r3, r2, r3
 800b1ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b1cc:	e00f      	b.n	800b1ee <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b1ce:	4b26      	ldr	r3, [pc, #152]	@ (800b268 <UART_SetConfig+0xac4>)
 800b1d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1d2:	e00c      	b.n	800b1ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b1d4:	4b25      	ldr	r3, [pc, #148]	@ (800b26c <UART_SetConfig+0xac8>)
 800b1d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1d8:	e009      	b.n	800b1ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1e0:	e005      	b.n	800b1ee <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b1ec:	bf00      	nop
    }

    if (pclk != 0U)
 800b1ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d021      	beq.n	800b238 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f8:	4a1d      	ldr	r2, [pc, #116]	@ (800b270 <UART_SetConfig+0xacc>)
 800b1fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1fe:	461a      	mov	r2, r3
 800b200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b202:	fbb3 f2f2 	udiv	r2, r3, r2
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	685b      	ldr	r3, [r3, #4]
 800b20a:	085b      	lsrs	r3, r3, #1
 800b20c:	441a      	add	r2, r3
 800b20e:	697b      	ldr	r3, [r7, #20]
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	fbb2 f3f3 	udiv	r3, r2, r3
 800b216:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b21a:	2b0f      	cmp	r3, #15
 800b21c:	d909      	bls.n	800b232 <UART_SetConfig+0xa8e>
 800b21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b224:	d205      	bcs.n	800b232 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b228:	b29a      	uxth	r2, r3
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	60da      	str	r2, [r3, #12]
 800b230:	e002      	b.n	800b238 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b232:	2301      	movs	r3, #1
 800b234:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	2201      	movs	r2, #1
 800b23c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b240:	697b      	ldr	r3, [r7, #20]
 800b242:	2201      	movs	r2, #1
 800b244:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	2200      	movs	r2, #0
 800b24c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	2200      	movs	r2, #0
 800b252:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b254:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3748      	adds	r7, #72	@ 0x48
 800b25c:	46bd      	mov	sp, r7
 800b25e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b262:	bf00      	nop
 800b264:	58024400 	.word	0x58024400
 800b268:	03d09000 	.word	0x03d09000
 800b26c:	003d0900 	.word	0x003d0900
 800b270:	08012474 	.word	0x08012474

0800b274 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b280:	f003 0308 	and.w	r3, r3, #8
 800b284:	2b00      	cmp	r3, #0
 800b286:	d00a      	beq.n	800b29e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	430a      	orrs	r2, r1
 800b29c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2a2:	f003 0301 	and.w	r3, r3, #1
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d00a      	beq.n	800b2c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	430a      	orrs	r2, r1
 800b2be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2c4:	f003 0302 	and.w	r3, r3, #2
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d00a      	beq.n	800b2e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	430a      	orrs	r2, r1
 800b2e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2e6:	f003 0304 	and.w	r3, r3, #4
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d00a      	beq.n	800b304 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	430a      	orrs	r2, r1
 800b302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b308:	f003 0310 	and.w	r3, r3, #16
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d00a      	beq.n	800b326 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	689b      	ldr	r3, [r3, #8]
 800b316:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	430a      	orrs	r2, r1
 800b324:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b32a:	f003 0320 	and.w	r3, r3, #32
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d00a      	beq.n	800b348 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	689b      	ldr	r3, [r3, #8]
 800b338:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	430a      	orrs	r2, r1
 800b346:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b34c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b350:	2b00      	cmp	r3, #0
 800b352:	d01a      	beq.n	800b38a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	685b      	ldr	r3, [r3, #4]
 800b35a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	430a      	orrs	r2, r1
 800b368:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b36e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b372:	d10a      	bne.n	800b38a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	430a      	orrs	r2, r1
 800b388:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b38e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00a      	beq.n	800b3ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	685b      	ldr	r3, [r3, #4]
 800b39c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	430a      	orrs	r2, r1
 800b3aa:	605a      	str	r2, [r3, #4]
  }
}
 800b3ac:	bf00      	nop
 800b3ae:	370c      	adds	r7, #12
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b6:	4770      	bx	lr

0800b3b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b098      	sub	sp, #96	@ 0x60
 800b3bc:	af02      	add	r7, sp, #8
 800b3be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b3c8:	f7f6 ff7e 	bl	80022c8 <HAL_GetTick>
 800b3cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f003 0308 	and.w	r3, r3, #8
 800b3d8:	2b08      	cmp	r3, #8
 800b3da:	d12f      	bne.n	800b43c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b3e0:	9300      	str	r3, [sp, #0]
 800b3e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 f88e 	bl	800b50c <UART_WaitOnFlagUntilTimeout>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d022      	beq.n	800b43c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3fe:	e853 3f00 	ldrex	r3, [r3]
 800b402:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b406:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b40a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	461a      	mov	r2, r3
 800b412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b414:	647b      	str	r3, [r7, #68]	@ 0x44
 800b416:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b418:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b41a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b41c:	e841 2300 	strex	r3, r2, [r1]
 800b420:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b424:	2b00      	cmp	r3, #0
 800b426:	d1e6      	bne.n	800b3f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2220      	movs	r2, #32
 800b42c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2200      	movs	r2, #0
 800b434:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b438:	2303      	movs	r3, #3
 800b43a:	e063      	b.n	800b504 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f003 0304 	and.w	r3, r3, #4
 800b446:	2b04      	cmp	r3, #4
 800b448:	d149      	bne.n	800b4de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b44a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b44e:	9300      	str	r3, [sp, #0]
 800b450:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b452:	2200      	movs	r2, #0
 800b454:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f000 f857 	bl	800b50c <UART_WaitOnFlagUntilTimeout>
 800b45e:	4603      	mov	r3, r0
 800b460:	2b00      	cmp	r3, #0
 800b462:	d03c      	beq.n	800b4de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b46c:	e853 3f00 	ldrex	r3, [r3]
 800b470:	623b      	str	r3, [r7, #32]
   return(result);
 800b472:	6a3b      	ldr	r3, [r7, #32]
 800b474:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b478:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	461a      	mov	r2, r3
 800b480:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b482:	633b      	str	r3, [r7, #48]	@ 0x30
 800b484:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b486:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b488:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b48a:	e841 2300 	strex	r3, r2, [r1]
 800b48e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b492:	2b00      	cmp	r3, #0
 800b494:	d1e6      	bne.n	800b464 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	3308      	adds	r3, #8
 800b49c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b49e:	693b      	ldr	r3, [r7, #16]
 800b4a0:	e853 3f00 	ldrex	r3, [r3]
 800b4a4:	60fb      	str	r3, [r7, #12]
   return(result);
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f023 0301 	bic.w	r3, r3, #1
 800b4ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	3308      	adds	r3, #8
 800b4b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b4b6:	61fa      	str	r2, [r7, #28]
 800b4b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ba:	69b9      	ldr	r1, [r7, #24]
 800b4bc:	69fa      	ldr	r2, [r7, #28]
 800b4be:	e841 2300 	strex	r3, r2, [r1]
 800b4c2:	617b      	str	r3, [r7, #20]
   return(result);
 800b4c4:	697b      	ldr	r3, [r7, #20]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d1e5      	bne.n	800b496 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2220      	movs	r2, #32
 800b4ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b4da:	2303      	movs	r3, #3
 800b4dc:	e012      	b.n	800b504 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2220      	movs	r2, #32
 800b4e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2220      	movs	r2, #32
 800b4ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b502:	2300      	movs	r3, #0
}
 800b504:	4618      	mov	r0, r3
 800b506:	3758      	adds	r7, #88	@ 0x58
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}

0800b50c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b084      	sub	sp, #16
 800b510:	af00      	add	r7, sp, #0
 800b512:	60f8      	str	r0, [r7, #12]
 800b514:	60b9      	str	r1, [r7, #8]
 800b516:	603b      	str	r3, [r7, #0]
 800b518:	4613      	mov	r3, r2
 800b51a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b51c:	e04f      	b.n	800b5be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b51e:	69bb      	ldr	r3, [r7, #24]
 800b520:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b524:	d04b      	beq.n	800b5be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b526:	f7f6 fecf 	bl	80022c8 <HAL_GetTick>
 800b52a:	4602      	mov	r2, r0
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	1ad3      	subs	r3, r2, r3
 800b530:	69ba      	ldr	r2, [r7, #24]
 800b532:	429a      	cmp	r2, r3
 800b534:	d302      	bcc.n	800b53c <UART_WaitOnFlagUntilTimeout+0x30>
 800b536:	69bb      	ldr	r3, [r7, #24]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d101      	bne.n	800b540 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b53c:	2303      	movs	r3, #3
 800b53e:	e04e      	b.n	800b5de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f003 0304 	and.w	r3, r3, #4
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d037      	beq.n	800b5be <UART_WaitOnFlagUntilTimeout+0xb2>
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	2b80      	cmp	r3, #128	@ 0x80
 800b552:	d034      	beq.n	800b5be <UART_WaitOnFlagUntilTimeout+0xb2>
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	2b40      	cmp	r3, #64	@ 0x40
 800b558:	d031      	beq.n	800b5be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	69db      	ldr	r3, [r3, #28]
 800b560:	f003 0308 	and.w	r3, r3, #8
 800b564:	2b08      	cmp	r3, #8
 800b566:	d110      	bne.n	800b58a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	2208      	movs	r2, #8
 800b56e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b570:	68f8      	ldr	r0, [r7, #12]
 800b572:	f000 f839 	bl	800b5e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2208      	movs	r2, #8
 800b57a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2200      	movs	r2, #0
 800b582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b586:	2301      	movs	r3, #1
 800b588:	e029      	b.n	800b5de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	69db      	ldr	r3, [r3, #28]
 800b590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b594:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b598:	d111      	bne.n	800b5be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b5a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b5a4:	68f8      	ldr	r0, [r7, #12]
 800b5a6:	f000 f81f 	bl	800b5e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2220      	movs	r2, #32
 800b5ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b5ba:	2303      	movs	r3, #3
 800b5bc:	e00f      	b.n	800b5de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	69da      	ldr	r2, [r3, #28]
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	4013      	ands	r3, r2
 800b5c8:	68ba      	ldr	r2, [r7, #8]
 800b5ca:	429a      	cmp	r2, r3
 800b5cc:	bf0c      	ite	eq
 800b5ce:	2301      	moveq	r3, #1
 800b5d0:	2300      	movne	r3, #0
 800b5d2:	b2db      	uxtb	r3, r3
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	79fb      	ldrb	r3, [r7, #7]
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	d0a0      	beq.n	800b51e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5dc:	2300      	movs	r3, #0
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	3710      	adds	r7, #16
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}
	...

0800b5e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b095      	sub	sp, #84	@ 0x54
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5f8:	e853 3f00 	ldrex	r3, [r3]
 800b5fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b5fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b600:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b604:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	461a      	mov	r2, r3
 800b60c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b60e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b610:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b612:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b614:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b616:	e841 2300 	strex	r3, r2, [r1]
 800b61a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d1e6      	bne.n	800b5f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	3308      	adds	r3, #8
 800b628:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b62a:	6a3b      	ldr	r3, [r7, #32]
 800b62c:	e853 3f00 	ldrex	r3, [r3]
 800b630:	61fb      	str	r3, [r7, #28]
   return(result);
 800b632:	69fa      	ldr	r2, [r7, #28]
 800b634:	4b1e      	ldr	r3, [pc, #120]	@ (800b6b0 <UART_EndRxTransfer+0xc8>)
 800b636:	4013      	ands	r3, r2
 800b638:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	3308      	adds	r3, #8
 800b640:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b642:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b644:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b646:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b648:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b64a:	e841 2300 	strex	r3, r2, [r1]
 800b64e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b652:	2b00      	cmp	r3, #0
 800b654:	d1e5      	bne.n	800b622 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b65a:	2b01      	cmp	r3, #1
 800b65c:	d118      	bne.n	800b690 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	e853 3f00 	ldrex	r3, [r3]
 800b66a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b66c:	68bb      	ldr	r3, [r7, #8]
 800b66e:	f023 0310 	bic.w	r3, r3, #16
 800b672:	647b      	str	r3, [r7, #68]	@ 0x44
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	461a      	mov	r2, r3
 800b67a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b67c:	61bb      	str	r3, [r7, #24]
 800b67e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b680:	6979      	ldr	r1, [r7, #20]
 800b682:	69ba      	ldr	r2, [r7, #24]
 800b684:	e841 2300 	strex	r3, r2, [r1]
 800b688:	613b      	str	r3, [r7, #16]
   return(result);
 800b68a:	693b      	ldr	r3, [r7, #16]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d1e6      	bne.n	800b65e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2220      	movs	r2, #32
 800b694:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2200      	movs	r2, #0
 800b69c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b6a4:	bf00      	nop
 800b6a6:	3754      	adds	r7, #84	@ 0x54
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr
 800b6b0:	effffffe 	.word	0xeffffffe

0800b6b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b6b4:	b084      	sub	sp, #16
 800b6b6:	b580      	push	{r7, lr}
 800b6b8:	b084      	sub	sp, #16
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
 800b6be:	f107 001c 	add.w	r0, r7, #28
 800b6c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b6c6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d121      	bne.n	800b712 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	68da      	ldr	r2, [r3, #12]
 800b6de:	4b2c      	ldr	r3, [pc, #176]	@ (800b790 <USB_CoreInit+0xdc>)
 800b6e0:	4013      	ands	r3, r2
 800b6e2:	687a      	ldr	r2, [r7, #4]
 800b6e4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	68db      	ldr	r3, [r3, #12]
 800b6ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b6f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b6f6:	2b01      	cmp	r3, #1
 800b6f8:	d105      	bne.n	800b706 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	68db      	ldr	r3, [r3, #12]
 800b6fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b706:	6878      	ldr	r0, [r7, #4]
 800b708:	f001 faf6 	bl	800ccf8 <USB_CoreReset>
 800b70c:	4603      	mov	r3, r0
 800b70e:	73fb      	strb	r3, [r7, #15]
 800b710:	e01b      	b.n	800b74a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	68db      	ldr	r3, [r3, #12]
 800b716:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b71e:	6878      	ldr	r0, [r7, #4]
 800b720:	f001 faea 	bl	800ccf8 <USB_CoreReset>
 800b724:	4603      	mov	r3, r0
 800b726:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b728:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d106      	bne.n	800b73e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b734:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	639a      	str	r2, [r3, #56]	@ 0x38
 800b73c:	e005      	b.n	800b74a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b742:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b74a:	7fbb      	ldrb	r3, [r7, #30]
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	d116      	bne.n	800b77e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b754:	b29a      	uxth	r2, r3
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b75e:	4b0d      	ldr	r3, [pc, #52]	@ (800b794 <USB_CoreInit+0xe0>)
 800b760:	4313      	orrs	r3, r2
 800b762:	687a      	ldr	r2, [r7, #4]
 800b764:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	689b      	ldr	r3, [r3, #8]
 800b76a:	f043 0206 	orr.w	r2, r3, #6
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	689b      	ldr	r3, [r3, #8]
 800b776:	f043 0220 	orr.w	r2, r3, #32
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b77e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b780:	4618      	mov	r0, r3
 800b782:	3710      	adds	r7, #16
 800b784:	46bd      	mov	sp, r7
 800b786:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b78a:	b004      	add	sp, #16
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop
 800b790:	ffbdffbf 	.word	0xffbdffbf
 800b794:	03ee0000 	.word	0x03ee0000

0800b798 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b798:	b480      	push	{r7}
 800b79a:	b087      	sub	sp, #28
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	60f8      	str	r0, [r7, #12]
 800b7a0:	60b9      	str	r1, [r7, #8]
 800b7a2:	4613      	mov	r3, r2
 800b7a4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b7a6:	79fb      	ldrb	r3, [r7, #7]
 800b7a8:	2b02      	cmp	r3, #2
 800b7aa:	d165      	bne.n	800b878 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	4a41      	ldr	r2, [pc, #260]	@ (800b8b4 <USB_SetTurnaroundTime+0x11c>)
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	d906      	bls.n	800b7c2 <USB_SetTurnaroundTime+0x2a>
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	4a40      	ldr	r2, [pc, #256]	@ (800b8b8 <USB_SetTurnaroundTime+0x120>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d202      	bcs.n	800b7c2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b7bc:	230f      	movs	r3, #15
 800b7be:	617b      	str	r3, [r7, #20]
 800b7c0:	e062      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	4a3c      	ldr	r2, [pc, #240]	@ (800b8b8 <USB_SetTurnaroundTime+0x120>)
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d306      	bcc.n	800b7d8 <USB_SetTurnaroundTime+0x40>
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	4a3b      	ldr	r2, [pc, #236]	@ (800b8bc <USB_SetTurnaroundTime+0x124>)
 800b7ce:	4293      	cmp	r3, r2
 800b7d0:	d202      	bcs.n	800b7d8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b7d2:	230e      	movs	r3, #14
 800b7d4:	617b      	str	r3, [r7, #20]
 800b7d6:	e057      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	4a38      	ldr	r2, [pc, #224]	@ (800b8bc <USB_SetTurnaroundTime+0x124>)
 800b7dc:	4293      	cmp	r3, r2
 800b7de:	d306      	bcc.n	800b7ee <USB_SetTurnaroundTime+0x56>
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	4a37      	ldr	r2, [pc, #220]	@ (800b8c0 <USB_SetTurnaroundTime+0x128>)
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	d202      	bcs.n	800b7ee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b7e8:	230d      	movs	r3, #13
 800b7ea:	617b      	str	r3, [r7, #20]
 800b7ec:	e04c      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	4a33      	ldr	r2, [pc, #204]	@ (800b8c0 <USB_SetTurnaroundTime+0x128>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d306      	bcc.n	800b804 <USB_SetTurnaroundTime+0x6c>
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	4a32      	ldr	r2, [pc, #200]	@ (800b8c4 <USB_SetTurnaroundTime+0x12c>)
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	d802      	bhi.n	800b804 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b7fe:	230c      	movs	r3, #12
 800b800:	617b      	str	r3, [r7, #20]
 800b802:	e041      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	4a2f      	ldr	r2, [pc, #188]	@ (800b8c4 <USB_SetTurnaroundTime+0x12c>)
 800b808:	4293      	cmp	r3, r2
 800b80a:	d906      	bls.n	800b81a <USB_SetTurnaroundTime+0x82>
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	4a2e      	ldr	r2, [pc, #184]	@ (800b8c8 <USB_SetTurnaroundTime+0x130>)
 800b810:	4293      	cmp	r3, r2
 800b812:	d802      	bhi.n	800b81a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b814:	230b      	movs	r3, #11
 800b816:	617b      	str	r3, [r7, #20]
 800b818:	e036      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	4a2a      	ldr	r2, [pc, #168]	@ (800b8c8 <USB_SetTurnaroundTime+0x130>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	d906      	bls.n	800b830 <USB_SetTurnaroundTime+0x98>
 800b822:	68bb      	ldr	r3, [r7, #8]
 800b824:	4a29      	ldr	r2, [pc, #164]	@ (800b8cc <USB_SetTurnaroundTime+0x134>)
 800b826:	4293      	cmp	r3, r2
 800b828:	d802      	bhi.n	800b830 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b82a:	230a      	movs	r3, #10
 800b82c:	617b      	str	r3, [r7, #20]
 800b82e:	e02b      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	4a26      	ldr	r2, [pc, #152]	@ (800b8cc <USB_SetTurnaroundTime+0x134>)
 800b834:	4293      	cmp	r3, r2
 800b836:	d906      	bls.n	800b846 <USB_SetTurnaroundTime+0xae>
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	4a25      	ldr	r2, [pc, #148]	@ (800b8d0 <USB_SetTurnaroundTime+0x138>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d202      	bcs.n	800b846 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b840:	2309      	movs	r3, #9
 800b842:	617b      	str	r3, [r7, #20]
 800b844:	e020      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	4a21      	ldr	r2, [pc, #132]	@ (800b8d0 <USB_SetTurnaroundTime+0x138>)
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d306      	bcc.n	800b85c <USB_SetTurnaroundTime+0xc4>
 800b84e:	68bb      	ldr	r3, [r7, #8]
 800b850:	4a20      	ldr	r2, [pc, #128]	@ (800b8d4 <USB_SetTurnaroundTime+0x13c>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d802      	bhi.n	800b85c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b856:	2308      	movs	r3, #8
 800b858:	617b      	str	r3, [r7, #20]
 800b85a:	e015      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	4a1d      	ldr	r2, [pc, #116]	@ (800b8d4 <USB_SetTurnaroundTime+0x13c>)
 800b860:	4293      	cmp	r3, r2
 800b862:	d906      	bls.n	800b872 <USB_SetTurnaroundTime+0xda>
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	4a1c      	ldr	r2, [pc, #112]	@ (800b8d8 <USB_SetTurnaroundTime+0x140>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d202      	bcs.n	800b872 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b86c:	2307      	movs	r3, #7
 800b86e:	617b      	str	r3, [r7, #20]
 800b870:	e00a      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b872:	2306      	movs	r3, #6
 800b874:	617b      	str	r3, [r7, #20]
 800b876:	e007      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b878:	79fb      	ldrb	r3, [r7, #7]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d102      	bne.n	800b884 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b87e:	2309      	movs	r3, #9
 800b880:	617b      	str	r3, [r7, #20]
 800b882:	e001      	b.n	800b888 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b884:	2309      	movs	r3, #9
 800b886:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	68db      	ldr	r3, [r3, #12]
 800b88c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	68da      	ldr	r2, [r3, #12]
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	029b      	lsls	r3, r3, #10
 800b89c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b8a0:	431a      	orrs	r2, r3
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b8a6:	2300      	movs	r3, #0
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	371c      	adds	r7, #28
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr
 800b8b4:	00d8acbf 	.word	0x00d8acbf
 800b8b8:	00e4e1c0 	.word	0x00e4e1c0
 800b8bc:	00f42400 	.word	0x00f42400
 800b8c0:	01067380 	.word	0x01067380
 800b8c4:	011a499f 	.word	0x011a499f
 800b8c8:	01312cff 	.word	0x01312cff
 800b8cc:	014ca43f 	.word	0x014ca43f
 800b8d0:	016e3600 	.word	0x016e3600
 800b8d4:	01a6ab1f 	.word	0x01a6ab1f
 800b8d8:	01e84800 	.word	0x01e84800

0800b8dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b083      	sub	sp, #12
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	689b      	ldr	r3, [r3, #8]
 800b8e8:	f043 0201 	orr.w	r2, r3, #1
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b8f0:	2300      	movs	r3, #0
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	370c      	adds	r7, #12
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr

0800b8fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8fe:	b480      	push	{r7}
 800b900:	b083      	sub	sp, #12
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	689b      	ldr	r3, [r3, #8]
 800b90a:	f023 0201 	bic.w	r2, r3, #1
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b912:	2300      	movs	r3, #0
}
 800b914:	4618      	mov	r0, r3
 800b916:	370c      	adds	r7, #12
 800b918:	46bd      	mov	sp, r7
 800b91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91e:	4770      	bx	lr

0800b920 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b084      	sub	sp, #16
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
 800b928:	460b      	mov	r3, r1
 800b92a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b92c:	2300      	movs	r3, #0
 800b92e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	68db      	ldr	r3, [r3, #12]
 800b934:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b93c:	78fb      	ldrb	r3, [r7, #3]
 800b93e:	2b01      	cmp	r3, #1
 800b940:	d115      	bne.n	800b96e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	68db      	ldr	r3, [r3, #12]
 800b946:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b94e:	200a      	movs	r0, #10
 800b950:	f7f6 fcc6 	bl	80022e0 <HAL_Delay>
      ms += 10U;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	330a      	adds	r3, #10
 800b958:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f001 f93b 	bl	800cbd6 <USB_GetMode>
 800b960:	4603      	mov	r3, r0
 800b962:	2b01      	cmp	r3, #1
 800b964:	d01e      	beq.n	800b9a4 <USB_SetCurrentMode+0x84>
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2bc7      	cmp	r3, #199	@ 0xc7
 800b96a:	d9f0      	bls.n	800b94e <USB_SetCurrentMode+0x2e>
 800b96c:	e01a      	b.n	800b9a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b96e:	78fb      	ldrb	r3, [r7, #3]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d115      	bne.n	800b9a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	68db      	ldr	r3, [r3, #12]
 800b978:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b980:	200a      	movs	r0, #10
 800b982:	f7f6 fcad 	bl	80022e0 <HAL_Delay>
      ms += 10U;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	330a      	adds	r3, #10
 800b98a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f001 f922 	bl	800cbd6 <USB_GetMode>
 800b992:	4603      	mov	r3, r0
 800b994:	2b00      	cmp	r3, #0
 800b996:	d005      	beq.n	800b9a4 <USB_SetCurrentMode+0x84>
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	2bc7      	cmp	r3, #199	@ 0xc7
 800b99c:	d9f0      	bls.n	800b980 <USB_SetCurrentMode+0x60>
 800b99e:	e001      	b.n	800b9a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	e005      	b.n	800b9b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	2bc8      	cmp	r3, #200	@ 0xc8
 800b9a8:	d101      	bne.n	800b9ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	e000      	b.n	800b9b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b9ae:	2300      	movs	r3, #0
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3710      	adds	r7, #16
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b9b8:	b084      	sub	sp, #16
 800b9ba:	b580      	push	{r7, lr}
 800b9bc:	b086      	sub	sp, #24
 800b9be:	af00      	add	r7, sp, #0
 800b9c0:	6078      	str	r0, [r7, #4]
 800b9c2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b9c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	613b      	str	r3, [r7, #16]
 800b9d6:	e009      	b.n	800b9ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b9d8:	687a      	ldr	r2, [r7, #4]
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	3340      	adds	r3, #64	@ 0x40
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	4413      	add	r3, r2
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	3301      	adds	r3, #1
 800b9ea:	613b      	str	r3, [r7, #16]
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	2b0e      	cmp	r3, #14
 800b9f0:	d9f2      	bls.n	800b9d8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b9f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d11c      	bne.n	800ba34 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba00:	685b      	ldr	r3, [r3, #4]
 800ba02:	68fa      	ldr	r2, [r7, #12]
 800ba04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ba08:	f043 0302 	orr.w	r3, r3, #2
 800ba0c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba12:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	601a      	str	r2, [r3, #0]
 800ba32:	e005      	b.n	800ba40 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba38:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ba46:	461a      	mov	r2, r3
 800ba48:	2300      	movs	r3, #0
 800ba4a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ba4c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ba50:	2b01      	cmp	r3, #1
 800ba52:	d10d      	bne.n	800ba70 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ba54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d104      	bne.n	800ba66 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ba5c:	2100      	movs	r1, #0
 800ba5e:	6878      	ldr	r0, [r7, #4]
 800ba60:	f000 f968 	bl	800bd34 <USB_SetDevSpeed>
 800ba64:	e008      	b.n	800ba78 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ba66:	2101      	movs	r1, #1
 800ba68:	6878      	ldr	r0, [r7, #4]
 800ba6a:	f000 f963 	bl	800bd34 <USB_SetDevSpeed>
 800ba6e:	e003      	b.n	800ba78 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ba70:	2103      	movs	r1, #3
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f000 f95e 	bl	800bd34 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ba78:	2110      	movs	r1, #16
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 f8fa 	bl	800bc74 <USB_FlushTxFifo>
 800ba80:	4603      	mov	r3, r0
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d001      	beq.n	800ba8a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800ba86:	2301      	movs	r3, #1
 800ba88:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f000 f924 	bl	800bcd8 <USB_FlushRxFifo>
 800ba90:	4603      	mov	r3, r0
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d001      	beq.n	800ba9a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800ba96:	2301      	movs	r3, #1
 800ba98:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800baa0:	461a      	mov	r2, r3
 800baa2:	2300      	movs	r3, #0
 800baa4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800baac:	461a      	mov	r2, r3
 800baae:	2300      	movs	r3, #0
 800bab0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bab8:	461a      	mov	r2, r3
 800baba:	2300      	movs	r3, #0
 800babc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800babe:	2300      	movs	r3, #0
 800bac0:	613b      	str	r3, [r7, #16]
 800bac2:	e043      	b.n	800bb4c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	015a      	lsls	r2, r3, #5
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	4413      	add	r3, r2
 800bacc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bad6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bada:	d118      	bne.n	800bb0e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d10a      	bne.n	800baf8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	015a      	lsls	r2, r3, #5
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	4413      	add	r3, r2
 800baea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baee:	461a      	mov	r2, r3
 800baf0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800baf4:	6013      	str	r3, [r2, #0]
 800baf6:	e013      	b.n	800bb20 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	015a      	lsls	r2, r3, #5
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	4413      	add	r3, r2
 800bb00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb04:	461a      	mov	r2, r3
 800bb06:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bb0a:	6013      	str	r3, [r2, #0]
 800bb0c:	e008      	b.n	800bb20 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bb0e:	693b      	ldr	r3, [r7, #16]
 800bb10:	015a      	lsls	r2, r3, #5
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	4413      	add	r3, r2
 800bb16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb1a:	461a      	mov	r2, r3
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800bb20:	693b      	ldr	r3, [r7, #16]
 800bb22:	015a      	lsls	r2, r3, #5
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	4413      	add	r3, r2
 800bb28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb2c:	461a      	mov	r2, r3
 800bb2e:	2300      	movs	r3, #0
 800bb30:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	015a      	lsls	r2, r3, #5
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	4413      	add	r3, r2
 800bb3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb3e:	461a      	mov	r2, r3
 800bb40:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bb44:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	3301      	adds	r3, #1
 800bb4a:	613b      	str	r3, [r7, #16]
 800bb4c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bb50:	461a      	mov	r2, r3
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	4293      	cmp	r3, r2
 800bb56:	d3b5      	bcc.n	800bac4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bb58:	2300      	movs	r3, #0
 800bb5a:	613b      	str	r3, [r7, #16]
 800bb5c:	e043      	b.n	800bbe6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bb5e:	693b      	ldr	r3, [r7, #16]
 800bb60:	015a      	lsls	r2, r3, #5
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	4413      	add	r3, r2
 800bb66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bb70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bb74:	d118      	bne.n	800bba8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800bb76:	693b      	ldr	r3, [r7, #16]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d10a      	bne.n	800bb92 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	015a      	lsls	r2, r3, #5
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	4413      	add	r3, r2
 800bb84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb88:	461a      	mov	r2, r3
 800bb8a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bb8e:	6013      	str	r3, [r2, #0]
 800bb90:	e013      	b.n	800bbba <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	015a      	lsls	r2, r3, #5
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	4413      	add	r3, r2
 800bb9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb9e:	461a      	mov	r2, r3
 800bba0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bba4:	6013      	str	r3, [r2, #0]
 800bba6:	e008      	b.n	800bbba <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bba8:	693b      	ldr	r3, [r7, #16]
 800bbaa:	015a      	lsls	r2, r3, #5
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	4413      	add	r3, r2
 800bbb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbb4:	461a      	mov	r2, r3
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bbba:	693b      	ldr	r3, [r7, #16]
 800bbbc:	015a      	lsls	r2, r3, #5
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	4413      	add	r3, r2
 800bbc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	2300      	movs	r3, #0
 800bbca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bbcc:	693b      	ldr	r3, [r7, #16]
 800bbce:	015a      	lsls	r2, r3, #5
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	4413      	add	r3, r2
 800bbd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbd8:	461a      	mov	r2, r3
 800bbda:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bbde:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	3301      	adds	r3, #1
 800bbe4:	613b      	str	r3, [r7, #16]
 800bbe6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bbea:	461a      	mov	r2, r3
 800bbec:	693b      	ldr	r3, [r7, #16]
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d3b5      	bcc.n	800bb5e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbf8:	691b      	ldr	r3, [r3, #16]
 800bbfa:	68fa      	ldr	r2, [r7, #12]
 800bbfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc04:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800bc12:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bc14:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d105      	bne.n	800bc28 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	699b      	ldr	r3, [r3, #24]
 800bc20:	f043 0210 	orr.w	r2, r3, #16
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	699a      	ldr	r2, [r3, #24]
 800bc2c:	4b0f      	ldr	r3, [pc, #60]	@ (800bc6c <USB_DevInit+0x2b4>)
 800bc2e:	4313      	orrs	r3, r2
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bc34:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d005      	beq.n	800bc48 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	699b      	ldr	r3, [r3, #24]
 800bc40:	f043 0208 	orr.w	r2, r3, #8
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bc48:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bc4c:	2b01      	cmp	r3, #1
 800bc4e:	d105      	bne.n	800bc5c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	699a      	ldr	r2, [r3, #24]
 800bc54:	4b06      	ldr	r3, [pc, #24]	@ (800bc70 <USB_DevInit+0x2b8>)
 800bc56:	4313      	orrs	r3, r2
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bc5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3718      	adds	r7, #24
 800bc62:	46bd      	mov	sp, r7
 800bc64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bc68:	b004      	add	sp, #16
 800bc6a:	4770      	bx	lr
 800bc6c:	803c3800 	.word	0x803c3800
 800bc70:	40000004 	.word	0x40000004

0800bc74 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b085      	sub	sp, #20
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	3301      	adds	r3, #1
 800bc86:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bc8e:	d901      	bls.n	800bc94 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bc90:	2303      	movs	r3, #3
 800bc92:	e01b      	b.n	800bccc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	691b      	ldr	r3, [r3, #16]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	daf2      	bge.n	800bc82 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	019b      	lsls	r3, r3, #6
 800bca4:	f043 0220 	orr.w	r2, r3, #32
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	3301      	adds	r3, #1
 800bcb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bcb8:	d901      	bls.n	800bcbe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bcba:	2303      	movs	r3, #3
 800bcbc:	e006      	b.n	800bccc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	691b      	ldr	r3, [r3, #16]
 800bcc2:	f003 0320 	and.w	r3, r3, #32
 800bcc6:	2b20      	cmp	r3, #32
 800bcc8:	d0f0      	beq.n	800bcac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bcca:	2300      	movs	r3, #0
}
 800bccc:	4618      	mov	r0, r3
 800bcce:	3714      	adds	r7, #20
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd6:	4770      	bx	lr

0800bcd8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b085      	sub	sp, #20
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bce0:	2300      	movs	r3, #0
 800bce2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	3301      	adds	r3, #1
 800bce8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bcf0:	d901      	bls.n	800bcf6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800bcf2:	2303      	movs	r3, #3
 800bcf4:	e018      	b.n	800bd28 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	691b      	ldr	r3, [r3, #16]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	daf2      	bge.n	800bce4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2210      	movs	r2, #16
 800bd06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	3301      	adds	r3, #1
 800bd0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bd14:	d901      	bls.n	800bd1a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800bd16:	2303      	movs	r3, #3
 800bd18:	e006      	b.n	800bd28 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	691b      	ldr	r3, [r3, #16]
 800bd1e:	f003 0310 	and.w	r3, r3, #16
 800bd22:	2b10      	cmp	r3, #16
 800bd24:	d0f0      	beq.n	800bd08 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800bd26:	2300      	movs	r3, #0
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3714      	adds	r7, #20
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr

0800bd34 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b085      	sub	sp, #20
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
 800bd3c:	460b      	mov	r3, r1
 800bd3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd4a:	681a      	ldr	r2, [r3, #0]
 800bd4c:	78fb      	ldrb	r3, [r7, #3]
 800bd4e:	68f9      	ldr	r1, [r7, #12]
 800bd50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd54:	4313      	orrs	r3, r2
 800bd56:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bd58:	2300      	movs	r3, #0
}
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	3714      	adds	r7, #20
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd64:	4770      	bx	lr

0800bd66 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800bd66:	b480      	push	{r7}
 800bd68:	b087      	sub	sp, #28
 800bd6a:	af00      	add	r7, sp, #0
 800bd6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bd72:	693b      	ldr	r3, [r7, #16]
 800bd74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd78:	689b      	ldr	r3, [r3, #8]
 800bd7a:	f003 0306 	and.w	r3, r3, #6
 800bd7e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d102      	bne.n	800bd8c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bd86:	2300      	movs	r3, #0
 800bd88:	75fb      	strb	r3, [r7, #23]
 800bd8a:	e00a      	b.n	800bda2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	2b02      	cmp	r3, #2
 800bd90:	d002      	beq.n	800bd98 <USB_GetDevSpeed+0x32>
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	2b06      	cmp	r3, #6
 800bd96:	d102      	bne.n	800bd9e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bd98:	2302      	movs	r3, #2
 800bd9a:	75fb      	strb	r3, [r7, #23]
 800bd9c:	e001      	b.n	800bda2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bd9e:	230f      	movs	r3, #15
 800bda0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bda2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	371c      	adds	r7, #28
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr

0800bdb0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b085      	sub	sp, #20
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	781b      	ldrb	r3, [r3, #0]
 800bdc2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	785b      	ldrb	r3, [r3, #1]
 800bdc8:	2b01      	cmp	r3, #1
 800bdca:	d139      	bne.n	800be40 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdd2:	69da      	ldr	r2, [r3, #28]
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	781b      	ldrb	r3, [r3, #0]
 800bdd8:	f003 030f 	and.w	r3, r3, #15
 800bddc:	2101      	movs	r1, #1
 800bdde:	fa01 f303 	lsl.w	r3, r1, r3
 800bde2:	b29b      	uxth	r3, r3
 800bde4:	68f9      	ldr	r1, [r7, #12]
 800bde6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bdea:	4313      	orrs	r3, r2
 800bdec:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	015a      	lsls	r2, r3, #5
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	4413      	add	r3, r2
 800bdf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be00:	2b00      	cmp	r3, #0
 800be02:	d153      	bne.n	800beac <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	015a      	lsls	r2, r3, #5
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	4413      	add	r3, r2
 800be0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be10:	681a      	ldr	r2, [r3, #0]
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	689b      	ldr	r3, [r3, #8]
 800be16:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	791b      	ldrb	r3, [r3, #4]
 800be1e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800be20:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	059b      	lsls	r3, r3, #22
 800be26:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800be28:	431a      	orrs	r2, r3
 800be2a:	68bb      	ldr	r3, [r7, #8]
 800be2c:	0159      	lsls	r1, r3, #5
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	440b      	add	r3, r1
 800be32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be36:	4619      	mov	r1, r3
 800be38:	4b20      	ldr	r3, [pc, #128]	@ (800bebc <USB_ActivateEndpoint+0x10c>)
 800be3a:	4313      	orrs	r3, r2
 800be3c:	600b      	str	r3, [r1, #0]
 800be3e:	e035      	b.n	800beac <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be46:	69da      	ldr	r2, [r3, #28]
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	f003 030f 	and.w	r3, r3, #15
 800be50:	2101      	movs	r1, #1
 800be52:	fa01 f303 	lsl.w	r3, r1, r3
 800be56:	041b      	lsls	r3, r3, #16
 800be58:	68f9      	ldr	r1, [r7, #12]
 800be5a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800be5e:	4313      	orrs	r3, r2
 800be60:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	015a      	lsls	r2, r3, #5
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	4413      	add	r3, r2
 800be6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be74:	2b00      	cmp	r3, #0
 800be76:	d119      	bne.n	800beac <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	015a      	lsls	r2, r3, #5
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	4413      	add	r3, r2
 800be80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be84:	681a      	ldr	r2, [r3, #0]
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	689b      	ldr	r3, [r3, #8]
 800be8a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	791b      	ldrb	r3, [r3, #4]
 800be92:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800be94:	430b      	orrs	r3, r1
 800be96:	431a      	orrs	r2, r3
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	0159      	lsls	r1, r3, #5
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	440b      	add	r3, r1
 800bea0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bea4:	4619      	mov	r1, r3
 800bea6:	4b05      	ldr	r3, [pc, #20]	@ (800bebc <USB_ActivateEndpoint+0x10c>)
 800bea8:	4313      	orrs	r3, r2
 800beaa:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800beac:	2300      	movs	r3, #0
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3714      	adds	r7, #20
 800beb2:	46bd      	mov	sp, r7
 800beb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb8:	4770      	bx	lr
 800beba:	bf00      	nop
 800bebc:	10008000 	.word	0x10008000

0800bec0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b085      	sub	sp, #20
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
 800bec8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	785b      	ldrb	r3, [r3, #1]
 800bed8:	2b01      	cmp	r3, #1
 800beda:	d161      	bne.n	800bfa0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	015a      	lsls	r2, r3, #5
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	4413      	add	r3, r2
 800bee4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800beee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bef2:	d11f      	bne.n	800bf34 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	015a      	lsls	r2, r3, #5
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	4413      	add	r3, r2
 800befc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	68ba      	ldr	r2, [r7, #8]
 800bf04:	0151      	lsls	r1, r2, #5
 800bf06:	68fa      	ldr	r2, [r7, #12]
 800bf08:	440a      	add	r2, r1
 800bf0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bf0e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bf12:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	015a      	lsls	r2, r3, #5
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	4413      	add	r3, r2
 800bf1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	68ba      	ldr	r2, [r7, #8]
 800bf24:	0151      	lsls	r1, r2, #5
 800bf26:	68fa      	ldr	r2, [r7, #12]
 800bf28:	440a      	add	r2, r1
 800bf2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bf2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bf32:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	f003 030f 	and.w	r3, r3, #15
 800bf44:	2101      	movs	r1, #1
 800bf46:	fa01 f303 	lsl.w	r3, r1, r3
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	43db      	mvns	r3, r3
 800bf4e:	68f9      	ldr	r1, [r7, #12]
 800bf50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf54:	4013      	ands	r3, r2
 800bf56:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf5e:	69da      	ldr	r2, [r3, #28]
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	781b      	ldrb	r3, [r3, #0]
 800bf64:	f003 030f 	and.w	r3, r3, #15
 800bf68:	2101      	movs	r1, #1
 800bf6a:	fa01 f303 	lsl.w	r3, r1, r3
 800bf6e:	b29b      	uxth	r3, r3
 800bf70:	43db      	mvns	r3, r3
 800bf72:	68f9      	ldr	r1, [r7, #12]
 800bf74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf78:	4013      	ands	r3, r2
 800bf7a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	015a      	lsls	r2, r3, #5
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	4413      	add	r3, r2
 800bf84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf88:	681a      	ldr	r2, [r3, #0]
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	0159      	lsls	r1, r3, #5
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	440b      	add	r3, r1
 800bf92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf96:	4619      	mov	r1, r3
 800bf98:	4b35      	ldr	r3, [pc, #212]	@ (800c070 <USB_DeactivateEndpoint+0x1b0>)
 800bf9a:	4013      	ands	r3, r2
 800bf9c:	600b      	str	r3, [r1, #0]
 800bf9e:	e060      	b.n	800c062 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	015a      	lsls	r2, r3, #5
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	4413      	add	r3, r2
 800bfa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bfb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bfb6:	d11f      	bne.n	800bff8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	015a      	lsls	r2, r3, #5
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	4413      	add	r3, r2
 800bfc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	68ba      	ldr	r2, [r7, #8]
 800bfc8:	0151      	lsls	r1, r2, #5
 800bfca:	68fa      	ldr	r2, [r7, #12]
 800bfcc:	440a      	add	r2, r1
 800bfce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bfd2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bfd6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	015a      	lsls	r2, r3, #5
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	4413      	add	r3, r2
 800bfe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	68ba      	ldr	r2, [r7, #8]
 800bfe8:	0151      	lsls	r1, r2, #5
 800bfea:	68fa      	ldr	r2, [r7, #12]
 800bfec:	440a      	add	r2, r1
 800bfee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bff2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bff6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bffe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	781b      	ldrb	r3, [r3, #0]
 800c004:	f003 030f 	and.w	r3, r3, #15
 800c008:	2101      	movs	r1, #1
 800c00a:	fa01 f303 	lsl.w	r3, r1, r3
 800c00e:	041b      	lsls	r3, r3, #16
 800c010:	43db      	mvns	r3, r3
 800c012:	68f9      	ldr	r1, [r7, #12]
 800c014:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c018:	4013      	ands	r3, r2
 800c01a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c022:	69da      	ldr	r2, [r3, #28]
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	f003 030f 	and.w	r3, r3, #15
 800c02c:	2101      	movs	r1, #1
 800c02e:	fa01 f303 	lsl.w	r3, r1, r3
 800c032:	041b      	lsls	r3, r3, #16
 800c034:	43db      	mvns	r3, r3
 800c036:	68f9      	ldr	r1, [r7, #12]
 800c038:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c03c:	4013      	ands	r3, r2
 800c03e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	015a      	lsls	r2, r3, #5
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	4413      	add	r3, r2
 800c048:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c04c:	681a      	ldr	r2, [r3, #0]
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	0159      	lsls	r1, r3, #5
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	440b      	add	r3, r1
 800c056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c05a:	4619      	mov	r1, r3
 800c05c:	4b05      	ldr	r3, [pc, #20]	@ (800c074 <USB_DeactivateEndpoint+0x1b4>)
 800c05e:	4013      	ands	r3, r2
 800c060:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c062:	2300      	movs	r3, #0
}
 800c064:	4618      	mov	r0, r3
 800c066:	3714      	adds	r7, #20
 800c068:	46bd      	mov	sp, r7
 800c06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06e:	4770      	bx	lr
 800c070:	ec337800 	.word	0xec337800
 800c074:	eff37800 	.word	0xeff37800

0800c078 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b08a      	sub	sp, #40	@ 0x28
 800c07c:	af02      	add	r7, sp, #8
 800c07e:	60f8      	str	r0, [r7, #12]
 800c080:	60b9      	str	r1, [r7, #8]
 800c082:	4613      	mov	r3, r2
 800c084:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	781b      	ldrb	r3, [r3, #0]
 800c08e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	785b      	ldrb	r3, [r3, #1]
 800c094:	2b01      	cmp	r3, #1
 800c096:	f040 8181 	bne.w	800c39c <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	691b      	ldr	r3, [r3, #16]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d132      	bne.n	800c108 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c0a2:	69bb      	ldr	r3, [r7, #24]
 800c0a4:	015a      	lsls	r2, r3, #5
 800c0a6:	69fb      	ldr	r3, [r7, #28]
 800c0a8:	4413      	add	r3, r2
 800c0aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0ae:	691a      	ldr	r2, [r3, #16]
 800c0b0:	69bb      	ldr	r3, [r7, #24]
 800c0b2:	0159      	lsls	r1, r3, #5
 800c0b4:	69fb      	ldr	r3, [r7, #28]
 800c0b6:	440b      	add	r3, r1
 800c0b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0bc:	4619      	mov	r1, r3
 800c0be:	4ba5      	ldr	r3, [pc, #660]	@ (800c354 <USB_EPStartXfer+0x2dc>)
 800c0c0:	4013      	ands	r3, r2
 800c0c2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c0c4:	69bb      	ldr	r3, [r7, #24]
 800c0c6:	015a      	lsls	r2, r3, #5
 800c0c8:	69fb      	ldr	r3, [r7, #28]
 800c0ca:	4413      	add	r3, r2
 800c0cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0d0:	691b      	ldr	r3, [r3, #16]
 800c0d2:	69ba      	ldr	r2, [r7, #24]
 800c0d4:	0151      	lsls	r1, r2, #5
 800c0d6:	69fa      	ldr	r2, [r7, #28]
 800c0d8:	440a      	add	r2, r1
 800c0da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c0de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c0e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	015a      	lsls	r2, r3, #5
 800c0e8:	69fb      	ldr	r3, [r7, #28]
 800c0ea:	4413      	add	r3, r2
 800c0ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0f0:	691a      	ldr	r2, [r3, #16]
 800c0f2:	69bb      	ldr	r3, [r7, #24]
 800c0f4:	0159      	lsls	r1, r3, #5
 800c0f6:	69fb      	ldr	r3, [r7, #28]
 800c0f8:	440b      	add	r3, r1
 800c0fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0fe:	4619      	mov	r1, r3
 800c100:	4b95      	ldr	r3, [pc, #596]	@ (800c358 <USB_EPStartXfer+0x2e0>)
 800c102:	4013      	ands	r3, r2
 800c104:	610b      	str	r3, [r1, #16]
 800c106:	e092      	b.n	800c22e <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	015a      	lsls	r2, r3, #5
 800c10c:	69fb      	ldr	r3, [r7, #28]
 800c10e:	4413      	add	r3, r2
 800c110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c114:	691a      	ldr	r2, [r3, #16]
 800c116:	69bb      	ldr	r3, [r7, #24]
 800c118:	0159      	lsls	r1, r3, #5
 800c11a:	69fb      	ldr	r3, [r7, #28]
 800c11c:	440b      	add	r3, r1
 800c11e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c122:	4619      	mov	r1, r3
 800c124:	4b8c      	ldr	r3, [pc, #560]	@ (800c358 <USB_EPStartXfer+0x2e0>)
 800c126:	4013      	ands	r3, r2
 800c128:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	015a      	lsls	r2, r3, #5
 800c12e:	69fb      	ldr	r3, [r7, #28]
 800c130:	4413      	add	r3, r2
 800c132:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c136:	691a      	ldr	r2, [r3, #16]
 800c138:	69bb      	ldr	r3, [r7, #24]
 800c13a:	0159      	lsls	r1, r3, #5
 800c13c:	69fb      	ldr	r3, [r7, #28]
 800c13e:	440b      	add	r3, r1
 800c140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c144:	4619      	mov	r1, r3
 800c146:	4b83      	ldr	r3, [pc, #524]	@ (800c354 <USB_EPStartXfer+0x2dc>)
 800c148:	4013      	ands	r3, r2
 800c14a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800c14c:	69bb      	ldr	r3, [r7, #24]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d11a      	bne.n	800c188 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800c152:	68bb      	ldr	r3, [r7, #8]
 800c154:	691a      	ldr	r2, [r3, #16]
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	689b      	ldr	r3, [r3, #8]
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d903      	bls.n	800c166 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	689a      	ldr	r2, [r3, #8]
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c166:	69bb      	ldr	r3, [r7, #24]
 800c168:	015a      	lsls	r2, r3, #5
 800c16a:	69fb      	ldr	r3, [r7, #28]
 800c16c:	4413      	add	r3, r2
 800c16e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c172:	691b      	ldr	r3, [r3, #16]
 800c174:	69ba      	ldr	r2, [r7, #24]
 800c176:	0151      	lsls	r1, r2, #5
 800c178:	69fa      	ldr	r2, [r7, #28]
 800c17a:	440a      	add	r2, r1
 800c17c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c180:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c184:	6113      	str	r3, [r2, #16]
 800c186:	e01b      	b.n	800c1c0 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c188:	69bb      	ldr	r3, [r7, #24]
 800c18a:	015a      	lsls	r2, r3, #5
 800c18c:	69fb      	ldr	r3, [r7, #28]
 800c18e:	4413      	add	r3, r2
 800c190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c194:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	6919      	ldr	r1, [r3, #16]
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	689b      	ldr	r3, [r3, #8]
 800c19e:	440b      	add	r3, r1
 800c1a0:	1e59      	subs	r1, r3, #1
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	689b      	ldr	r3, [r3, #8]
 800c1a6:	fbb1 f3f3 	udiv	r3, r1, r3
 800c1aa:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800c1ac:	4b6b      	ldr	r3, [pc, #428]	@ (800c35c <USB_EPStartXfer+0x2e4>)
 800c1ae:	400b      	ands	r3, r1
 800c1b0:	69b9      	ldr	r1, [r7, #24]
 800c1b2:	0148      	lsls	r0, r1, #5
 800c1b4:	69f9      	ldr	r1, [r7, #28]
 800c1b6:	4401      	add	r1, r0
 800c1b8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c1bc:	4313      	orrs	r3, r2
 800c1be:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c1c0:	69bb      	ldr	r3, [r7, #24]
 800c1c2:	015a      	lsls	r2, r3, #5
 800c1c4:	69fb      	ldr	r3, [r7, #28]
 800c1c6:	4413      	add	r3, r2
 800c1c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1cc:	691a      	ldr	r2, [r3, #16]
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	691b      	ldr	r3, [r3, #16]
 800c1d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c1d6:	69b9      	ldr	r1, [r7, #24]
 800c1d8:	0148      	lsls	r0, r1, #5
 800c1da:	69f9      	ldr	r1, [r7, #28]
 800c1dc:	4401      	add	r1, r0
 800c1de:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c1e2:	4313      	orrs	r3, r2
 800c1e4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	791b      	ldrb	r3, [r3, #4]
 800c1ea:	2b01      	cmp	r3, #1
 800c1ec:	d11f      	bne.n	800c22e <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c1ee:	69bb      	ldr	r3, [r7, #24]
 800c1f0:	015a      	lsls	r2, r3, #5
 800c1f2:	69fb      	ldr	r3, [r7, #28]
 800c1f4:	4413      	add	r3, r2
 800c1f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1fa:	691b      	ldr	r3, [r3, #16]
 800c1fc:	69ba      	ldr	r2, [r7, #24]
 800c1fe:	0151      	lsls	r1, r2, #5
 800c200:	69fa      	ldr	r2, [r7, #28]
 800c202:	440a      	add	r2, r1
 800c204:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c208:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c20c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c20e:	69bb      	ldr	r3, [r7, #24]
 800c210:	015a      	lsls	r2, r3, #5
 800c212:	69fb      	ldr	r3, [r7, #28]
 800c214:	4413      	add	r3, r2
 800c216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c21a:	691b      	ldr	r3, [r3, #16]
 800c21c:	69ba      	ldr	r2, [r7, #24]
 800c21e:	0151      	lsls	r1, r2, #5
 800c220:	69fa      	ldr	r2, [r7, #28]
 800c222:	440a      	add	r2, r1
 800c224:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c228:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c22c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c22e:	79fb      	ldrb	r3, [r7, #7]
 800c230:	2b01      	cmp	r3, #1
 800c232:	d14b      	bne.n	800c2cc <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c234:	68bb      	ldr	r3, [r7, #8]
 800c236:	69db      	ldr	r3, [r3, #28]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d009      	beq.n	800c250 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c23c:	69bb      	ldr	r3, [r7, #24]
 800c23e:	015a      	lsls	r2, r3, #5
 800c240:	69fb      	ldr	r3, [r7, #28]
 800c242:	4413      	add	r3, r2
 800c244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c248:	461a      	mov	r2, r3
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	69db      	ldr	r3, [r3, #28]
 800c24e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	791b      	ldrb	r3, [r3, #4]
 800c254:	2b01      	cmp	r3, #1
 800c256:	d128      	bne.n	800c2aa <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c258:	69fb      	ldr	r3, [r7, #28]
 800c25a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c25e:	689b      	ldr	r3, [r3, #8]
 800c260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c264:	2b00      	cmp	r3, #0
 800c266:	d110      	bne.n	800c28a <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	015a      	lsls	r2, r3, #5
 800c26c:	69fb      	ldr	r3, [r7, #28]
 800c26e:	4413      	add	r3, r2
 800c270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	69ba      	ldr	r2, [r7, #24]
 800c278:	0151      	lsls	r1, r2, #5
 800c27a:	69fa      	ldr	r2, [r7, #28]
 800c27c:	440a      	add	r2, r1
 800c27e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c282:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c286:	6013      	str	r3, [r2, #0]
 800c288:	e00f      	b.n	800c2aa <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c28a:	69bb      	ldr	r3, [r7, #24]
 800c28c:	015a      	lsls	r2, r3, #5
 800c28e:	69fb      	ldr	r3, [r7, #28]
 800c290:	4413      	add	r3, r2
 800c292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	69ba      	ldr	r2, [r7, #24]
 800c29a:	0151      	lsls	r1, r2, #5
 800c29c:	69fa      	ldr	r2, [r7, #28]
 800c29e:	440a      	add	r2, r1
 800c2a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c2a8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c2aa:	69bb      	ldr	r3, [r7, #24]
 800c2ac:	015a      	lsls	r2, r3, #5
 800c2ae:	69fb      	ldr	r3, [r7, #28]
 800c2b0:	4413      	add	r3, r2
 800c2b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	69ba      	ldr	r2, [r7, #24]
 800c2ba:	0151      	lsls	r1, r2, #5
 800c2bc:	69fa      	ldr	r2, [r7, #28]
 800c2be:	440a      	add	r2, r1
 800c2c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2c4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c2c8:	6013      	str	r3, [r2, #0]
 800c2ca:	e16a      	b.n	800c5a2 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c2cc:	69bb      	ldr	r3, [r7, #24]
 800c2ce:	015a      	lsls	r2, r3, #5
 800c2d0:	69fb      	ldr	r3, [r7, #28]
 800c2d2:	4413      	add	r3, r2
 800c2d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	69ba      	ldr	r2, [r7, #24]
 800c2dc:	0151      	lsls	r1, r2, #5
 800c2de:	69fa      	ldr	r2, [r7, #28]
 800c2e0:	440a      	add	r2, r1
 800c2e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2e6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c2ea:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	791b      	ldrb	r3, [r3, #4]
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	d015      	beq.n	800c320 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	691b      	ldr	r3, [r3, #16]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	f000 8152 	beq.w	800c5a2 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c2fe:	69fb      	ldr	r3, [r7, #28]
 800c300:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c304:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c306:	68bb      	ldr	r3, [r7, #8]
 800c308:	781b      	ldrb	r3, [r3, #0]
 800c30a:	f003 030f 	and.w	r3, r3, #15
 800c30e:	2101      	movs	r1, #1
 800c310:	fa01 f303 	lsl.w	r3, r1, r3
 800c314:	69f9      	ldr	r1, [r7, #28]
 800c316:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c31a:	4313      	orrs	r3, r2
 800c31c:	634b      	str	r3, [r1, #52]	@ 0x34
 800c31e:	e140      	b.n	800c5a2 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c320:	69fb      	ldr	r3, [r7, #28]
 800c322:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c326:	689b      	ldr	r3, [r3, #8]
 800c328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d117      	bne.n	800c360 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c330:	69bb      	ldr	r3, [r7, #24]
 800c332:	015a      	lsls	r2, r3, #5
 800c334:	69fb      	ldr	r3, [r7, #28]
 800c336:	4413      	add	r3, r2
 800c338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	69ba      	ldr	r2, [r7, #24]
 800c340:	0151      	lsls	r1, r2, #5
 800c342:	69fa      	ldr	r2, [r7, #28]
 800c344:	440a      	add	r2, r1
 800c346:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c34a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c34e:	6013      	str	r3, [r2, #0]
 800c350:	e016      	b.n	800c380 <USB_EPStartXfer+0x308>
 800c352:	bf00      	nop
 800c354:	e007ffff 	.word	0xe007ffff
 800c358:	fff80000 	.word	0xfff80000
 800c35c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	015a      	lsls	r2, r3, #5
 800c364:	69fb      	ldr	r3, [r7, #28]
 800c366:	4413      	add	r3, r2
 800c368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	69ba      	ldr	r2, [r7, #24]
 800c370:	0151      	lsls	r1, r2, #5
 800c372:	69fa      	ldr	r2, [r7, #28]
 800c374:	440a      	add	r2, r1
 800c376:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c37a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c37e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	68d9      	ldr	r1, [r3, #12]
 800c384:	68bb      	ldr	r3, [r7, #8]
 800c386:	781a      	ldrb	r2, [r3, #0]
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	691b      	ldr	r3, [r3, #16]
 800c38c:	b298      	uxth	r0, r3
 800c38e:	79fb      	ldrb	r3, [r7, #7]
 800c390:	9300      	str	r3, [sp, #0]
 800c392:	4603      	mov	r3, r0
 800c394:	68f8      	ldr	r0, [r7, #12]
 800c396:	f000 f9b9 	bl	800c70c <USB_WritePacket>
 800c39a:	e102      	b.n	800c5a2 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c39c:	69bb      	ldr	r3, [r7, #24]
 800c39e:	015a      	lsls	r2, r3, #5
 800c3a0:	69fb      	ldr	r3, [r7, #28]
 800c3a2:	4413      	add	r3, r2
 800c3a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3a8:	691a      	ldr	r2, [r3, #16]
 800c3aa:	69bb      	ldr	r3, [r7, #24]
 800c3ac:	0159      	lsls	r1, r3, #5
 800c3ae:	69fb      	ldr	r3, [r7, #28]
 800c3b0:	440b      	add	r3, r1
 800c3b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3b6:	4619      	mov	r1, r3
 800c3b8:	4b7c      	ldr	r3, [pc, #496]	@ (800c5ac <USB_EPStartXfer+0x534>)
 800c3ba:	4013      	ands	r3, r2
 800c3bc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c3be:	69bb      	ldr	r3, [r7, #24]
 800c3c0:	015a      	lsls	r2, r3, #5
 800c3c2:	69fb      	ldr	r3, [r7, #28]
 800c3c4:	4413      	add	r3, r2
 800c3c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3ca:	691a      	ldr	r2, [r3, #16]
 800c3cc:	69bb      	ldr	r3, [r7, #24]
 800c3ce:	0159      	lsls	r1, r3, #5
 800c3d0:	69fb      	ldr	r3, [r7, #28]
 800c3d2:	440b      	add	r3, r1
 800c3d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3d8:	4619      	mov	r1, r3
 800c3da:	4b75      	ldr	r3, [pc, #468]	@ (800c5b0 <USB_EPStartXfer+0x538>)
 800c3dc:	4013      	ands	r3, r2
 800c3de:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800c3e0:	69bb      	ldr	r3, [r7, #24]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d12f      	bne.n	800c446 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	691b      	ldr	r3, [r3, #16]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d003      	beq.n	800c3f6 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	689a      	ldr	r2, [r3, #8]
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	689a      	ldr	r2, [r3, #8]
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c3fe:	69bb      	ldr	r3, [r7, #24]
 800c400:	015a      	lsls	r2, r3, #5
 800c402:	69fb      	ldr	r3, [r7, #28]
 800c404:	4413      	add	r3, r2
 800c406:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c40a:	691a      	ldr	r2, [r3, #16]
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	6a1b      	ldr	r3, [r3, #32]
 800c410:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c414:	69b9      	ldr	r1, [r7, #24]
 800c416:	0148      	lsls	r0, r1, #5
 800c418:	69f9      	ldr	r1, [r7, #28]
 800c41a:	4401      	add	r1, r0
 800c41c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c420:	4313      	orrs	r3, r2
 800c422:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c424:	69bb      	ldr	r3, [r7, #24]
 800c426:	015a      	lsls	r2, r3, #5
 800c428:	69fb      	ldr	r3, [r7, #28]
 800c42a:	4413      	add	r3, r2
 800c42c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c430:	691b      	ldr	r3, [r3, #16]
 800c432:	69ba      	ldr	r2, [r7, #24]
 800c434:	0151      	lsls	r1, r2, #5
 800c436:	69fa      	ldr	r2, [r7, #28]
 800c438:	440a      	add	r2, r1
 800c43a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c43e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c442:	6113      	str	r3, [r2, #16]
 800c444:	e05f      	b.n	800c506 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	691b      	ldr	r3, [r3, #16]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d123      	bne.n	800c496 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c44e:	69bb      	ldr	r3, [r7, #24]
 800c450:	015a      	lsls	r2, r3, #5
 800c452:	69fb      	ldr	r3, [r7, #28]
 800c454:	4413      	add	r3, r2
 800c456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c45a:	691a      	ldr	r2, [r3, #16]
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	689b      	ldr	r3, [r3, #8]
 800c460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c464:	69b9      	ldr	r1, [r7, #24]
 800c466:	0148      	lsls	r0, r1, #5
 800c468:	69f9      	ldr	r1, [r7, #28]
 800c46a:	4401      	add	r1, r0
 800c46c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c470:	4313      	orrs	r3, r2
 800c472:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c474:	69bb      	ldr	r3, [r7, #24]
 800c476:	015a      	lsls	r2, r3, #5
 800c478:	69fb      	ldr	r3, [r7, #28]
 800c47a:	4413      	add	r3, r2
 800c47c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c480:	691b      	ldr	r3, [r3, #16]
 800c482:	69ba      	ldr	r2, [r7, #24]
 800c484:	0151      	lsls	r1, r2, #5
 800c486:	69fa      	ldr	r2, [r7, #28]
 800c488:	440a      	add	r2, r1
 800c48a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c48e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c492:	6113      	str	r3, [r2, #16]
 800c494:	e037      	b.n	800c506 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c496:	68bb      	ldr	r3, [r7, #8]
 800c498:	691a      	ldr	r2, [r3, #16]
 800c49a:	68bb      	ldr	r3, [r7, #8]
 800c49c:	689b      	ldr	r3, [r3, #8]
 800c49e:	4413      	add	r3, r2
 800c4a0:	1e5a      	subs	r2, r3, #1
 800c4a2:	68bb      	ldr	r3, [r7, #8]
 800c4a4:	689b      	ldr	r3, [r3, #8]
 800c4a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4aa:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c4ac:	68bb      	ldr	r3, [r7, #8]
 800c4ae:	689b      	ldr	r3, [r3, #8]
 800c4b0:	8afa      	ldrh	r2, [r7, #22]
 800c4b2:	fb03 f202 	mul.w	r2, r3, r2
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c4ba:	69bb      	ldr	r3, [r7, #24]
 800c4bc:	015a      	lsls	r2, r3, #5
 800c4be:	69fb      	ldr	r3, [r7, #28]
 800c4c0:	4413      	add	r3, r2
 800c4c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4c6:	691a      	ldr	r2, [r3, #16]
 800c4c8:	8afb      	ldrh	r3, [r7, #22]
 800c4ca:	04d9      	lsls	r1, r3, #19
 800c4cc:	4b39      	ldr	r3, [pc, #228]	@ (800c5b4 <USB_EPStartXfer+0x53c>)
 800c4ce:	400b      	ands	r3, r1
 800c4d0:	69b9      	ldr	r1, [r7, #24]
 800c4d2:	0148      	lsls	r0, r1, #5
 800c4d4:	69f9      	ldr	r1, [r7, #28]
 800c4d6:	4401      	add	r1, r0
 800c4d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c4dc:	4313      	orrs	r3, r2
 800c4de:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c4e0:	69bb      	ldr	r3, [r7, #24]
 800c4e2:	015a      	lsls	r2, r3, #5
 800c4e4:	69fb      	ldr	r3, [r7, #28]
 800c4e6:	4413      	add	r3, r2
 800c4e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4ec:	691a      	ldr	r2, [r3, #16]
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	6a1b      	ldr	r3, [r3, #32]
 800c4f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c4f6:	69b9      	ldr	r1, [r7, #24]
 800c4f8:	0148      	lsls	r0, r1, #5
 800c4fa:	69f9      	ldr	r1, [r7, #28]
 800c4fc:	4401      	add	r1, r0
 800c4fe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c502:	4313      	orrs	r3, r2
 800c504:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800c506:	79fb      	ldrb	r3, [r7, #7]
 800c508:	2b01      	cmp	r3, #1
 800c50a:	d10d      	bne.n	800c528 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	68db      	ldr	r3, [r3, #12]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d009      	beq.n	800c528 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	68d9      	ldr	r1, [r3, #12]
 800c518:	69bb      	ldr	r3, [r7, #24]
 800c51a:	015a      	lsls	r2, r3, #5
 800c51c:	69fb      	ldr	r3, [r7, #28]
 800c51e:	4413      	add	r3, r2
 800c520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c524:	460a      	mov	r2, r1
 800c526:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	791b      	ldrb	r3, [r3, #4]
 800c52c:	2b01      	cmp	r3, #1
 800c52e:	d128      	bne.n	800c582 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c530:	69fb      	ldr	r3, [r7, #28]
 800c532:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c536:	689b      	ldr	r3, [r3, #8]
 800c538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d110      	bne.n	800c562 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c540:	69bb      	ldr	r3, [r7, #24]
 800c542:	015a      	lsls	r2, r3, #5
 800c544:	69fb      	ldr	r3, [r7, #28]
 800c546:	4413      	add	r3, r2
 800c548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	69ba      	ldr	r2, [r7, #24]
 800c550:	0151      	lsls	r1, r2, #5
 800c552:	69fa      	ldr	r2, [r7, #28]
 800c554:	440a      	add	r2, r1
 800c556:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c55a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c55e:	6013      	str	r3, [r2, #0]
 800c560:	e00f      	b.n	800c582 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c562:	69bb      	ldr	r3, [r7, #24]
 800c564:	015a      	lsls	r2, r3, #5
 800c566:	69fb      	ldr	r3, [r7, #28]
 800c568:	4413      	add	r3, r2
 800c56a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	69ba      	ldr	r2, [r7, #24]
 800c572:	0151      	lsls	r1, r2, #5
 800c574:	69fa      	ldr	r2, [r7, #28]
 800c576:	440a      	add	r2, r1
 800c578:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c57c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c580:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c582:	69bb      	ldr	r3, [r7, #24]
 800c584:	015a      	lsls	r2, r3, #5
 800c586:	69fb      	ldr	r3, [r7, #28]
 800c588:	4413      	add	r3, r2
 800c58a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	69ba      	ldr	r2, [r7, #24]
 800c592:	0151      	lsls	r1, r2, #5
 800c594:	69fa      	ldr	r2, [r7, #28]
 800c596:	440a      	add	r2, r1
 800c598:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c59c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c5a0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c5a2:	2300      	movs	r3, #0
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3720      	adds	r7, #32
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	fff80000 	.word	0xfff80000
 800c5b0:	e007ffff 	.word	0xe007ffff
 800c5b4:	1ff80000 	.word	0x1ff80000

0800c5b8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	b087      	sub	sp, #28
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
 800c5c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	785b      	ldrb	r3, [r3, #1]
 800c5d2:	2b01      	cmp	r3, #1
 800c5d4:	d14a      	bne.n	800c66c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	781b      	ldrb	r3, [r3, #0]
 800c5da:	015a      	lsls	r2, r3, #5
 800c5dc:	693b      	ldr	r3, [r7, #16]
 800c5de:	4413      	add	r3, r2
 800c5e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c5ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c5ee:	f040 8086 	bne.w	800c6fe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	781b      	ldrb	r3, [r3, #0]
 800c5f6:	015a      	lsls	r2, r3, #5
 800c5f8:	693b      	ldr	r3, [r7, #16]
 800c5fa:	4413      	add	r3, r2
 800c5fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	683a      	ldr	r2, [r7, #0]
 800c604:	7812      	ldrb	r2, [r2, #0]
 800c606:	0151      	lsls	r1, r2, #5
 800c608:	693a      	ldr	r2, [r7, #16]
 800c60a:	440a      	add	r2, r1
 800c60c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c610:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c614:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	015a      	lsls	r2, r3, #5
 800c61c:	693b      	ldr	r3, [r7, #16]
 800c61e:	4413      	add	r3, r2
 800c620:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	683a      	ldr	r2, [r7, #0]
 800c628:	7812      	ldrb	r2, [r2, #0]
 800c62a:	0151      	lsls	r1, r2, #5
 800c62c:	693a      	ldr	r2, [r7, #16]
 800c62e:	440a      	add	r2, r1
 800c630:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c634:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c638:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	3301      	adds	r3, #1
 800c63e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c646:	4293      	cmp	r3, r2
 800c648:	d902      	bls.n	800c650 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c64a:	2301      	movs	r3, #1
 800c64c:	75fb      	strb	r3, [r7, #23]
          break;
 800c64e:	e056      	b.n	800c6fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	015a      	lsls	r2, r3, #5
 800c656:	693b      	ldr	r3, [r7, #16]
 800c658:	4413      	add	r3, r2
 800c65a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c664:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c668:	d0e7      	beq.n	800c63a <USB_EPStopXfer+0x82>
 800c66a:	e048      	b.n	800c6fe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	781b      	ldrb	r3, [r3, #0]
 800c670:	015a      	lsls	r2, r3, #5
 800c672:	693b      	ldr	r3, [r7, #16]
 800c674:	4413      	add	r3, r2
 800c676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c680:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c684:	d13b      	bne.n	800c6fe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	015a      	lsls	r2, r3, #5
 800c68c:	693b      	ldr	r3, [r7, #16]
 800c68e:	4413      	add	r3, r2
 800c690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	683a      	ldr	r2, [r7, #0]
 800c698:	7812      	ldrb	r2, [r2, #0]
 800c69a:	0151      	lsls	r1, r2, #5
 800c69c:	693a      	ldr	r2, [r7, #16]
 800c69e:	440a      	add	r2, r1
 800c6a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c6a8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	015a      	lsls	r2, r3, #5
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	4413      	add	r3, r2
 800c6b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	683a      	ldr	r2, [r7, #0]
 800c6bc:	7812      	ldrb	r2, [r2, #0]
 800c6be:	0151      	lsls	r1, r2, #5
 800c6c0:	693a      	ldr	r2, [r7, #16]
 800c6c2:	440a      	add	r2, r1
 800c6c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c6cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d902      	bls.n	800c6e4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c6de:	2301      	movs	r3, #1
 800c6e0:	75fb      	strb	r3, [r7, #23]
          break;
 800c6e2:	e00c      	b.n	800c6fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	015a      	lsls	r2, r3, #5
 800c6ea:	693b      	ldr	r3, [r7, #16]
 800c6ec:	4413      	add	r3, r2
 800c6ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c6f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c6fc:	d0e7      	beq.n	800c6ce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c6fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800c700:	4618      	mov	r0, r3
 800c702:	371c      	adds	r7, #28
 800c704:	46bd      	mov	sp, r7
 800c706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70a:	4770      	bx	lr

0800c70c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c70c:	b480      	push	{r7}
 800c70e:	b089      	sub	sp, #36	@ 0x24
 800c710:	af00      	add	r7, sp, #0
 800c712:	60f8      	str	r0, [r7, #12]
 800c714:	60b9      	str	r1, [r7, #8]
 800c716:	4611      	mov	r1, r2
 800c718:	461a      	mov	r2, r3
 800c71a:	460b      	mov	r3, r1
 800c71c:	71fb      	strb	r3, [r7, #7]
 800c71e:	4613      	mov	r3, r2
 800c720:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c72a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d123      	bne.n	800c77a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c732:	88bb      	ldrh	r3, [r7, #4]
 800c734:	3303      	adds	r3, #3
 800c736:	089b      	lsrs	r3, r3, #2
 800c738:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c73a:	2300      	movs	r3, #0
 800c73c:	61bb      	str	r3, [r7, #24]
 800c73e:	e018      	b.n	800c772 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c740:	79fb      	ldrb	r3, [r7, #7]
 800c742:	031a      	lsls	r2, r3, #12
 800c744:	697b      	ldr	r3, [r7, #20]
 800c746:	4413      	add	r3, r2
 800c748:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c74c:	461a      	mov	r2, r3
 800c74e:	69fb      	ldr	r3, [r7, #28]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c754:	69fb      	ldr	r3, [r7, #28]
 800c756:	3301      	adds	r3, #1
 800c758:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c75a:	69fb      	ldr	r3, [r7, #28]
 800c75c:	3301      	adds	r3, #1
 800c75e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c760:	69fb      	ldr	r3, [r7, #28]
 800c762:	3301      	adds	r3, #1
 800c764:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c766:	69fb      	ldr	r3, [r7, #28]
 800c768:	3301      	adds	r3, #1
 800c76a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c76c:	69bb      	ldr	r3, [r7, #24]
 800c76e:	3301      	adds	r3, #1
 800c770:	61bb      	str	r3, [r7, #24]
 800c772:	69ba      	ldr	r2, [r7, #24]
 800c774:	693b      	ldr	r3, [r7, #16]
 800c776:	429a      	cmp	r2, r3
 800c778:	d3e2      	bcc.n	800c740 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c77a:	2300      	movs	r3, #0
}
 800c77c:	4618      	mov	r0, r3
 800c77e:	3724      	adds	r7, #36	@ 0x24
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr

0800c788 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c788:	b480      	push	{r7}
 800c78a:	b08b      	sub	sp, #44	@ 0x2c
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	60f8      	str	r0, [r7, #12]
 800c790:	60b9      	str	r1, [r7, #8]
 800c792:	4613      	mov	r3, r2
 800c794:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c79e:	88fb      	ldrh	r3, [r7, #6]
 800c7a0:	089b      	lsrs	r3, r3, #2
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c7a6:	88fb      	ldrh	r3, [r7, #6]
 800c7a8:	f003 0303 	and.w	r3, r3, #3
 800c7ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	623b      	str	r3, [r7, #32]
 800c7b2:	e014      	b.n	800c7de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c7b4:	69bb      	ldr	r3, [r7, #24]
 800c7b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7ba:	681a      	ldr	r2, [r3, #0]
 800c7bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7be:	601a      	str	r2, [r3, #0]
    pDest++;
 800c7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c8:	3301      	adds	r3, #1
 800c7ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c7cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ce:	3301      	adds	r3, #1
 800c7d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c7d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d4:	3301      	adds	r3, #1
 800c7d6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c7d8:	6a3b      	ldr	r3, [r7, #32]
 800c7da:	3301      	adds	r3, #1
 800c7dc:	623b      	str	r3, [r7, #32]
 800c7de:	6a3a      	ldr	r2, [r7, #32]
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	429a      	cmp	r2, r3
 800c7e4:	d3e6      	bcc.n	800c7b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c7e6:	8bfb      	ldrh	r3, [r7, #30]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d01e      	beq.n	800c82a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c7f0:	69bb      	ldr	r3, [r7, #24]
 800c7f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7f6:	461a      	mov	r2, r3
 800c7f8:	f107 0310 	add.w	r3, r7, #16
 800c7fc:	6812      	ldr	r2, [r2, #0]
 800c7fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c800:	693a      	ldr	r2, [r7, #16]
 800c802:	6a3b      	ldr	r3, [r7, #32]
 800c804:	b2db      	uxtb	r3, r3
 800c806:	00db      	lsls	r3, r3, #3
 800c808:	fa22 f303 	lsr.w	r3, r2, r3
 800c80c:	b2da      	uxtb	r2, r3
 800c80e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c810:	701a      	strb	r2, [r3, #0]
      i++;
 800c812:	6a3b      	ldr	r3, [r7, #32]
 800c814:	3301      	adds	r3, #1
 800c816:	623b      	str	r3, [r7, #32]
      pDest++;
 800c818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c81a:	3301      	adds	r3, #1
 800c81c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c81e:	8bfb      	ldrh	r3, [r7, #30]
 800c820:	3b01      	subs	r3, #1
 800c822:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c824:	8bfb      	ldrh	r3, [r7, #30]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d1ea      	bne.n	800c800 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c82c:	4618      	mov	r0, r3
 800c82e:	372c      	adds	r7, #44	@ 0x2c
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr

0800c838 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c838:	b480      	push	{r7}
 800c83a:	b085      	sub	sp, #20
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
 800c840:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	781b      	ldrb	r3, [r3, #0]
 800c84a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	785b      	ldrb	r3, [r3, #1]
 800c850:	2b01      	cmp	r3, #1
 800c852:	d12c      	bne.n	800c8ae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	015a      	lsls	r2, r3, #5
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	4413      	add	r3, r2
 800c85c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	2b00      	cmp	r3, #0
 800c864:	db12      	blt.n	800c88c <USB_EPSetStall+0x54>
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d00f      	beq.n	800c88c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	015a      	lsls	r2, r3, #5
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	4413      	add	r3, r2
 800c874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	68ba      	ldr	r2, [r7, #8]
 800c87c:	0151      	lsls	r1, r2, #5
 800c87e:	68fa      	ldr	r2, [r7, #12]
 800c880:	440a      	add	r2, r1
 800c882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c886:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c88a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	015a      	lsls	r2, r3, #5
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	4413      	add	r3, r2
 800c894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	68ba      	ldr	r2, [r7, #8]
 800c89c:	0151      	lsls	r1, r2, #5
 800c89e:	68fa      	ldr	r2, [r7, #12]
 800c8a0:	440a      	add	r2, r1
 800c8a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c8a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c8aa:	6013      	str	r3, [r2, #0]
 800c8ac:	e02b      	b.n	800c906 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	015a      	lsls	r2, r3, #5
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	4413      	add	r3, r2
 800c8b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	db12      	blt.n	800c8e6 <USB_EPSetStall+0xae>
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d00f      	beq.n	800c8e6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	015a      	lsls	r2, r3, #5
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	4413      	add	r3, r2
 800c8ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	68ba      	ldr	r2, [r7, #8]
 800c8d6:	0151      	lsls	r1, r2, #5
 800c8d8:	68fa      	ldr	r2, [r7, #12]
 800c8da:	440a      	add	r2, r1
 800c8dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8e0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c8e4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	015a      	lsls	r2, r3, #5
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	4413      	add	r3, r2
 800c8ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	68ba      	ldr	r2, [r7, #8]
 800c8f6:	0151      	lsls	r1, r2, #5
 800c8f8:	68fa      	ldr	r2, [r7, #12]
 800c8fa:	440a      	add	r2, r1
 800c8fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c900:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c904:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c906:	2300      	movs	r3, #0
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3714      	adds	r7, #20
 800c90c:	46bd      	mov	sp, r7
 800c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c912:	4770      	bx	lr

0800c914 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c914:	b480      	push	{r7}
 800c916:	b085      	sub	sp, #20
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	785b      	ldrb	r3, [r3, #1]
 800c92c:	2b01      	cmp	r3, #1
 800c92e:	d128      	bne.n	800c982 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c930:	68bb      	ldr	r3, [r7, #8]
 800c932:	015a      	lsls	r2, r3, #5
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	4413      	add	r3, r2
 800c938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	68ba      	ldr	r2, [r7, #8]
 800c940:	0151      	lsls	r1, r2, #5
 800c942:	68fa      	ldr	r2, [r7, #12]
 800c944:	440a      	add	r2, r1
 800c946:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c94a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c94e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c950:	683b      	ldr	r3, [r7, #0]
 800c952:	791b      	ldrb	r3, [r3, #4]
 800c954:	2b03      	cmp	r3, #3
 800c956:	d003      	beq.n	800c960 <USB_EPClearStall+0x4c>
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	791b      	ldrb	r3, [r3, #4]
 800c95c:	2b02      	cmp	r3, #2
 800c95e:	d138      	bne.n	800c9d2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	015a      	lsls	r2, r3, #5
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	4413      	add	r3, r2
 800c968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	68ba      	ldr	r2, [r7, #8]
 800c970:	0151      	lsls	r1, r2, #5
 800c972:	68fa      	ldr	r2, [r7, #12]
 800c974:	440a      	add	r2, r1
 800c976:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c97a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c97e:	6013      	str	r3, [r2, #0]
 800c980:	e027      	b.n	800c9d2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	015a      	lsls	r2, r3, #5
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	4413      	add	r3, r2
 800c98a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	68ba      	ldr	r2, [r7, #8]
 800c992:	0151      	lsls	r1, r2, #5
 800c994:	68fa      	ldr	r2, [r7, #12]
 800c996:	440a      	add	r2, r1
 800c998:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c99c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c9a0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	791b      	ldrb	r3, [r3, #4]
 800c9a6:	2b03      	cmp	r3, #3
 800c9a8:	d003      	beq.n	800c9b2 <USB_EPClearStall+0x9e>
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	791b      	ldrb	r3, [r3, #4]
 800c9ae:	2b02      	cmp	r3, #2
 800c9b0:	d10f      	bne.n	800c9d2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	015a      	lsls	r2, r3, #5
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	4413      	add	r3, r2
 800c9ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	68ba      	ldr	r2, [r7, #8]
 800c9c2:	0151      	lsls	r1, r2, #5
 800c9c4:	68fa      	ldr	r2, [r7, #12]
 800c9c6:	440a      	add	r2, r1
 800c9c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c9cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c9d0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c9d2:	2300      	movs	r3, #0
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3714      	adds	r7, #20
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b085      	sub	sp, #20
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
 800c9e8:	460b      	mov	r3, r1
 800c9ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	68fa      	ldr	r2, [r7, #12]
 800c9fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c9fe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ca02:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	78fb      	ldrb	r3, [r7, #3]
 800ca0e:	011b      	lsls	r3, r3, #4
 800ca10:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800ca14:	68f9      	ldr	r1, [r7, #12]
 800ca16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ca1a:	4313      	orrs	r3, r2
 800ca1c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ca1e:	2300      	movs	r3, #0
}
 800ca20:	4618      	mov	r0, r3
 800ca22:	3714      	adds	r7, #20
 800ca24:	46bd      	mov	sp, r7
 800ca26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2a:	4770      	bx	lr

0800ca2c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b085      	sub	sp, #20
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	68fa      	ldr	r2, [r7, #12]
 800ca42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ca46:	f023 0303 	bic.w	r3, r3, #3
 800ca4a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca52:	685b      	ldr	r3, [r3, #4]
 800ca54:	68fa      	ldr	r2, [r7, #12]
 800ca56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ca5a:	f023 0302 	bic.w	r3, r3, #2
 800ca5e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ca60:	2300      	movs	r3, #0
}
 800ca62:	4618      	mov	r0, r3
 800ca64:	3714      	adds	r7, #20
 800ca66:	46bd      	mov	sp, r7
 800ca68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6c:	4770      	bx	lr

0800ca6e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ca6e:	b480      	push	{r7}
 800ca70:	b085      	sub	sp, #20
 800ca72:	af00      	add	r7, sp, #0
 800ca74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	68fa      	ldr	r2, [r7, #12]
 800ca84:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ca88:	f023 0303 	bic.w	r3, r3, #3
 800ca8c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca94:	685b      	ldr	r3, [r3, #4]
 800ca96:	68fa      	ldr	r2, [r7, #12]
 800ca98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ca9c:	f043 0302 	orr.w	r3, r3, #2
 800caa0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800caa2:	2300      	movs	r3, #0
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	3714      	adds	r7, #20
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr

0800cab0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b085      	sub	sp, #20
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	695b      	ldr	r3, [r3, #20]
 800cabc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	699b      	ldr	r3, [r3, #24]
 800cac2:	68fa      	ldr	r2, [r7, #12]
 800cac4:	4013      	ands	r3, r2
 800cac6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800cac8:	68fb      	ldr	r3, [r7, #12]
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3714      	adds	r7, #20
 800cace:	46bd      	mov	sp, r7
 800cad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad4:	4770      	bx	lr

0800cad6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cad6:	b480      	push	{r7}
 800cad8:	b085      	sub	sp, #20
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cae8:	699b      	ldr	r3, [r3, #24]
 800caea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800caf2:	69db      	ldr	r3, [r3, #28]
 800caf4:	68ba      	ldr	r2, [r7, #8]
 800caf6:	4013      	ands	r3, r2
 800caf8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	0c1b      	lsrs	r3, r3, #16
}
 800cafe:	4618      	mov	r0, r3
 800cb00:	3714      	adds	r7, #20
 800cb02:	46bd      	mov	sp, r7
 800cb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb08:	4770      	bx	lr

0800cb0a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cb0a:	b480      	push	{r7}
 800cb0c:	b085      	sub	sp, #20
 800cb0e:	af00      	add	r7, sp, #0
 800cb10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb1c:	699b      	ldr	r3, [r3, #24]
 800cb1e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb26:	69db      	ldr	r3, [r3, #28]
 800cb28:	68ba      	ldr	r2, [r7, #8]
 800cb2a:	4013      	ands	r3, r2
 800cb2c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	b29b      	uxth	r3, r3
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3714      	adds	r7, #20
 800cb36:	46bd      	mov	sp, r7
 800cb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3c:	4770      	bx	lr

0800cb3e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cb3e:	b480      	push	{r7}
 800cb40:	b085      	sub	sp, #20
 800cb42:	af00      	add	r7, sp, #0
 800cb44:	6078      	str	r0, [r7, #4]
 800cb46:	460b      	mov	r3, r1
 800cb48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800cb4e:	78fb      	ldrb	r3, [r7, #3]
 800cb50:	015a      	lsls	r2, r3, #5
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	4413      	add	r3, r2
 800cb56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb64:	695b      	ldr	r3, [r3, #20]
 800cb66:	68ba      	ldr	r2, [r7, #8]
 800cb68:	4013      	ands	r3, r2
 800cb6a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cb6c:	68bb      	ldr	r3, [r7, #8]
}
 800cb6e:	4618      	mov	r0, r3
 800cb70:	3714      	adds	r7, #20
 800cb72:	46bd      	mov	sp, r7
 800cb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb78:	4770      	bx	lr

0800cb7a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cb7a:	b480      	push	{r7}
 800cb7c:	b087      	sub	sp, #28
 800cb7e:	af00      	add	r7, sp, #0
 800cb80:	6078      	str	r0, [r7, #4]
 800cb82:	460b      	mov	r3, r1
 800cb84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800cb8a:	697b      	ldr	r3, [r7, #20]
 800cb8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb90:	691b      	ldr	r3, [r3, #16]
 800cb92:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800cb94:	697b      	ldr	r3, [r7, #20]
 800cb96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb9c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800cb9e:	78fb      	ldrb	r3, [r7, #3]
 800cba0:	f003 030f 	and.w	r3, r3, #15
 800cba4:	68fa      	ldr	r2, [r7, #12]
 800cba6:	fa22 f303 	lsr.w	r3, r2, r3
 800cbaa:	01db      	lsls	r3, r3, #7
 800cbac:	b2db      	uxtb	r3, r3
 800cbae:	693a      	ldr	r2, [r7, #16]
 800cbb0:	4313      	orrs	r3, r2
 800cbb2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800cbb4:	78fb      	ldrb	r3, [r7, #3]
 800cbb6:	015a      	lsls	r2, r3, #5
 800cbb8:	697b      	ldr	r3, [r7, #20]
 800cbba:	4413      	add	r3, r2
 800cbbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbc0:	689b      	ldr	r3, [r3, #8]
 800cbc2:	693a      	ldr	r2, [r7, #16]
 800cbc4:	4013      	ands	r3, r2
 800cbc6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cbc8:	68bb      	ldr	r3, [r7, #8]
}
 800cbca:	4618      	mov	r0, r3
 800cbcc:	371c      	adds	r7, #28
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd4:	4770      	bx	lr

0800cbd6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800cbd6:	b480      	push	{r7}
 800cbd8:	b083      	sub	sp, #12
 800cbda:	af00      	add	r7, sp, #0
 800cbdc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	695b      	ldr	r3, [r3, #20]
 800cbe2:	f003 0301 	and.w	r3, r3, #1
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	370c      	adds	r7, #12
 800cbea:	46bd      	mov	sp, r7
 800cbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf0:	4770      	bx	lr
	...

0800cbf4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800cbf4:	b480      	push	{r7}
 800cbf6:	b085      	sub	sp, #20
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc06:	681a      	ldr	r2, [r3, #0]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc0e:	4619      	mov	r1, r3
 800cc10:	4b09      	ldr	r3, [pc, #36]	@ (800cc38 <USB_ActivateSetup+0x44>)
 800cc12:	4013      	ands	r3, r2
 800cc14:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc1c:	685b      	ldr	r3, [r3, #4]
 800cc1e:	68fa      	ldr	r2, [r7, #12]
 800cc20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cc24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cc28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cc2a:	2300      	movs	r3, #0
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3714      	adds	r7, #20
 800cc30:	46bd      	mov	sp, r7
 800cc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc36:	4770      	bx	lr
 800cc38:	fffff800 	.word	0xfffff800

0800cc3c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	b087      	sub	sp, #28
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	460b      	mov	r3, r1
 800cc46:	607a      	str	r2, [r7, #4]
 800cc48:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	333c      	adds	r3, #60	@ 0x3c
 800cc52:	3304      	adds	r3, #4
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	4a26      	ldr	r2, [pc, #152]	@ (800ccf4 <USB_EP0_OutStart+0xb8>)
 800cc5c:	4293      	cmp	r3, r2
 800cc5e:	d90a      	bls.n	800cc76 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc60:	697b      	ldr	r3, [r7, #20]
 800cc62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cc6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cc70:	d101      	bne.n	800cc76 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800cc72:	2300      	movs	r3, #0
 800cc74:	e037      	b.n	800cce6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800cc76:	697b      	ldr	r3, [r7, #20]
 800cc78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc7c:	461a      	mov	r2, r3
 800cc7e:	2300      	movs	r3, #0
 800cc80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cc82:	697b      	ldr	r3, [r7, #20]
 800cc84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc88:	691b      	ldr	r3, [r3, #16]
 800cc8a:	697a      	ldr	r2, [r7, #20]
 800cc8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc90:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cc94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800cc96:	697b      	ldr	r3, [r7, #20]
 800cc98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc9c:	691b      	ldr	r3, [r3, #16]
 800cc9e:	697a      	ldr	r2, [r7, #20]
 800cca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cca4:	f043 0318 	orr.w	r3, r3, #24
 800cca8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccb0:	691b      	ldr	r3, [r3, #16]
 800ccb2:	697a      	ldr	r2, [r7, #20]
 800ccb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ccb8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800ccbc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ccbe:	7afb      	ldrb	r3, [r7, #11]
 800ccc0:	2b01      	cmp	r3, #1
 800ccc2:	d10f      	bne.n	800cce4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ccc4:	697b      	ldr	r3, [r7, #20]
 800ccc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccca:	461a      	mov	r2, r3
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ccd0:	697b      	ldr	r3, [r7, #20]
 800ccd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	697a      	ldr	r2, [r7, #20]
 800ccda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ccde:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800cce2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cce4:	2300      	movs	r3, #0
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	371c      	adds	r7, #28
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
 800ccf2:	bf00      	nop
 800ccf4:	4f54300a 	.word	0x4f54300a

0800ccf8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b085      	sub	sp, #20
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cd00:	2300      	movs	r3, #0
 800cd02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	3301      	adds	r3, #1
 800cd08:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cd10:	d901      	bls.n	800cd16 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800cd12:	2303      	movs	r3, #3
 800cd14:	e01b      	b.n	800cd4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	691b      	ldr	r3, [r3, #16]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	daf2      	bge.n	800cd04 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cd1e:	2300      	movs	r3, #0
 800cd20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	691b      	ldr	r3, [r3, #16]
 800cd26:	f043 0201 	orr.w	r2, r3, #1
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	3301      	adds	r3, #1
 800cd32:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cd3a:	d901      	bls.n	800cd40 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cd3c:	2303      	movs	r3, #3
 800cd3e:	e006      	b.n	800cd4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	691b      	ldr	r3, [r3, #16]
 800cd44:	f003 0301 	and.w	r3, r3, #1
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d0f0      	beq.n	800cd2e <USB_CoreReset+0x36>

  return HAL_OK;
 800cd4c:	2300      	movs	r3, #0
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	3714      	adds	r7, #20
 800cd52:	46bd      	mov	sp, r7
 800cd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd58:	4770      	bx	lr
	...

0800cd5c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b084      	sub	sp, #16
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
 800cd64:	460b      	mov	r3, r1
 800cd66:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cd68:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800cd6c:	f002 fcfe 	bl	800f76c <USBD_static_malloc>
 800cd70:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d109      	bne.n	800cd8c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	32b0      	adds	r2, #176	@ 0xb0
 800cd82:	2100      	movs	r1, #0
 800cd84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800cd88:	2302      	movs	r3, #2
 800cd8a:	e0d4      	b.n	800cf36 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800cd8c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cd90:	2100      	movs	r1, #0
 800cd92:	68f8      	ldr	r0, [r7, #12]
 800cd94:	f003 fa89 	bl	80102aa <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	32b0      	adds	r2, #176	@ 0xb0
 800cda2:	68f9      	ldr	r1, [r7, #12]
 800cda4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	32b0      	adds	r2, #176	@ 0xb0
 800cdb2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	7c1b      	ldrb	r3, [r3, #16]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d138      	bne.n	800ce36 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800cdc4:	4b5e      	ldr	r3, [pc, #376]	@ (800cf40 <USBD_CDC_Init+0x1e4>)
 800cdc6:	7819      	ldrb	r1, [r3, #0]
 800cdc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cdcc:	2202      	movs	r2, #2
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f002 fba9 	bl	800f526 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800cdd4:	4b5a      	ldr	r3, [pc, #360]	@ (800cf40 <USBD_CDC_Init+0x1e4>)
 800cdd6:	781b      	ldrb	r3, [r3, #0]
 800cdd8:	f003 020f 	and.w	r2, r3, #15
 800cddc:	6879      	ldr	r1, [r7, #4]
 800cdde:	4613      	mov	r3, r2
 800cde0:	009b      	lsls	r3, r3, #2
 800cde2:	4413      	add	r3, r2
 800cde4:	009b      	lsls	r3, r3, #2
 800cde6:	440b      	add	r3, r1
 800cde8:	3324      	adds	r3, #36	@ 0x24
 800cdea:	2201      	movs	r2, #1
 800cdec:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800cdee:	4b55      	ldr	r3, [pc, #340]	@ (800cf44 <USBD_CDC_Init+0x1e8>)
 800cdf0:	7819      	ldrb	r1, [r3, #0]
 800cdf2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cdf6:	2202      	movs	r2, #2
 800cdf8:	6878      	ldr	r0, [r7, #4]
 800cdfa:	f002 fb94 	bl	800f526 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800cdfe:	4b51      	ldr	r3, [pc, #324]	@ (800cf44 <USBD_CDC_Init+0x1e8>)
 800ce00:	781b      	ldrb	r3, [r3, #0]
 800ce02:	f003 020f 	and.w	r2, r3, #15
 800ce06:	6879      	ldr	r1, [r7, #4]
 800ce08:	4613      	mov	r3, r2
 800ce0a:	009b      	lsls	r3, r3, #2
 800ce0c:	4413      	add	r3, r2
 800ce0e:	009b      	lsls	r3, r3, #2
 800ce10:	440b      	add	r3, r1
 800ce12:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ce16:	2201      	movs	r2, #1
 800ce18:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ce1a:	4b4b      	ldr	r3, [pc, #300]	@ (800cf48 <USBD_CDC_Init+0x1ec>)
 800ce1c:	781b      	ldrb	r3, [r3, #0]
 800ce1e:	f003 020f 	and.w	r2, r3, #15
 800ce22:	6879      	ldr	r1, [r7, #4]
 800ce24:	4613      	mov	r3, r2
 800ce26:	009b      	lsls	r3, r3, #2
 800ce28:	4413      	add	r3, r2
 800ce2a:	009b      	lsls	r3, r3, #2
 800ce2c:	440b      	add	r3, r1
 800ce2e:	3326      	adds	r3, #38	@ 0x26
 800ce30:	2210      	movs	r2, #16
 800ce32:	801a      	strh	r2, [r3, #0]
 800ce34:	e035      	b.n	800cea2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ce36:	4b42      	ldr	r3, [pc, #264]	@ (800cf40 <USBD_CDC_Init+0x1e4>)
 800ce38:	7819      	ldrb	r1, [r3, #0]
 800ce3a:	2340      	movs	r3, #64	@ 0x40
 800ce3c:	2202      	movs	r2, #2
 800ce3e:	6878      	ldr	r0, [r7, #4]
 800ce40:	f002 fb71 	bl	800f526 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ce44:	4b3e      	ldr	r3, [pc, #248]	@ (800cf40 <USBD_CDC_Init+0x1e4>)
 800ce46:	781b      	ldrb	r3, [r3, #0]
 800ce48:	f003 020f 	and.w	r2, r3, #15
 800ce4c:	6879      	ldr	r1, [r7, #4]
 800ce4e:	4613      	mov	r3, r2
 800ce50:	009b      	lsls	r3, r3, #2
 800ce52:	4413      	add	r3, r2
 800ce54:	009b      	lsls	r3, r3, #2
 800ce56:	440b      	add	r3, r1
 800ce58:	3324      	adds	r3, #36	@ 0x24
 800ce5a:	2201      	movs	r2, #1
 800ce5c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ce5e:	4b39      	ldr	r3, [pc, #228]	@ (800cf44 <USBD_CDC_Init+0x1e8>)
 800ce60:	7819      	ldrb	r1, [r3, #0]
 800ce62:	2340      	movs	r3, #64	@ 0x40
 800ce64:	2202      	movs	r2, #2
 800ce66:	6878      	ldr	r0, [r7, #4]
 800ce68:	f002 fb5d 	bl	800f526 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ce6c:	4b35      	ldr	r3, [pc, #212]	@ (800cf44 <USBD_CDC_Init+0x1e8>)
 800ce6e:	781b      	ldrb	r3, [r3, #0]
 800ce70:	f003 020f 	and.w	r2, r3, #15
 800ce74:	6879      	ldr	r1, [r7, #4]
 800ce76:	4613      	mov	r3, r2
 800ce78:	009b      	lsls	r3, r3, #2
 800ce7a:	4413      	add	r3, r2
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	440b      	add	r3, r1
 800ce80:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ce84:	2201      	movs	r2, #1
 800ce86:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ce88:	4b2f      	ldr	r3, [pc, #188]	@ (800cf48 <USBD_CDC_Init+0x1ec>)
 800ce8a:	781b      	ldrb	r3, [r3, #0]
 800ce8c:	f003 020f 	and.w	r2, r3, #15
 800ce90:	6879      	ldr	r1, [r7, #4]
 800ce92:	4613      	mov	r3, r2
 800ce94:	009b      	lsls	r3, r3, #2
 800ce96:	4413      	add	r3, r2
 800ce98:	009b      	lsls	r3, r3, #2
 800ce9a:	440b      	add	r3, r1
 800ce9c:	3326      	adds	r3, #38	@ 0x26
 800ce9e:	2210      	movs	r2, #16
 800cea0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cea2:	4b29      	ldr	r3, [pc, #164]	@ (800cf48 <USBD_CDC_Init+0x1ec>)
 800cea4:	7819      	ldrb	r1, [r3, #0]
 800cea6:	2308      	movs	r3, #8
 800cea8:	2203      	movs	r2, #3
 800ceaa:	6878      	ldr	r0, [r7, #4]
 800ceac:	f002 fb3b 	bl	800f526 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800ceb0:	4b25      	ldr	r3, [pc, #148]	@ (800cf48 <USBD_CDC_Init+0x1ec>)
 800ceb2:	781b      	ldrb	r3, [r3, #0]
 800ceb4:	f003 020f 	and.w	r2, r3, #15
 800ceb8:	6879      	ldr	r1, [r7, #4]
 800ceba:	4613      	mov	r3, r2
 800cebc:	009b      	lsls	r3, r3, #2
 800cebe:	4413      	add	r3, r2
 800cec0:	009b      	lsls	r3, r3, #2
 800cec2:	440b      	add	r3, r1
 800cec4:	3324      	adds	r3, #36	@ 0x24
 800cec6:	2201      	movs	r2, #1
 800cec8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2200      	movs	r2, #0
 800cece:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ced8:	687a      	ldr	r2, [r7, #4]
 800ceda:	33b0      	adds	r3, #176	@ 0xb0
 800cedc:	009b      	lsls	r3, r3, #2
 800cede:	4413      	add	r3, r2
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	2200      	movs	r2, #0
 800ceea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	2200      	movs	r2, #0
 800cef2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d101      	bne.n	800cf04 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800cf00:	2302      	movs	r3, #2
 800cf02:	e018      	b.n	800cf36 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	7c1b      	ldrb	r3, [r3, #16]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d10a      	bne.n	800cf22 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cf0c:	4b0d      	ldr	r3, [pc, #52]	@ (800cf44 <USBD_CDC_Init+0x1e8>)
 800cf0e:	7819      	ldrb	r1, [r3, #0]
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cf16:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cf1a:	6878      	ldr	r0, [r7, #4]
 800cf1c:	f002 fbf2 	bl	800f704 <USBD_LL_PrepareReceive>
 800cf20:	e008      	b.n	800cf34 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800cf22:	4b08      	ldr	r3, [pc, #32]	@ (800cf44 <USBD_CDC_Init+0x1e8>)
 800cf24:	7819      	ldrb	r1, [r3, #0]
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cf2c:	2340      	movs	r3, #64	@ 0x40
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f002 fbe8 	bl	800f704 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cf34:	2300      	movs	r3, #0
}
 800cf36:	4618      	mov	r0, r3
 800cf38:	3710      	adds	r7, #16
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bd80      	pop	{r7, pc}
 800cf3e:	bf00      	nop
 800cf40:	240000bf 	.word	0x240000bf
 800cf44:	240000c0 	.word	0x240000c0
 800cf48:	240000c1 	.word	0x240000c1

0800cf4c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b082      	sub	sp, #8
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
 800cf54:	460b      	mov	r3, r1
 800cf56:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800cf58:	4b3a      	ldr	r3, [pc, #232]	@ (800d044 <USBD_CDC_DeInit+0xf8>)
 800cf5a:	781b      	ldrb	r3, [r3, #0]
 800cf5c:	4619      	mov	r1, r3
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f002 fb07 	bl	800f572 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800cf64:	4b37      	ldr	r3, [pc, #220]	@ (800d044 <USBD_CDC_DeInit+0xf8>)
 800cf66:	781b      	ldrb	r3, [r3, #0]
 800cf68:	f003 020f 	and.w	r2, r3, #15
 800cf6c:	6879      	ldr	r1, [r7, #4]
 800cf6e:	4613      	mov	r3, r2
 800cf70:	009b      	lsls	r3, r3, #2
 800cf72:	4413      	add	r3, r2
 800cf74:	009b      	lsls	r3, r3, #2
 800cf76:	440b      	add	r3, r1
 800cf78:	3324      	adds	r3, #36	@ 0x24
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800cf7e:	4b32      	ldr	r3, [pc, #200]	@ (800d048 <USBD_CDC_DeInit+0xfc>)
 800cf80:	781b      	ldrb	r3, [r3, #0]
 800cf82:	4619      	mov	r1, r3
 800cf84:	6878      	ldr	r0, [r7, #4]
 800cf86:	f002 faf4 	bl	800f572 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800cf8a:	4b2f      	ldr	r3, [pc, #188]	@ (800d048 <USBD_CDC_DeInit+0xfc>)
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	f003 020f 	and.w	r2, r3, #15
 800cf92:	6879      	ldr	r1, [r7, #4]
 800cf94:	4613      	mov	r3, r2
 800cf96:	009b      	lsls	r3, r3, #2
 800cf98:	4413      	add	r3, r2
 800cf9a:	009b      	lsls	r3, r3, #2
 800cf9c:	440b      	add	r3, r1
 800cf9e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800cfa6:	4b29      	ldr	r3, [pc, #164]	@ (800d04c <USBD_CDC_DeInit+0x100>)
 800cfa8:	781b      	ldrb	r3, [r3, #0]
 800cfaa:	4619      	mov	r1, r3
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f002 fae0 	bl	800f572 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800cfb2:	4b26      	ldr	r3, [pc, #152]	@ (800d04c <USBD_CDC_DeInit+0x100>)
 800cfb4:	781b      	ldrb	r3, [r3, #0]
 800cfb6:	f003 020f 	and.w	r2, r3, #15
 800cfba:	6879      	ldr	r1, [r7, #4]
 800cfbc:	4613      	mov	r3, r2
 800cfbe:	009b      	lsls	r3, r3, #2
 800cfc0:	4413      	add	r3, r2
 800cfc2:	009b      	lsls	r3, r3, #2
 800cfc4:	440b      	add	r3, r1
 800cfc6:	3324      	adds	r3, #36	@ 0x24
 800cfc8:	2200      	movs	r2, #0
 800cfca:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800cfcc:	4b1f      	ldr	r3, [pc, #124]	@ (800d04c <USBD_CDC_DeInit+0x100>)
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	f003 020f 	and.w	r2, r3, #15
 800cfd4:	6879      	ldr	r1, [r7, #4]
 800cfd6:	4613      	mov	r3, r2
 800cfd8:	009b      	lsls	r3, r3, #2
 800cfda:	4413      	add	r3, r2
 800cfdc:	009b      	lsls	r3, r3, #2
 800cfde:	440b      	add	r3, r1
 800cfe0:	3326      	adds	r3, #38	@ 0x26
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	32b0      	adds	r2, #176	@ 0xb0
 800cff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d01f      	beq.n	800d038 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cffe:	687a      	ldr	r2, [r7, #4]
 800d000:	33b0      	adds	r3, #176	@ 0xb0
 800d002:	009b      	lsls	r3, r3, #2
 800d004:	4413      	add	r3, r2
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	685b      	ldr	r3, [r3, #4]
 800d00a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	32b0      	adds	r2, #176	@ 0xb0
 800d016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d01a:	4618      	mov	r0, r3
 800d01c:	f002 fbb4 	bl	800f788 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	32b0      	adds	r2, #176	@ 0xb0
 800d02a:	2100      	movs	r1, #0
 800d02c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2200      	movs	r2, #0
 800d034:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d038:	2300      	movs	r3, #0
}
 800d03a:	4618      	mov	r0, r3
 800d03c:	3708      	adds	r7, #8
 800d03e:	46bd      	mov	sp, r7
 800d040:	bd80      	pop	{r7, pc}
 800d042:	bf00      	nop
 800d044:	240000bf 	.word	0x240000bf
 800d048:	240000c0 	.word	0x240000c0
 800d04c:	240000c1 	.word	0x240000c1

0800d050 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b086      	sub	sp, #24
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
 800d058:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	32b0      	adds	r2, #176	@ 0xb0
 800d064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d068:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d06a:	2300      	movs	r3, #0
 800d06c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d06e:	2300      	movs	r3, #0
 800d070:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d072:	2300      	movs	r3, #0
 800d074:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d076:	693b      	ldr	r3, [r7, #16]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d101      	bne.n	800d080 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800d07c:	2303      	movs	r3, #3
 800d07e:	e0bf      	b.n	800d200 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d050      	beq.n	800d12e <USBD_CDC_Setup+0xde>
 800d08c:	2b20      	cmp	r3, #32
 800d08e:	f040 80af 	bne.w	800d1f0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d092:	683b      	ldr	r3, [r7, #0]
 800d094:	88db      	ldrh	r3, [r3, #6]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d03a      	beq.n	800d110 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	781b      	ldrb	r3, [r3, #0]
 800d09e:	b25b      	sxtb	r3, r3
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	da1b      	bge.n	800d0dc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d0aa:	687a      	ldr	r2, [r7, #4]
 800d0ac:	33b0      	adds	r3, #176	@ 0xb0
 800d0ae:	009b      	lsls	r3, r3, #2
 800d0b0:	4413      	add	r3, r2
 800d0b2:	685b      	ldr	r3, [r3, #4]
 800d0b4:	689b      	ldr	r3, [r3, #8]
 800d0b6:	683a      	ldr	r2, [r7, #0]
 800d0b8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800d0ba:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d0bc:	683a      	ldr	r2, [r7, #0]
 800d0be:	88d2      	ldrh	r2, [r2, #6]
 800d0c0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	88db      	ldrh	r3, [r3, #6]
 800d0c6:	2b07      	cmp	r3, #7
 800d0c8:	bf28      	it	cs
 800d0ca:	2307      	movcs	r3, #7
 800d0cc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d0ce:	693b      	ldr	r3, [r7, #16]
 800d0d0:	89fa      	ldrh	r2, [r7, #14]
 800d0d2:	4619      	mov	r1, r3
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f001 fdbd 	bl	800ec54 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800d0da:	e090      	b.n	800d1fe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800d0dc:	683b      	ldr	r3, [r7, #0]
 800d0de:	785a      	ldrb	r2, [r3, #1]
 800d0e0:	693b      	ldr	r3, [r7, #16]
 800d0e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	88db      	ldrh	r3, [r3, #6]
 800d0ea:	2b3f      	cmp	r3, #63	@ 0x3f
 800d0ec:	d803      	bhi.n	800d0f6 <USBD_CDC_Setup+0xa6>
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	88db      	ldrh	r3, [r3, #6]
 800d0f2:	b2da      	uxtb	r2, r3
 800d0f4:	e000      	b.n	800d0f8 <USBD_CDC_Setup+0xa8>
 800d0f6:	2240      	movs	r2, #64	@ 0x40
 800d0f8:	693b      	ldr	r3, [r7, #16]
 800d0fa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800d0fe:	6939      	ldr	r1, [r7, #16]
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800d106:	461a      	mov	r2, r3
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f001 fdcf 	bl	800ecac <USBD_CtlPrepareRx>
      break;
 800d10e:	e076      	b.n	800d1fe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d116:	687a      	ldr	r2, [r7, #4]
 800d118:	33b0      	adds	r3, #176	@ 0xb0
 800d11a:	009b      	lsls	r3, r3, #2
 800d11c:	4413      	add	r3, r2
 800d11e:	685b      	ldr	r3, [r3, #4]
 800d120:	689b      	ldr	r3, [r3, #8]
 800d122:	683a      	ldr	r2, [r7, #0]
 800d124:	7850      	ldrb	r0, [r2, #1]
 800d126:	2200      	movs	r2, #0
 800d128:	6839      	ldr	r1, [r7, #0]
 800d12a:	4798      	blx	r3
      break;
 800d12c:	e067      	b.n	800d1fe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	785b      	ldrb	r3, [r3, #1]
 800d132:	2b0b      	cmp	r3, #11
 800d134:	d851      	bhi.n	800d1da <USBD_CDC_Setup+0x18a>
 800d136:	a201      	add	r2, pc, #4	@ (adr r2, 800d13c <USBD_CDC_Setup+0xec>)
 800d138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d13c:	0800d16d 	.word	0x0800d16d
 800d140:	0800d1e9 	.word	0x0800d1e9
 800d144:	0800d1db 	.word	0x0800d1db
 800d148:	0800d1db 	.word	0x0800d1db
 800d14c:	0800d1db 	.word	0x0800d1db
 800d150:	0800d1db 	.word	0x0800d1db
 800d154:	0800d1db 	.word	0x0800d1db
 800d158:	0800d1db 	.word	0x0800d1db
 800d15c:	0800d1db 	.word	0x0800d1db
 800d160:	0800d1db 	.word	0x0800d1db
 800d164:	0800d197 	.word	0x0800d197
 800d168:	0800d1c1 	.word	0x0800d1c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d172:	b2db      	uxtb	r3, r3
 800d174:	2b03      	cmp	r3, #3
 800d176:	d107      	bne.n	800d188 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d178:	f107 030a 	add.w	r3, r7, #10
 800d17c:	2202      	movs	r2, #2
 800d17e:	4619      	mov	r1, r3
 800d180:	6878      	ldr	r0, [r7, #4]
 800d182:	f001 fd67 	bl	800ec54 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d186:	e032      	b.n	800d1ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d188:	6839      	ldr	r1, [r7, #0]
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f001 fce5 	bl	800eb5a <USBD_CtlError>
            ret = USBD_FAIL;
 800d190:	2303      	movs	r3, #3
 800d192:	75fb      	strb	r3, [r7, #23]
          break;
 800d194:	e02b      	b.n	800d1ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d19c:	b2db      	uxtb	r3, r3
 800d19e:	2b03      	cmp	r3, #3
 800d1a0:	d107      	bne.n	800d1b2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d1a2:	f107 030d 	add.w	r3, r7, #13
 800d1a6:	2201      	movs	r2, #1
 800d1a8:	4619      	mov	r1, r3
 800d1aa:	6878      	ldr	r0, [r7, #4]
 800d1ac:	f001 fd52 	bl	800ec54 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d1b0:	e01d      	b.n	800d1ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d1b2:	6839      	ldr	r1, [r7, #0]
 800d1b4:	6878      	ldr	r0, [r7, #4]
 800d1b6:	f001 fcd0 	bl	800eb5a <USBD_CtlError>
            ret = USBD_FAIL;
 800d1ba:	2303      	movs	r3, #3
 800d1bc:	75fb      	strb	r3, [r7, #23]
          break;
 800d1be:	e016      	b.n	800d1ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d1c6:	b2db      	uxtb	r3, r3
 800d1c8:	2b03      	cmp	r3, #3
 800d1ca:	d00f      	beq.n	800d1ec <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800d1cc:	6839      	ldr	r1, [r7, #0]
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	f001 fcc3 	bl	800eb5a <USBD_CtlError>
            ret = USBD_FAIL;
 800d1d4:	2303      	movs	r3, #3
 800d1d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d1d8:	e008      	b.n	800d1ec <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d1da:	6839      	ldr	r1, [r7, #0]
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f001 fcbc 	bl	800eb5a <USBD_CtlError>
          ret = USBD_FAIL;
 800d1e2:	2303      	movs	r3, #3
 800d1e4:	75fb      	strb	r3, [r7, #23]
          break;
 800d1e6:	e002      	b.n	800d1ee <USBD_CDC_Setup+0x19e>
          break;
 800d1e8:	bf00      	nop
 800d1ea:	e008      	b.n	800d1fe <USBD_CDC_Setup+0x1ae>
          break;
 800d1ec:	bf00      	nop
      }
      break;
 800d1ee:	e006      	b.n	800d1fe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800d1f0:	6839      	ldr	r1, [r7, #0]
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f001 fcb1 	bl	800eb5a <USBD_CtlError>
      ret = USBD_FAIL;
 800d1f8:	2303      	movs	r3, #3
 800d1fa:	75fb      	strb	r3, [r7, #23]
      break;
 800d1fc:	bf00      	nop
  }

  return (uint8_t)ret;
 800d1fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800d200:	4618      	mov	r0, r3
 800d202:	3718      	adds	r7, #24
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}

0800d208 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b084      	sub	sp, #16
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	6078      	str	r0, [r7, #4]
 800d210:	460b      	mov	r3, r1
 800d212:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d21a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	32b0      	adds	r2, #176	@ 0xb0
 800d226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d101      	bne.n	800d232 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800d22e:	2303      	movs	r3, #3
 800d230:	e065      	b.n	800d2fe <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	32b0      	adds	r2, #176	@ 0xb0
 800d23c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d240:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d242:	78fb      	ldrb	r3, [r7, #3]
 800d244:	f003 020f 	and.w	r2, r3, #15
 800d248:	6879      	ldr	r1, [r7, #4]
 800d24a:	4613      	mov	r3, r2
 800d24c:	009b      	lsls	r3, r3, #2
 800d24e:	4413      	add	r3, r2
 800d250:	009b      	lsls	r3, r3, #2
 800d252:	440b      	add	r3, r1
 800d254:	3318      	adds	r3, #24
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d02f      	beq.n	800d2bc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800d25c:	78fb      	ldrb	r3, [r7, #3]
 800d25e:	f003 020f 	and.w	r2, r3, #15
 800d262:	6879      	ldr	r1, [r7, #4]
 800d264:	4613      	mov	r3, r2
 800d266:	009b      	lsls	r3, r3, #2
 800d268:	4413      	add	r3, r2
 800d26a:	009b      	lsls	r3, r3, #2
 800d26c:	440b      	add	r3, r1
 800d26e:	3318      	adds	r3, #24
 800d270:	681a      	ldr	r2, [r3, #0]
 800d272:	78fb      	ldrb	r3, [r7, #3]
 800d274:	f003 010f 	and.w	r1, r3, #15
 800d278:	68f8      	ldr	r0, [r7, #12]
 800d27a:	460b      	mov	r3, r1
 800d27c:	00db      	lsls	r3, r3, #3
 800d27e:	440b      	add	r3, r1
 800d280:	009b      	lsls	r3, r3, #2
 800d282:	4403      	add	r3, r0
 800d284:	331c      	adds	r3, #28
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	fbb2 f1f3 	udiv	r1, r2, r3
 800d28c:	fb01 f303 	mul.w	r3, r1, r3
 800d290:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d292:	2b00      	cmp	r3, #0
 800d294:	d112      	bne.n	800d2bc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800d296:	78fb      	ldrb	r3, [r7, #3]
 800d298:	f003 020f 	and.w	r2, r3, #15
 800d29c:	6879      	ldr	r1, [r7, #4]
 800d29e:	4613      	mov	r3, r2
 800d2a0:	009b      	lsls	r3, r3, #2
 800d2a2:	4413      	add	r3, r2
 800d2a4:	009b      	lsls	r3, r3, #2
 800d2a6:	440b      	add	r3, r1
 800d2a8:	3318      	adds	r3, #24
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d2ae:	78f9      	ldrb	r1, [r7, #3]
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	6878      	ldr	r0, [r7, #4]
 800d2b6:	f002 fa04 	bl	800f6c2 <USBD_LL_Transmit>
 800d2ba:	e01f      	b.n	800d2fc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d2ca:	687a      	ldr	r2, [r7, #4]
 800d2cc:	33b0      	adds	r3, #176	@ 0xb0
 800d2ce:	009b      	lsls	r3, r3, #2
 800d2d0:	4413      	add	r3, r2
 800d2d2:	685b      	ldr	r3, [r3, #4]
 800d2d4:	691b      	ldr	r3, [r3, #16]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d010      	beq.n	800d2fc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d2e0:	687a      	ldr	r2, [r7, #4]
 800d2e2:	33b0      	adds	r3, #176	@ 0xb0
 800d2e4:	009b      	lsls	r3, r3, #2
 800d2e6:	4413      	add	r3, r2
 800d2e8:	685b      	ldr	r3, [r3, #4]
 800d2ea:	691b      	ldr	r3, [r3, #16]
 800d2ec:	68ba      	ldr	r2, [r7, #8]
 800d2ee:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d2f2:	68ba      	ldr	r2, [r7, #8]
 800d2f4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d2f8:	78fa      	ldrb	r2, [r7, #3]
 800d2fa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d2fc:	2300      	movs	r3, #0
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	3710      	adds	r7, #16
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}

0800d306 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d306:	b580      	push	{r7, lr}
 800d308:	b084      	sub	sp, #16
 800d30a:	af00      	add	r7, sp, #0
 800d30c:	6078      	str	r0, [r7, #4]
 800d30e:	460b      	mov	r3, r1
 800d310:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	32b0      	adds	r2, #176	@ 0xb0
 800d31c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d320:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	32b0      	adds	r2, #176	@ 0xb0
 800d32c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d101      	bne.n	800d338 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800d334:	2303      	movs	r3, #3
 800d336:	e01a      	b.n	800d36e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d338:	78fb      	ldrb	r3, [r7, #3]
 800d33a:	4619      	mov	r1, r3
 800d33c:	6878      	ldr	r0, [r7, #4]
 800d33e:	f002 fa02 	bl	800f746 <USBD_LL_GetRxDataSize>
 800d342:	4602      	mov	r2, r0
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d350:	687a      	ldr	r2, [r7, #4]
 800d352:	33b0      	adds	r3, #176	@ 0xb0
 800d354:	009b      	lsls	r3, r3, #2
 800d356:	4413      	add	r3, r2
 800d358:	685b      	ldr	r3, [r3, #4]
 800d35a:	68db      	ldr	r3, [r3, #12]
 800d35c:	68fa      	ldr	r2, [r7, #12]
 800d35e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d362:	68fa      	ldr	r2, [r7, #12]
 800d364:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d368:	4611      	mov	r1, r2
 800d36a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d36c:	2300      	movs	r3, #0
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3710      	adds	r7, #16
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}

0800d376 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d376:	b580      	push	{r7, lr}
 800d378:	b084      	sub	sp, #16
 800d37a:	af00      	add	r7, sp, #0
 800d37c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	32b0      	adds	r2, #176	@ 0xb0
 800d388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d38c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d101      	bne.n	800d398 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d394:	2303      	movs	r3, #3
 800d396:	e024      	b.n	800d3e2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d39e:	687a      	ldr	r2, [r7, #4]
 800d3a0:	33b0      	adds	r3, #176	@ 0xb0
 800d3a2:	009b      	lsls	r3, r3, #2
 800d3a4:	4413      	add	r3, r2
 800d3a6:	685b      	ldr	r3, [r3, #4]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d019      	beq.n	800d3e0 <USBD_CDC_EP0_RxReady+0x6a>
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d3b2:	2bff      	cmp	r3, #255	@ 0xff
 800d3b4:	d014      	beq.n	800d3e0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d3bc:	687a      	ldr	r2, [r7, #4]
 800d3be:	33b0      	adds	r3, #176	@ 0xb0
 800d3c0:	009b      	lsls	r3, r3, #2
 800d3c2:	4413      	add	r3, r2
 800d3c4:	685b      	ldr	r3, [r3, #4]
 800d3c6:	689b      	ldr	r3, [r3, #8]
 800d3c8:	68fa      	ldr	r2, [r7, #12]
 800d3ca:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800d3ce:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800d3d0:	68fa      	ldr	r2, [r7, #12]
 800d3d2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d3d6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	22ff      	movs	r2, #255	@ 0xff
 800d3dc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d3e0:	2300      	movs	r3, #0
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3710      	adds	r7, #16
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}
	...

0800d3ec <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b086      	sub	sp, #24
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d3f4:	2182      	movs	r1, #130	@ 0x82
 800d3f6:	4818      	ldr	r0, [pc, #96]	@ (800d458 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d3f8:	f000 fd4f 	bl	800de9a <USBD_GetEpDesc>
 800d3fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d3fe:	2101      	movs	r1, #1
 800d400:	4815      	ldr	r0, [pc, #84]	@ (800d458 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d402:	f000 fd4a 	bl	800de9a <USBD_GetEpDesc>
 800d406:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d408:	2181      	movs	r1, #129	@ 0x81
 800d40a:	4813      	ldr	r0, [pc, #76]	@ (800d458 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d40c:	f000 fd45 	bl	800de9a <USBD_GetEpDesc>
 800d410:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d002      	beq.n	800d41e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	2210      	movs	r2, #16
 800d41c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d41e:	693b      	ldr	r3, [r7, #16]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d006      	beq.n	800d432 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	2200      	movs	r2, #0
 800d428:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d42c:	711a      	strb	r2, [r3, #4]
 800d42e:	2200      	movs	r2, #0
 800d430:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d006      	beq.n	800d446 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	2200      	movs	r2, #0
 800d43c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d440:	711a      	strb	r2, [r3, #4]
 800d442:	2200      	movs	r2, #0
 800d444:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	2243      	movs	r2, #67	@ 0x43
 800d44a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d44c:	4b02      	ldr	r3, [pc, #8]	@ (800d458 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800d44e:	4618      	mov	r0, r3
 800d450:	3718      	adds	r7, #24
 800d452:	46bd      	mov	sp, r7
 800d454:	bd80      	pop	{r7, pc}
 800d456:	bf00      	nop
 800d458:	2400007c 	.word	0x2400007c

0800d45c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b086      	sub	sp, #24
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d464:	2182      	movs	r1, #130	@ 0x82
 800d466:	4818      	ldr	r0, [pc, #96]	@ (800d4c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d468:	f000 fd17 	bl	800de9a <USBD_GetEpDesc>
 800d46c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d46e:	2101      	movs	r1, #1
 800d470:	4815      	ldr	r0, [pc, #84]	@ (800d4c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d472:	f000 fd12 	bl	800de9a <USBD_GetEpDesc>
 800d476:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d478:	2181      	movs	r1, #129	@ 0x81
 800d47a:	4813      	ldr	r0, [pc, #76]	@ (800d4c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d47c:	f000 fd0d 	bl	800de9a <USBD_GetEpDesc>
 800d480:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d482:	697b      	ldr	r3, [r7, #20]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d002      	beq.n	800d48e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800d488:	697b      	ldr	r3, [r7, #20]
 800d48a:	2210      	movs	r2, #16
 800d48c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d006      	beq.n	800d4a2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	2200      	movs	r2, #0
 800d498:	711a      	strb	r2, [r3, #4]
 800d49a:	2200      	movs	r2, #0
 800d49c:	f042 0202 	orr.w	r2, r2, #2
 800d4a0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d006      	beq.n	800d4b6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	711a      	strb	r2, [r3, #4]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	f042 0202 	orr.w	r2, r2, #2
 800d4b4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	2243      	movs	r2, #67	@ 0x43
 800d4ba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d4bc:	4b02      	ldr	r3, [pc, #8]	@ (800d4c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	3718      	adds	r7, #24
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
 800d4c6:	bf00      	nop
 800d4c8:	2400007c 	.word	0x2400007c

0800d4cc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b086      	sub	sp, #24
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d4d4:	2182      	movs	r1, #130	@ 0x82
 800d4d6:	4818      	ldr	r0, [pc, #96]	@ (800d538 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d4d8:	f000 fcdf 	bl	800de9a <USBD_GetEpDesc>
 800d4dc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d4de:	2101      	movs	r1, #1
 800d4e0:	4815      	ldr	r0, [pc, #84]	@ (800d538 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d4e2:	f000 fcda 	bl	800de9a <USBD_GetEpDesc>
 800d4e6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d4e8:	2181      	movs	r1, #129	@ 0x81
 800d4ea:	4813      	ldr	r0, [pc, #76]	@ (800d538 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d4ec:	f000 fcd5 	bl	800de9a <USBD_GetEpDesc>
 800d4f0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d4f2:	697b      	ldr	r3, [r7, #20]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d002      	beq.n	800d4fe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	2210      	movs	r2, #16
 800d4fc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d4fe:	693b      	ldr	r3, [r7, #16]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d006      	beq.n	800d512 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d504:	693b      	ldr	r3, [r7, #16]
 800d506:	2200      	movs	r2, #0
 800d508:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d50c:	711a      	strb	r2, [r3, #4]
 800d50e:	2200      	movs	r2, #0
 800d510:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d006      	beq.n	800d526 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	2200      	movs	r2, #0
 800d51c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d520:	711a      	strb	r2, [r3, #4]
 800d522:	2200      	movs	r2, #0
 800d524:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	2243      	movs	r2, #67	@ 0x43
 800d52a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d52c:	4b02      	ldr	r3, [pc, #8]	@ (800d538 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3718      	adds	r7, #24
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}
 800d536:	bf00      	nop
 800d538:	2400007c 	.word	0x2400007c

0800d53c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b083      	sub	sp, #12
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	220a      	movs	r2, #10
 800d548:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d54a:	4b03      	ldr	r3, [pc, #12]	@ (800d558 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d54c:	4618      	mov	r0, r3
 800d54e:	370c      	adds	r7, #12
 800d550:	46bd      	mov	sp, r7
 800d552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d556:	4770      	bx	lr
 800d558:	24000038 	.word	0x24000038

0800d55c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d55c:	b480      	push	{r7}
 800d55e:	b083      	sub	sp, #12
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
 800d564:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d101      	bne.n	800d570 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d56c:	2303      	movs	r3, #3
 800d56e:	e009      	b.n	800d584 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d576:	687a      	ldr	r2, [r7, #4]
 800d578:	33b0      	adds	r3, #176	@ 0xb0
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	4413      	add	r3, r2
 800d57e:	683a      	ldr	r2, [r7, #0]
 800d580:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d582:	2300      	movs	r3, #0
}
 800d584:	4618      	mov	r0, r3
 800d586:	370c      	adds	r7, #12
 800d588:	46bd      	mov	sp, r7
 800d58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58e:	4770      	bx	lr

0800d590 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d590:	b480      	push	{r7}
 800d592:	b087      	sub	sp, #28
 800d594:	af00      	add	r7, sp, #0
 800d596:	60f8      	str	r0, [r7, #12]
 800d598:	60b9      	str	r1, [r7, #8]
 800d59a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	32b0      	adds	r2, #176	@ 0xb0
 800d5a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5aa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d5ac:	697b      	ldr	r3, [r7, #20]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d101      	bne.n	800d5b6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d5b2:	2303      	movs	r3, #3
 800d5b4:	e008      	b.n	800d5c8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800d5b6:	697b      	ldr	r3, [r7, #20]
 800d5b8:	68ba      	ldr	r2, [r7, #8]
 800d5ba:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d5be:	697b      	ldr	r3, [r7, #20]
 800d5c0:	687a      	ldr	r2, [r7, #4]
 800d5c2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d5c6:	2300      	movs	r3, #0
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	371c      	adds	r7, #28
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d2:	4770      	bx	lr

0800d5d4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b085      	sub	sp, #20
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
 800d5dc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	32b0      	adds	r2, #176	@ 0xb0
 800d5e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5ec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d101      	bne.n	800d5f8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800d5f4:	2303      	movs	r3, #3
 800d5f6:	e004      	b.n	800d602 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	683a      	ldr	r2, [r7, #0]
 800d5fc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d600:	2300      	movs	r3, #0
}
 800d602:	4618      	mov	r0, r3
 800d604:	3714      	adds	r7, #20
 800d606:	46bd      	mov	sp, r7
 800d608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60c:	4770      	bx	lr
	...

0800d610 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b084      	sub	sp, #16
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	32b0      	adds	r2, #176	@ 0xb0
 800d622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d626:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800d628:	2301      	movs	r3, #1
 800d62a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d101      	bne.n	800d636 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d632:	2303      	movs	r3, #3
 800d634:	e025      	b.n	800d682 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d11f      	bne.n	800d680 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d640:	68bb      	ldr	r3, [r7, #8]
 800d642:	2201      	movs	r2, #1
 800d644:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800d648:	4b10      	ldr	r3, [pc, #64]	@ (800d68c <USBD_CDC_TransmitPacket+0x7c>)
 800d64a:	781b      	ldrb	r3, [r3, #0]
 800d64c:	f003 020f 	and.w	r2, r3, #15
 800d650:	68bb      	ldr	r3, [r7, #8]
 800d652:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	4613      	mov	r3, r2
 800d65a:	009b      	lsls	r3, r3, #2
 800d65c:	4413      	add	r3, r2
 800d65e:	009b      	lsls	r3, r3, #2
 800d660:	4403      	add	r3, r0
 800d662:	3318      	adds	r3, #24
 800d664:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800d666:	4b09      	ldr	r3, [pc, #36]	@ (800d68c <USBD_CDC_TransmitPacket+0x7c>)
 800d668:	7819      	ldrb	r1, [r3, #0]
 800d66a:	68bb      	ldr	r3, [r7, #8]
 800d66c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f002 f823 	bl	800f6c2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d67c:	2300      	movs	r3, #0
 800d67e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d680:	7bfb      	ldrb	r3, [r7, #15]
}
 800d682:	4618      	mov	r0, r3
 800d684:	3710      	adds	r7, #16
 800d686:	46bd      	mov	sp, r7
 800d688:	bd80      	pop	{r7, pc}
 800d68a:	bf00      	nop
 800d68c:	240000bf 	.word	0x240000bf

0800d690 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d690:	b580      	push	{r7, lr}
 800d692:	b084      	sub	sp, #16
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	32b0      	adds	r2, #176	@ 0xb0
 800d6a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6a6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	32b0      	adds	r2, #176	@ 0xb0
 800d6b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d101      	bne.n	800d6be <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800d6ba:	2303      	movs	r3, #3
 800d6bc:	e018      	b.n	800d6f0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	7c1b      	ldrb	r3, [r3, #16]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d10a      	bne.n	800d6dc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d6c6:	4b0c      	ldr	r3, [pc, #48]	@ (800d6f8 <USBD_CDC_ReceivePacket+0x68>)
 800d6c8:	7819      	ldrb	r1, [r3, #0]
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d6d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f002 f815 	bl	800f704 <USBD_LL_PrepareReceive>
 800d6da:	e008      	b.n	800d6ee <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d6dc:	4b06      	ldr	r3, [pc, #24]	@ (800d6f8 <USBD_CDC_ReceivePacket+0x68>)
 800d6de:	7819      	ldrb	r1, [r3, #0]
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d6e6:	2340      	movs	r3, #64	@ 0x40
 800d6e8:	6878      	ldr	r0, [r7, #4]
 800d6ea:	f002 f80b 	bl	800f704 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d6ee:	2300      	movs	r3, #0
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	3710      	adds	r7, #16
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}
 800d6f8:	240000c0 	.word	0x240000c0

0800d6fc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b086      	sub	sp, #24
 800d700:	af00      	add	r7, sp, #0
 800d702:	60f8      	str	r0, [r7, #12]
 800d704:	60b9      	str	r1, [r7, #8]
 800d706:	4613      	mov	r3, r2
 800d708:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d101      	bne.n	800d714 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d710:	2303      	movs	r3, #3
 800d712:	e01f      	b.n	800d754 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	2200      	movs	r2, #0
 800d718:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	2200      	movs	r2, #0
 800d720:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	2200      	movs	r2, #0
 800d728:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d003      	beq.n	800d73a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	68ba      	ldr	r2, [r7, #8]
 800d736:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	2201      	movs	r2, #1
 800d73e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	79fa      	ldrb	r2, [r7, #7]
 800d746:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d748:	68f8      	ldr	r0, [r7, #12]
 800d74a:	f001 fe81 	bl	800f450 <USBD_LL_Init>
 800d74e:	4603      	mov	r3, r0
 800d750:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d752:	7dfb      	ldrb	r3, [r7, #23]
}
 800d754:	4618      	mov	r0, r3
 800d756:	3718      	adds	r7, #24
 800d758:	46bd      	mov	sp, r7
 800d75a:	bd80      	pop	{r7, pc}

0800d75c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b084      	sub	sp, #16
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
 800d764:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d766:	2300      	movs	r3, #0
 800d768:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d101      	bne.n	800d774 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d770:	2303      	movs	r3, #3
 800d772:	e025      	b.n	800d7c0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	683a      	ldr	r2, [r7, #0]
 800d778:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	32ae      	adds	r2, #174	@ 0xae
 800d786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d78a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d00f      	beq.n	800d7b0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	32ae      	adds	r2, #174	@ 0xae
 800d79a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d79e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7a0:	f107 020e 	add.w	r2, r7, #14
 800d7a4:	4610      	mov	r0, r2
 800d7a6:	4798      	blx	r3
 800d7a8:	4602      	mov	r2, r0
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d7b6:	1c5a      	adds	r2, r3, #1
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800d7be:	2300      	movs	r3, #0
}
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	3710      	adds	r7, #16
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	bd80      	pop	{r7, pc}

0800d7c8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b082      	sub	sp, #8
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f001 fe8d 	bl	800f4f0 <USBD_LL_Start>
 800d7d6:	4603      	mov	r3, r0
}
 800d7d8:	4618      	mov	r0, r3
 800d7da:	3708      	adds	r7, #8
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	bd80      	pop	{r7, pc}

0800d7e0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d7e0:	b480      	push	{r7}
 800d7e2:	b083      	sub	sp, #12
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d7e8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	370c      	adds	r7, #12
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f4:	4770      	bx	lr

0800d7f6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d7f6:	b580      	push	{r7, lr}
 800d7f8:	b084      	sub	sp, #16
 800d7fa:	af00      	add	r7, sp, #0
 800d7fc:	6078      	str	r0, [r7, #4]
 800d7fe:	460b      	mov	r3, r1
 800d800:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d802:	2300      	movs	r3, #0
 800d804:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d009      	beq.n	800d824 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	78fa      	ldrb	r2, [r7, #3]
 800d81a:	4611      	mov	r1, r2
 800d81c:	6878      	ldr	r0, [r7, #4]
 800d81e:	4798      	blx	r3
 800d820:	4603      	mov	r3, r0
 800d822:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d824:	7bfb      	ldrb	r3, [r7, #15]
}
 800d826:	4618      	mov	r0, r3
 800d828:	3710      	adds	r7, #16
 800d82a:	46bd      	mov	sp, r7
 800d82c:	bd80      	pop	{r7, pc}

0800d82e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d82e:	b580      	push	{r7, lr}
 800d830:	b084      	sub	sp, #16
 800d832:	af00      	add	r7, sp, #0
 800d834:	6078      	str	r0, [r7, #4]
 800d836:	460b      	mov	r3, r1
 800d838:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d83a:	2300      	movs	r3, #0
 800d83c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d844:	685b      	ldr	r3, [r3, #4]
 800d846:	78fa      	ldrb	r2, [r7, #3]
 800d848:	4611      	mov	r1, r2
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	4798      	blx	r3
 800d84e:	4603      	mov	r3, r0
 800d850:	2b00      	cmp	r3, #0
 800d852:	d001      	beq.n	800d858 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d854:	2303      	movs	r3, #3
 800d856:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d858:	7bfb      	ldrb	r3, [r7, #15]
}
 800d85a:	4618      	mov	r0, r3
 800d85c:	3710      	adds	r7, #16
 800d85e:	46bd      	mov	sp, r7
 800d860:	bd80      	pop	{r7, pc}

0800d862 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d862:	b580      	push	{r7, lr}
 800d864:	b084      	sub	sp, #16
 800d866:	af00      	add	r7, sp, #0
 800d868:	6078      	str	r0, [r7, #4]
 800d86a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d872:	6839      	ldr	r1, [r7, #0]
 800d874:	4618      	mov	r0, r3
 800d876:	f001 f936 	bl	800eae6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2201      	movs	r2, #1
 800d87e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d888:	461a      	mov	r2, r3
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d896:	f003 031f 	and.w	r3, r3, #31
 800d89a:	2b02      	cmp	r3, #2
 800d89c:	d01a      	beq.n	800d8d4 <USBD_LL_SetupStage+0x72>
 800d89e:	2b02      	cmp	r3, #2
 800d8a0:	d822      	bhi.n	800d8e8 <USBD_LL_SetupStage+0x86>
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d002      	beq.n	800d8ac <USBD_LL_SetupStage+0x4a>
 800d8a6:	2b01      	cmp	r3, #1
 800d8a8:	d00a      	beq.n	800d8c0 <USBD_LL_SetupStage+0x5e>
 800d8aa:	e01d      	b.n	800d8e8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d8b2:	4619      	mov	r1, r3
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f000 fb63 	bl	800df80 <USBD_StdDevReq>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	73fb      	strb	r3, [r7, #15]
      break;
 800d8be:	e020      	b.n	800d902 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d8c6:	4619      	mov	r1, r3
 800d8c8:	6878      	ldr	r0, [r7, #4]
 800d8ca:	f000 fbcb 	bl	800e064 <USBD_StdItfReq>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	73fb      	strb	r3, [r7, #15]
      break;
 800d8d2:	e016      	b.n	800d902 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d8da:	4619      	mov	r1, r3
 800d8dc:	6878      	ldr	r0, [r7, #4]
 800d8de:	f000 fc2d 	bl	800e13c <USBD_StdEPReq>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	73fb      	strb	r3, [r7, #15]
      break;
 800d8e6:	e00c      	b.n	800d902 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d8ee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d8f2:	b2db      	uxtb	r3, r3
 800d8f4:	4619      	mov	r1, r3
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	f001 fe5a 	bl	800f5b0 <USBD_LL_StallEP>
 800d8fc:	4603      	mov	r3, r0
 800d8fe:	73fb      	strb	r3, [r7, #15]
      break;
 800d900:	bf00      	nop
  }

  return ret;
 800d902:	7bfb      	ldrb	r3, [r7, #15]
}
 800d904:	4618      	mov	r0, r3
 800d906:	3710      	adds	r7, #16
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}

0800d90c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b086      	sub	sp, #24
 800d910:	af00      	add	r7, sp, #0
 800d912:	60f8      	str	r0, [r7, #12]
 800d914:	460b      	mov	r3, r1
 800d916:	607a      	str	r2, [r7, #4]
 800d918:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d91a:	2300      	movs	r3, #0
 800d91c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d91e:	7afb      	ldrb	r3, [r7, #11]
 800d920:	2b00      	cmp	r3, #0
 800d922:	d16e      	bne.n	800da02 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d92a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d932:	2b03      	cmp	r3, #3
 800d934:	f040 8098 	bne.w	800da68 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d938:	693b      	ldr	r3, [r7, #16]
 800d93a:	689a      	ldr	r2, [r3, #8]
 800d93c:	693b      	ldr	r3, [r7, #16]
 800d93e:	68db      	ldr	r3, [r3, #12]
 800d940:	429a      	cmp	r2, r3
 800d942:	d913      	bls.n	800d96c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d944:	693b      	ldr	r3, [r7, #16]
 800d946:	689a      	ldr	r2, [r3, #8]
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	68db      	ldr	r3, [r3, #12]
 800d94c:	1ad2      	subs	r2, r2, r3
 800d94e:	693b      	ldr	r3, [r7, #16]
 800d950:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	68da      	ldr	r2, [r3, #12]
 800d956:	693b      	ldr	r3, [r7, #16]
 800d958:	689b      	ldr	r3, [r3, #8]
 800d95a:	4293      	cmp	r3, r2
 800d95c:	bf28      	it	cs
 800d95e:	4613      	movcs	r3, r2
 800d960:	461a      	mov	r2, r3
 800d962:	6879      	ldr	r1, [r7, #4]
 800d964:	68f8      	ldr	r0, [r7, #12]
 800d966:	f001 f9be 	bl	800ece6 <USBD_CtlContinueRx>
 800d96a:	e07d      	b.n	800da68 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d972:	f003 031f 	and.w	r3, r3, #31
 800d976:	2b02      	cmp	r3, #2
 800d978:	d014      	beq.n	800d9a4 <USBD_LL_DataOutStage+0x98>
 800d97a:	2b02      	cmp	r3, #2
 800d97c:	d81d      	bhi.n	800d9ba <USBD_LL_DataOutStage+0xae>
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d002      	beq.n	800d988 <USBD_LL_DataOutStage+0x7c>
 800d982:	2b01      	cmp	r3, #1
 800d984:	d003      	beq.n	800d98e <USBD_LL_DataOutStage+0x82>
 800d986:	e018      	b.n	800d9ba <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d988:	2300      	movs	r3, #0
 800d98a:	75bb      	strb	r3, [r7, #22]
            break;
 800d98c:	e018      	b.n	800d9c0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d994:	b2db      	uxtb	r3, r3
 800d996:	4619      	mov	r1, r3
 800d998:	68f8      	ldr	r0, [r7, #12]
 800d99a:	f000 fa64 	bl	800de66 <USBD_CoreFindIF>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	75bb      	strb	r3, [r7, #22]
            break;
 800d9a2:	e00d      	b.n	800d9c0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d9aa:	b2db      	uxtb	r3, r3
 800d9ac:	4619      	mov	r1, r3
 800d9ae:	68f8      	ldr	r0, [r7, #12]
 800d9b0:	f000 fa66 	bl	800de80 <USBD_CoreFindEP>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	75bb      	strb	r3, [r7, #22]
            break;
 800d9b8:	e002      	b.n	800d9c0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	75bb      	strb	r3, [r7, #22]
            break;
 800d9be:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d9c0:	7dbb      	ldrb	r3, [r7, #22]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d119      	bne.n	800d9fa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d9cc:	b2db      	uxtb	r3, r3
 800d9ce:	2b03      	cmp	r3, #3
 800d9d0:	d113      	bne.n	800d9fa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d9d2:	7dba      	ldrb	r2, [r7, #22]
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	32ae      	adds	r2, #174	@ 0xae
 800d9d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9dc:	691b      	ldr	r3, [r3, #16]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d00b      	beq.n	800d9fa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d9e2:	7dba      	ldrb	r2, [r7, #22]
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d9ea:	7dba      	ldrb	r2, [r7, #22]
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	32ae      	adds	r2, #174	@ 0xae
 800d9f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9f4:	691b      	ldr	r3, [r3, #16]
 800d9f6:	68f8      	ldr	r0, [r7, #12]
 800d9f8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d9fa:	68f8      	ldr	r0, [r7, #12]
 800d9fc:	f001 f984 	bl	800ed08 <USBD_CtlSendStatus>
 800da00:	e032      	b.n	800da68 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800da02:	7afb      	ldrb	r3, [r7, #11]
 800da04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da08:	b2db      	uxtb	r3, r3
 800da0a:	4619      	mov	r1, r3
 800da0c:	68f8      	ldr	r0, [r7, #12]
 800da0e:	f000 fa37 	bl	800de80 <USBD_CoreFindEP>
 800da12:	4603      	mov	r3, r0
 800da14:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800da16:	7dbb      	ldrb	r3, [r7, #22]
 800da18:	2bff      	cmp	r3, #255	@ 0xff
 800da1a:	d025      	beq.n	800da68 <USBD_LL_DataOutStage+0x15c>
 800da1c:	7dbb      	ldrb	r3, [r7, #22]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d122      	bne.n	800da68 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	2b03      	cmp	r3, #3
 800da2c:	d117      	bne.n	800da5e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800da2e:	7dba      	ldrb	r2, [r7, #22]
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	32ae      	adds	r2, #174	@ 0xae
 800da34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da38:	699b      	ldr	r3, [r3, #24]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d00f      	beq.n	800da5e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800da3e:	7dba      	ldrb	r2, [r7, #22]
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800da46:	7dba      	ldrb	r2, [r7, #22]
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	32ae      	adds	r2, #174	@ 0xae
 800da4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da50:	699b      	ldr	r3, [r3, #24]
 800da52:	7afa      	ldrb	r2, [r7, #11]
 800da54:	4611      	mov	r1, r2
 800da56:	68f8      	ldr	r0, [r7, #12]
 800da58:	4798      	blx	r3
 800da5a:	4603      	mov	r3, r0
 800da5c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800da5e:	7dfb      	ldrb	r3, [r7, #23]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d001      	beq.n	800da68 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800da64:	7dfb      	ldrb	r3, [r7, #23]
 800da66:	e000      	b.n	800da6a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800da68:	2300      	movs	r3, #0
}
 800da6a:	4618      	mov	r0, r3
 800da6c:	3718      	adds	r7, #24
 800da6e:	46bd      	mov	sp, r7
 800da70:	bd80      	pop	{r7, pc}

0800da72 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800da72:	b580      	push	{r7, lr}
 800da74:	b086      	sub	sp, #24
 800da76:	af00      	add	r7, sp, #0
 800da78:	60f8      	str	r0, [r7, #12]
 800da7a:	460b      	mov	r3, r1
 800da7c:	607a      	str	r2, [r7, #4]
 800da7e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800da80:	7afb      	ldrb	r3, [r7, #11]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d16f      	bne.n	800db66 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	3314      	adds	r3, #20
 800da8a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800da92:	2b02      	cmp	r3, #2
 800da94:	d15a      	bne.n	800db4c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800da96:	693b      	ldr	r3, [r7, #16]
 800da98:	689a      	ldr	r2, [r3, #8]
 800da9a:	693b      	ldr	r3, [r7, #16]
 800da9c:	68db      	ldr	r3, [r3, #12]
 800da9e:	429a      	cmp	r2, r3
 800daa0:	d914      	bls.n	800dacc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	689a      	ldr	r2, [r3, #8]
 800daa6:	693b      	ldr	r3, [r7, #16]
 800daa8:	68db      	ldr	r3, [r3, #12]
 800daaa:	1ad2      	subs	r2, r2, r3
 800daac:	693b      	ldr	r3, [r7, #16]
 800daae:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	689b      	ldr	r3, [r3, #8]
 800dab4:	461a      	mov	r2, r3
 800dab6:	6879      	ldr	r1, [r7, #4]
 800dab8:	68f8      	ldr	r0, [r7, #12]
 800daba:	f001 f8e6 	bl	800ec8a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dabe:	2300      	movs	r3, #0
 800dac0:	2200      	movs	r2, #0
 800dac2:	2100      	movs	r1, #0
 800dac4:	68f8      	ldr	r0, [r7, #12]
 800dac6:	f001 fe1d 	bl	800f704 <USBD_LL_PrepareReceive>
 800daca:	e03f      	b.n	800db4c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800dacc:	693b      	ldr	r3, [r7, #16]
 800dace:	68da      	ldr	r2, [r3, #12]
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	689b      	ldr	r3, [r3, #8]
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d11c      	bne.n	800db12 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800dad8:	693b      	ldr	r3, [r7, #16]
 800dada:	685a      	ldr	r2, [r3, #4]
 800dadc:	693b      	ldr	r3, [r7, #16]
 800dade:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800dae0:	429a      	cmp	r2, r3
 800dae2:	d316      	bcc.n	800db12 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800dae4:	693b      	ldr	r3, [r7, #16]
 800dae6:	685a      	ldr	r2, [r3, #4]
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800daee:	429a      	cmp	r2, r3
 800daf0:	d20f      	bcs.n	800db12 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800daf2:	2200      	movs	r2, #0
 800daf4:	2100      	movs	r1, #0
 800daf6:	68f8      	ldr	r0, [r7, #12]
 800daf8:	f001 f8c7 	bl	800ec8a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	2200      	movs	r2, #0
 800db00:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800db04:	2300      	movs	r3, #0
 800db06:	2200      	movs	r2, #0
 800db08:	2100      	movs	r1, #0
 800db0a:	68f8      	ldr	r0, [r7, #12]
 800db0c:	f001 fdfa 	bl	800f704 <USBD_LL_PrepareReceive>
 800db10:	e01c      	b.n	800db4c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db18:	b2db      	uxtb	r3, r3
 800db1a:	2b03      	cmp	r3, #3
 800db1c:	d10f      	bne.n	800db3e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db24:	68db      	ldr	r3, [r3, #12]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d009      	beq.n	800db3e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	2200      	movs	r2, #0
 800db2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db38:	68db      	ldr	r3, [r3, #12]
 800db3a:	68f8      	ldr	r0, [r7, #12]
 800db3c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800db3e:	2180      	movs	r1, #128	@ 0x80
 800db40:	68f8      	ldr	r0, [r7, #12]
 800db42:	f001 fd35 	bl	800f5b0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800db46:	68f8      	ldr	r0, [r7, #12]
 800db48:	f001 f8f1 	bl	800ed2e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800db52:	2b00      	cmp	r3, #0
 800db54:	d03a      	beq.n	800dbcc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800db56:	68f8      	ldr	r0, [r7, #12]
 800db58:	f7ff fe42 	bl	800d7e0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	2200      	movs	r2, #0
 800db60:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800db64:	e032      	b.n	800dbcc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800db66:	7afb      	ldrb	r3, [r7, #11]
 800db68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800db6c:	b2db      	uxtb	r3, r3
 800db6e:	4619      	mov	r1, r3
 800db70:	68f8      	ldr	r0, [r7, #12]
 800db72:	f000 f985 	bl	800de80 <USBD_CoreFindEP>
 800db76:	4603      	mov	r3, r0
 800db78:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800db7a:	7dfb      	ldrb	r3, [r7, #23]
 800db7c:	2bff      	cmp	r3, #255	@ 0xff
 800db7e:	d025      	beq.n	800dbcc <USBD_LL_DataInStage+0x15a>
 800db80:	7dfb      	ldrb	r3, [r7, #23]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d122      	bne.n	800dbcc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db8c:	b2db      	uxtb	r3, r3
 800db8e:	2b03      	cmp	r3, #3
 800db90:	d11c      	bne.n	800dbcc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800db92:	7dfa      	ldrb	r2, [r7, #23]
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	32ae      	adds	r2, #174	@ 0xae
 800db98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db9c:	695b      	ldr	r3, [r3, #20]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d014      	beq.n	800dbcc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800dba2:	7dfa      	ldrb	r2, [r7, #23]
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800dbaa:	7dfa      	ldrb	r2, [r7, #23]
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	32ae      	adds	r2, #174	@ 0xae
 800dbb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dbb4:	695b      	ldr	r3, [r3, #20]
 800dbb6:	7afa      	ldrb	r2, [r7, #11]
 800dbb8:	4611      	mov	r1, r2
 800dbba:	68f8      	ldr	r0, [r7, #12]
 800dbbc:	4798      	blx	r3
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800dbc2:	7dbb      	ldrb	r3, [r7, #22]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d001      	beq.n	800dbcc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800dbc8:	7dbb      	ldrb	r3, [r7, #22]
 800dbca:	e000      	b.n	800dbce <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800dbcc:	2300      	movs	r3, #0
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3718      	adds	r7, #24
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}

0800dbd6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800dbd6:	b580      	push	{r7, lr}
 800dbd8:	b084      	sub	sp, #16
 800dbda:	af00      	add	r7, sp, #0
 800dbdc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800dbde:	2300      	movs	r3, #0
 800dbe0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2201      	movs	r2, #1
 800dbe6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2200      	movs	r2, #0
 800dbee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	2200      	movs	r2, #0
 800dc04:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d014      	beq.n	800dc3c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc18:	685b      	ldr	r3, [r3, #4]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d00e      	beq.n	800dc3c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc24:	685b      	ldr	r3, [r3, #4]
 800dc26:	687a      	ldr	r2, [r7, #4]
 800dc28:	6852      	ldr	r2, [r2, #4]
 800dc2a:	b2d2      	uxtb	r2, r2
 800dc2c:	4611      	mov	r1, r2
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	4798      	blx	r3
 800dc32:	4603      	mov	r3, r0
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d001      	beq.n	800dc3c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800dc38:	2303      	movs	r3, #3
 800dc3a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dc3c:	2340      	movs	r3, #64	@ 0x40
 800dc3e:	2200      	movs	r2, #0
 800dc40:	2100      	movs	r1, #0
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f001 fc6f 	bl	800f526 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2201      	movs	r2, #1
 800dc4c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2240      	movs	r2, #64	@ 0x40
 800dc54:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dc58:	2340      	movs	r3, #64	@ 0x40
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	2180      	movs	r1, #128	@ 0x80
 800dc5e:	6878      	ldr	r0, [r7, #4]
 800dc60:	f001 fc61 	bl	800f526 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	2201      	movs	r2, #1
 800dc68:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	2240      	movs	r2, #64	@ 0x40
 800dc6e:	621a      	str	r2, [r3, #32]

  return ret;
 800dc70:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc72:	4618      	mov	r0, r3
 800dc74:	3710      	adds	r7, #16
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}

0800dc7a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dc7a:	b480      	push	{r7}
 800dc7c:	b083      	sub	sp, #12
 800dc7e:	af00      	add	r7, sp, #0
 800dc80:	6078      	str	r0, [r7, #4]
 800dc82:	460b      	mov	r3, r1
 800dc84:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	78fa      	ldrb	r2, [r7, #3]
 800dc8a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dc8c:	2300      	movs	r3, #0
}
 800dc8e:	4618      	mov	r0, r3
 800dc90:	370c      	adds	r7, #12
 800dc92:	46bd      	mov	sp, r7
 800dc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc98:	4770      	bx	lr

0800dc9a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dc9a:	b480      	push	{r7}
 800dc9c:	b083      	sub	sp, #12
 800dc9e:	af00      	add	r7, sp, #0
 800dca0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dca8:	b2db      	uxtb	r3, r3
 800dcaa:	2b04      	cmp	r3, #4
 800dcac:	d006      	beq.n	800dcbc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dcb4:	b2da      	uxtb	r2, r3
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2204      	movs	r2, #4
 800dcc0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800dcc4:	2300      	movs	r3, #0
}
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	370c      	adds	r7, #12
 800dcca:	46bd      	mov	sp, r7
 800dccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd0:	4770      	bx	lr

0800dcd2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dcd2:	b480      	push	{r7}
 800dcd4:	b083      	sub	sp, #12
 800dcd6:	af00      	add	r7, sp, #0
 800dcd8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dce0:	b2db      	uxtb	r3, r3
 800dce2:	2b04      	cmp	r3, #4
 800dce4:	d106      	bne.n	800dcf4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800dcec:	b2da      	uxtb	r2, r3
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800dcf4:	2300      	movs	r3, #0
}
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	370c      	adds	r7, #12
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd00:	4770      	bx	lr

0800dd02 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dd02:	b580      	push	{r7, lr}
 800dd04:	b082      	sub	sp, #8
 800dd06:	af00      	add	r7, sp, #0
 800dd08:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd10:	b2db      	uxtb	r3, r3
 800dd12:	2b03      	cmp	r3, #3
 800dd14:	d110      	bne.n	800dd38 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d00b      	beq.n	800dd38 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd26:	69db      	ldr	r3, [r3, #28]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d005      	beq.n	800dd38 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd32:	69db      	ldr	r3, [r3, #28]
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800dd38:	2300      	movs	r3, #0
}
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	3708      	adds	r7, #8
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	bd80      	pop	{r7, pc}

0800dd42 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800dd42:	b580      	push	{r7, lr}
 800dd44:	b082      	sub	sp, #8
 800dd46:	af00      	add	r7, sp, #0
 800dd48:	6078      	str	r0, [r7, #4]
 800dd4a:	460b      	mov	r3, r1
 800dd4c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	32ae      	adds	r2, #174	@ 0xae
 800dd58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d101      	bne.n	800dd64 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800dd60:	2303      	movs	r3, #3
 800dd62:	e01c      	b.n	800dd9e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd6a:	b2db      	uxtb	r3, r3
 800dd6c:	2b03      	cmp	r3, #3
 800dd6e:	d115      	bne.n	800dd9c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	32ae      	adds	r2, #174	@ 0xae
 800dd7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd7e:	6a1b      	ldr	r3, [r3, #32]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d00b      	beq.n	800dd9c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	32ae      	adds	r2, #174	@ 0xae
 800dd8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd92:	6a1b      	ldr	r3, [r3, #32]
 800dd94:	78fa      	ldrb	r2, [r7, #3]
 800dd96:	4611      	mov	r1, r2
 800dd98:	6878      	ldr	r0, [r7, #4]
 800dd9a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dd9c:	2300      	movs	r3, #0
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	3708      	adds	r7, #8
 800dda2:	46bd      	mov	sp, r7
 800dda4:	bd80      	pop	{r7, pc}

0800dda6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800dda6:	b580      	push	{r7, lr}
 800dda8:	b082      	sub	sp, #8
 800ddaa:	af00      	add	r7, sp, #0
 800ddac:	6078      	str	r0, [r7, #4]
 800ddae:	460b      	mov	r3, r1
 800ddb0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	32ae      	adds	r2, #174	@ 0xae
 800ddbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d101      	bne.n	800ddc8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ddc4:	2303      	movs	r3, #3
 800ddc6:	e01c      	b.n	800de02 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddce:	b2db      	uxtb	r3, r3
 800ddd0:	2b03      	cmp	r3, #3
 800ddd2:	d115      	bne.n	800de00 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	32ae      	adds	r2, #174	@ 0xae
 800ddde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dde2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d00b      	beq.n	800de00 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	32ae      	adds	r2, #174	@ 0xae
 800ddf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddf8:	78fa      	ldrb	r2, [r7, #3]
 800ddfa:	4611      	mov	r1, r2
 800ddfc:	6878      	ldr	r0, [r7, #4]
 800ddfe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800de00:	2300      	movs	r3, #0
}
 800de02:	4618      	mov	r0, r3
 800de04:	3708      	adds	r7, #8
 800de06:	46bd      	mov	sp, r7
 800de08:	bd80      	pop	{r7, pc}

0800de0a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800de0a:	b480      	push	{r7}
 800de0c:	b083      	sub	sp, #12
 800de0e:	af00      	add	r7, sp, #0
 800de10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800de12:	2300      	movs	r3, #0
}
 800de14:	4618      	mov	r0, r3
 800de16:	370c      	adds	r7, #12
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr

0800de20 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800de20:	b580      	push	{r7, lr}
 800de22:	b084      	sub	sp, #16
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800de28:	2300      	movs	r3, #0
 800de2a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2201      	movs	r2, #1
 800de30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d00e      	beq.n	800de5c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de44:	685b      	ldr	r3, [r3, #4]
 800de46:	687a      	ldr	r2, [r7, #4]
 800de48:	6852      	ldr	r2, [r2, #4]
 800de4a:	b2d2      	uxtb	r2, r2
 800de4c:	4611      	mov	r1, r2
 800de4e:	6878      	ldr	r0, [r7, #4]
 800de50:	4798      	blx	r3
 800de52:	4603      	mov	r3, r0
 800de54:	2b00      	cmp	r3, #0
 800de56:	d001      	beq.n	800de5c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800de58:	2303      	movs	r3, #3
 800de5a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800de5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3710      	adds	r7, #16
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}

0800de66 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800de66:	b480      	push	{r7}
 800de68:	b083      	sub	sp, #12
 800de6a:	af00      	add	r7, sp, #0
 800de6c:	6078      	str	r0, [r7, #4]
 800de6e:	460b      	mov	r3, r1
 800de70:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800de72:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800de74:	4618      	mov	r0, r3
 800de76:	370c      	adds	r7, #12
 800de78:	46bd      	mov	sp, r7
 800de7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7e:	4770      	bx	lr

0800de80 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800de80:	b480      	push	{r7}
 800de82:	b083      	sub	sp, #12
 800de84:	af00      	add	r7, sp, #0
 800de86:	6078      	str	r0, [r7, #4]
 800de88:	460b      	mov	r3, r1
 800de8a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800de8c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800de8e:	4618      	mov	r0, r3
 800de90:	370c      	adds	r7, #12
 800de92:	46bd      	mov	sp, r7
 800de94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de98:	4770      	bx	lr

0800de9a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800de9a:	b580      	push	{r7, lr}
 800de9c:	b086      	sub	sp, #24
 800de9e:	af00      	add	r7, sp, #0
 800dea0:	6078      	str	r0, [r7, #4]
 800dea2:	460b      	mov	r3, r1
 800dea4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800deae:	2300      	movs	r3, #0
 800deb0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	885b      	ldrh	r3, [r3, #2]
 800deb6:	b29b      	uxth	r3, r3
 800deb8:	68fa      	ldr	r2, [r7, #12]
 800deba:	7812      	ldrb	r2, [r2, #0]
 800debc:	4293      	cmp	r3, r2
 800debe:	d91f      	bls.n	800df00 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	781b      	ldrb	r3, [r3, #0]
 800dec4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800dec6:	e013      	b.n	800def0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800dec8:	f107 030a 	add.w	r3, r7, #10
 800decc:	4619      	mov	r1, r3
 800dece:	6978      	ldr	r0, [r7, #20]
 800ded0:	f000 f81b 	bl	800df0a <USBD_GetNextDesc>
 800ded4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ded6:	697b      	ldr	r3, [r7, #20]
 800ded8:	785b      	ldrb	r3, [r3, #1]
 800deda:	2b05      	cmp	r3, #5
 800dedc:	d108      	bne.n	800def0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800dede:	697b      	ldr	r3, [r7, #20]
 800dee0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800dee2:	693b      	ldr	r3, [r7, #16]
 800dee4:	789b      	ldrb	r3, [r3, #2]
 800dee6:	78fa      	ldrb	r2, [r7, #3]
 800dee8:	429a      	cmp	r2, r3
 800deea:	d008      	beq.n	800defe <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800deec:	2300      	movs	r3, #0
 800deee:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	885b      	ldrh	r3, [r3, #2]
 800def4:	b29a      	uxth	r2, r3
 800def6:	897b      	ldrh	r3, [r7, #10]
 800def8:	429a      	cmp	r2, r3
 800defa:	d8e5      	bhi.n	800dec8 <USBD_GetEpDesc+0x2e>
 800defc:	e000      	b.n	800df00 <USBD_GetEpDesc+0x66>
          break;
 800defe:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800df00:	693b      	ldr	r3, [r7, #16]
}
 800df02:	4618      	mov	r0, r3
 800df04:	3718      	adds	r7, #24
 800df06:	46bd      	mov	sp, r7
 800df08:	bd80      	pop	{r7, pc}

0800df0a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800df0a:	b480      	push	{r7}
 800df0c:	b085      	sub	sp, #20
 800df0e:	af00      	add	r7, sp, #0
 800df10:	6078      	str	r0, [r7, #4]
 800df12:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	881b      	ldrh	r3, [r3, #0]
 800df1c:	68fa      	ldr	r2, [r7, #12]
 800df1e:	7812      	ldrb	r2, [r2, #0]
 800df20:	4413      	add	r3, r2
 800df22:	b29a      	uxth	r2, r3
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	781b      	ldrb	r3, [r3, #0]
 800df2c:	461a      	mov	r2, r3
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	4413      	add	r3, r2
 800df32:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800df34:	68fb      	ldr	r3, [r7, #12]
}
 800df36:	4618      	mov	r0, r3
 800df38:	3714      	adds	r7, #20
 800df3a:	46bd      	mov	sp, r7
 800df3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df40:	4770      	bx	lr

0800df42 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800df42:	b480      	push	{r7}
 800df44:	b087      	sub	sp, #28
 800df46:	af00      	add	r7, sp, #0
 800df48:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	781b      	ldrb	r3, [r3, #0]
 800df52:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800df54:	697b      	ldr	r3, [r7, #20]
 800df56:	3301      	adds	r3, #1
 800df58:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800df5a:	697b      	ldr	r3, [r7, #20]
 800df5c:	781b      	ldrb	r3, [r3, #0]
 800df5e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800df60:	8a3b      	ldrh	r3, [r7, #16]
 800df62:	021b      	lsls	r3, r3, #8
 800df64:	b21a      	sxth	r2, r3
 800df66:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800df6a:	4313      	orrs	r3, r2
 800df6c:	b21b      	sxth	r3, r3
 800df6e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800df70:	89fb      	ldrh	r3, [r7, #14]
}
 800df72:	4618      	mov	r0, r3
 800df74:	371c      	adds	r7, #28
 800df76:	46bd      	mov	sp, r7
 800df78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7c:	4770      	bx	lr
	...

0800df80 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b084      	sub	sp, #16
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
 800df88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800df8a:	2300      	movs	r3, #0
 800df8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	781b      	ldrb	r3, [r3, #0]
 800df92:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800df96:	2b40      	cmp	r3, #64	@ 0x40
 800df98:	d005      	beq.n	800dfa6 <USBD_StdDevReq+0x26>
 800df9a:	2b40      	cmp	r3, #64	@ 0x40
 800df9c:	d857      	bhi.n	800e04e <USBD_StdDevReq+0xce>
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d00f      	beq.n	800dfc2 <USBD_StdDevReq+0x42>
 800dfa2:	2b20      	cmp	r3, #32
 800dfa4:	d153      	bne.n	800e04e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	32ae      	adds	r2, #174	@ 0xae
 800dfb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfb4:	689b      	ldr	r3, [r3, #8]
 800dfb6:	6839      	ldr	r1, [r7, #0]
 800dfb8:	6878      	ldr	r0, [r7, #4]
 800dfba:	4798      	blx	r3
 800dfbc:	4603      	mov	r3, r0
 800dfbe:	73fb      	strb	r3, [r7, #15]
      break;
 800dfc0:	e04a      	b.n	800e058 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	785b      	ldrb	r3, [r3, #1]
 800dfc6:	2b09      	cmp	r3, #9
 800dfc8:	d83b      	bhi.n	800e042 <USBD_StdDevReq+0xc2>
 800dfca:	a201      	add	r2, pc, #4	@ (adr r2, 800dfd0 <USBD_StdDevReq+0x50>)
 800dfcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfd0:	0800e025 	.word	0x0800e025
 800dfd4:	0800e039 	.word	0x0800e039
 800dfd8:	0800e043 	.word	0x0800e043
 800dfdc:	0800e02f 	.word	0x0800e02f
 800dfe0:	0800e043 	.word	0x0800e043
 800dfe4:	0800e003 	.word	0x0800e003
 800dfe8:	0800dff9 	.word	0x0800dff9
 800dfec:	0800e043 	.word	0x0800e043
 800dff0:	0800e01b 	.word	0x0800e01b
 800dff4:	0800e00d 	.word	0x0800e00d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dff8:	6839      	ldr	r1, [r7, #0]
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f000 fa3c 	bl	800e478 <USBD_GetDescriptor>
          break;
 800e000:	e024      	b.n	800e04c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e002:	6839      	ldr	r1, [r7, #0]
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f000 fbcb 	bl	800e7a0 <USBD_SetAddress>
          break;
 800e00a:	e01f      	b.n	800e04c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e00c:	6839      	ldr	r1, [r7, #0]
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f000 fc0a 	bl	800e828 <USBD_SetConfig>
 800e014:	4603      	mov	r3, r0
 800e016:	73fb      	strb	r3, [r7, #15]
          break;
 800e018:	e018      	b.n	800e04c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e01a:	6839      	ldr	r1, [r7, #0]
 800e01c:	6878      	ldr	r0, [r7, #4]
 800e01e:	f000 fcad 	bl	800e97c <USBD_GetConfig>
          break;
 800e022:	e013      	b.n	800e04c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e024:	6839      	ldr	r1, [r7, #0]
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f000 fcde 	bl	800e9e8 <USBD_GetStatus>
          break;
 800e02c:	e00e      	b.n	800e04c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e02e:	6839      	ldr	r1, [r7, #0]
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	f000 fd0d 	bl	800ea50 <USBD_SetFeature>
          break;
 800e036:	e009      	b.n	800e04c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e038:	6839      	ldr	r1, [r7, #0]
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f000 fd31 	bl	800eaa2 <USBD_ClrFeature>
          break;
 800e040:	e004      	b.n	800e04c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e042:	6839      	ldr	r1, [r7, #0]
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f000 fd88 	bl	800eb5a <USBD_CtlError>
          break;
 800e04a:	bf00      	nop
      }
      break;
 800e04c:	e004      	b.n	800e058 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e04e:	6839      	ldr	r1, [r7, #0]
 800e050:	6878      	ldr	r0, [r7, #4]
 800e052:	f000 fd82 	bl	800eb5a <USBD_CtlError>
      break;
 800e056:	bf00      	nop
  }

  return ret;
 800e058:	7bfb      	ldrb	r3, [r7, #15]
}
 800e05a:	4618      	mov	r0, r3
 800e05c:	3710      	adds	r7, #16
 800e05e:	46bd      	mov	sp, r7
 800e060:	bd80      	pop	{r7, pc}
 800e062:	bf00      	nop

0800e064 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b084      	sub	sp, #16
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
 800e06c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e06e:	2300      	movs	r3, #0
 800e070:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	781b      	ldrb	r3, [r3, #0]
 800e076:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e07a:	2b40      	cmp	r3, #64	@ 0x40
 800e07c:	d005      	beq.n	800e08a <USBD_StdItfReq+0x26>
 800e07e:	2b40      	cmp	r3, #64	@ 0x40
 800e080:	d852      	bhi.n	800e128 <USBD_StdItfReq+0xc4>
 800e082:	2b00      	cmp	r3, #0
 800e084:	d001      	beq.n	800e08a <USBD_StdItfReq+0x26>
 800e086:	2b20      	cmp	r3, #32
 800e088:	d14e      	bne.n	800e128 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e090:	b2db      	uxtb	r3, r3
 800e092:	3b01      	subs	r3, #1
 800e094:	2b02      	cmp	r3, #2
 800e096:	d840      	bhi.n	800e11a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	889b      	ldrh	r3, [r3, #4]
 800e09c:	b2db      	uxtb	r3, r3
 800e09e:	2b01      	cmp	r3, #1
 800e0a0:	d836      	bhi.n	800e110 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	889b      	ldrh	r3, [r3, #4]
 800e0a6:	b2db      	uxtb	r3, r3
 800e0a8:	4619      	mov	r1, r3
 800e0aa:	6878      	ldr	r0, [r7, #4]
 800e0ac:	f7ff fedb 	bl	800de66 <USBD_CoreFindIF>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e0b4:	7bbb      	ldrb	r3, [r7, #14]
 800e0b6:	2bff      	cmp	r3, #255	@ 0xff
 800e0b8:	d01d      	beq.n	800e0f6 <USBD_StdItfReq+0x92>
 800e0ba:	7bbb      	ldrb	r3, [r7, #14]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d11a      	bne.n	800e0f6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800e0c0:	7bba      	ldrb	r2, [r7, #14]
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	32ae      	adds	r2, #174	@ 0xae
 800e0c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0ca:	689b      	ldr	r3, [r3, #8]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d00f      	beq.n	800e0f0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e0d0:	7bba      	ldrb	r2, [r7, #14]
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e0d8:	7bba      	ldrb	r2, [r7, #14]
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	32ae      	adds	r2, #174	@ 0xae
 800e0de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0e2:	689b      	ldr	r3, [r3, #8]
 800e0e4:	6839      	ldr	r1, [r7, #0]
 800e0e6:	6878      	ldr	r0, [r7, #4]
 800e0e8:	4798      	blx	r3
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e0ee:	e004      	b.n	800e0fa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e0f0:	2303      	movs	r3, #3
 800e0f2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e0f4:	e001      	b.n	800e0fa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e0f6:	2303      	movs	r3, #3
 800e0f8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	88db      	ldrh	r3, [r3, #6]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d110      	bne.n	800e124 <USBD_StdItfReq+0xc0>
 800e102:	7bfb      	ldrb	r3, [r7, #15]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d10d      	bne.n	800e124 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f000 fdfd 	bl	800ed08 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e10e:	e009      	b.n	800e124 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e110:	6839      	ldr	r1, [r7, #0]
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f000 fd21 	bl	800eb5a <USBD_CtlError>
          break;
 800e118:	e004      	b.n	800e124 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e11a:	6839      	ldr	r1, [r7, #0]
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f000 fd1c 	bl	800eb5a <USBD_CtlError>
          break;
 800e122:	e000      	b.n	800e126 <USBD_StdItfReq+0xc2>
          break;
 800e124:	bf00      	nop
      }
      break;
 800e126:	e004      	b.n	800e132 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e128:	6839      	ldr	r1, [r7, #0]
 800e12a:	6878      	ldr	r0, [r7, #4]
 800e12c:	f000 fd15 	bl	800eb5a <USBD_CtlError>
      break;
 800e130:	bf00      	nop
  }

  return ret;
 800e132:	7bfb      	ldrb	r3, [r7, #15]
}
 800e134:	4618      	mov	r0, r3
 800e136:	3710      	adds	r7, #16
 800e138:	46bd      	mov	sp, r7
 800e13a:	bd80      	pop	{r7, pc}

0800e13c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e13c:	b580      	push	{r7, lr}
 800e13e:	b084      	sub	sp, #16
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
 800e144:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e146:	2300      	movs	r3, #0
 800e148:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	889b      	ldrh	r3, [r3, #4]
 800e14e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	781b      	ldrb	r3, [r3, #0]
 800e154:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e158:	2b40      	cmp	r3, #64	@ 0x40
 800e15a:	d007      	beq.n	800e16c <USBD_StdEPReq+0x30>
 800e15c:	2b40      	cmp	r3, #64	@ 0x40
 800e15e:	f200 817f 	bhi.w	800e460 <USBD_StdEPReq+0x324>
 800e162:	2b00      	cmp	r3, #0
 800e164:	d02a      	beq.n	800e1bc <USBD_StdEPReq+0x80>
 800e166:	2b20      	cmp	r3, #32
 800e168:	f040 817a 	bne.w	800e460 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e16c:	7bbb      	ldrb	r3, [r7, #14]
 800e16e:	4619      	mov	r1, r3
 800e170:	6878      	ldr	r0, [r7, #4]
 800e172:	f7ff fe85 	bl	800de80 <USBD_CoreFindEP>
 800e176:	4603      	mov	r3, r0
 800e178:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e17a:	7b7b      	ldrb	r3, [r7, #13]
 800e17c:	2bff      	cmp	r3, #255	@ 0xff
 800e17e:	f000 8174 	beq.w	800e46a <USBD_StdEPReq+0x32e>
 800e182:	7b7b      	ldrb	r3, [r7, #13]
 800e184:	2b00      	cmp	r3, #0
 800e186:	f040 8170 	bne.w	800e46a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800e18a:	7b7a      	ldrb	r2, [r7, #13]
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e192:	7b7a      	ldrb	r2, [r7, #13]
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	32ae      	adds	r2, #174	@ 0xae
 800e198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e19c:	689b      	ldr	r3, [r3, #8]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	f000 8163 	beq.w	800e46a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e1a4:	7b7a      	ldrb	r2, [r7, #13]
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	32ae      	adds	r2, #174	@ 0xae
 800e1aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1ae:	689b      	ldr	r3, [r3, #8]
 800e1b0:	6839      	ldr	r1, [r7, #0]
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	4798      	blx	r3
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e1ba:	e156      	b.n	800e46a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	785b      	ldrb	r3, [r3, #1]
 800e1c0:	2b03      	cmp	r3, #3
 800e1c2:	d008      	beq.n	800e1d6 <USBD_StdEPReq+0x9a>
 800e1c4:	2b03      	cmp	r3, #3
 800e1c6:	f300 8145 	bgt.w	800e454 <USBD_StdEPReq+0x318>
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f000 809b 	beq.w	800e306 <USBD_StdEPReq+0x1ca>
 800e1d0:	2b01      	cmp	r3, #1
 800e1d2:	d03c      	beq.n	800e24e <USBD_StdEPReq+0x112>
 800e1d4:	e13e      	b.n	800e454 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1dc:	b2db      	uxtb	r3, r3
 800e1de:	2b02      	cmp	r3, #2
 800e1e0:	d002      	beq.n	800e1e8 <USBD_StdEPReq+0xac>
 800e1e2:	2b03      	cmp	r3, #3
 800e1e4:	d016      	beq.n	800e214 <USBD_StdEPReq+0xd8>
 800e1e6:	e02c      	b.n	800e242 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e1e8:	7bbb      	ldrb	r3, [r7, #14]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d00d      	beq.n	800e20a <USBD_StdEPReq+0xce>
 800e1ee:	7bbb      	ldrb	r3, [r7, #14]
 800e1f0:	2b80      	cmp	r3, #128	@ 0x80
 800e1f2:	d00a      	beq.n	800e20a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e1f4:	7bbb      	ldrb	r3, [r7, #14]
 800e1f6:	4619      	mov	r1, r3
 800e1f8:	6878      	ldr	r0, [r7, #4]
 800e1fa:	f001 f9d9 	bl	800f5b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e1fe:	2180      	movs	r1, #128	@ 0x80
 800e200:	6878      	ldr	r0, [r7, #4]
 800e202:	f001 f9d5 	bl	800f5b0 <USBD_LL_StallEP>
 800e206:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e208:	e020      	b.n	800e24c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e20a:	6839      	ldr	r1, [r7, #0]
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f000 fca4 	bl	800eb5a <USBD_CtlError>
              break;
 800e212:	e01b      	b.n	800e24c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e214:	683b      	ldr	r3, [r7, #0]
 800e216:	885b      	ldrh	r3, [r3, #2]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d10e      	bne.n	800e23a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e21c:	7bbb      	ldrb	r3, [r7, #14]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d00b      	beq.n	800e23a <USBD_StdEPReq+0xfe>
 800e222:	7bbb      	ldrb	r3, [r7, #14]
 800e224:	2b80      	cmp	r3, #128	@ 0x80
 800e226:	d008      	beq.n	800e23a <USBD_StdEPReq+0xfe>
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	88db      	ldrh	r3, [r3, #6]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d104      	bne.n	800e23a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e230:	7bbb      	ldrb	r3, [r7, #14]
 800e232:	4619      	mov	r1, r3
 800e234:	6878      	ldr	r0, [r7, #4]
 800e236:	f001 f9bb 	bl	800f5b0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f000 fd64 	bl	800ed08 <USBD_CtlSendStatus>

              break;
 800e240:	e004      	b.n	800e24c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e242:	6839      	ldr	r1, [r7, #0]
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f000 fc88 	bl	800eb5a <USBD_CtlError>
              break;
 800e24a:	bf00      	nop
          }
          break;
 800e24c:	e107      	b.n	800e45e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e254:	b2db      	uxtb	r3, r3
 800e256:	2b02      	cmp	r3, #2
 800e258:	d002      	beq.n	800e260 <USBD_StdEPReq+0x124>
 800e25a:	2b03      	cmp	r3, #3
 800e25c:	d016      	beq.n	800e28c <USBD_StdEPReq+0x150>
 800e25e:	e04b      	b.n	800e2f8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e260:	7bbb      	ldrb	r3, [r7, #14]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d00d      	beq.n	800e282 <USBD_StdEPReq+0x146>
 800e266:	7bbb      	ldrb	r3, [r7, #14]
 800e268:	2b80      	cmp	r3, #128	@ 0x80
 800e26a:	d00a      	beq.n	800e282 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e26c:	7bbb      	ldrb	r3, [r7, #14]
 800e26e:	4619      	mov	r1, r3
 800e270:	6878      	ldr	r0, [r7, #4]
 800e272:	f001 f99d 	bl	800f5b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e276:	2180      	movs	r1, #128	@ 0x80
 800e278:	6878      	ldr	r0, [r7, #4]
 800e27a:	f001 f999 	bl	800f5b0 <USBD_LL_StallEP>
 800e27e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e280:	e040      	b.n	800e304 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e282:	6839      	ldr	r1, [r7, #0]
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f000 fc68 	bl	800eb5a <USBD_CtlError>
              break;
 800e28a:	e03b      	b.n	800e304 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	885b      	ldrh	r3, [r3, #2]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d136      	bne.n	800e302 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e294:	7bbb      	ldrb	r3, [r7, #14]
 800e296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d004      	beq.n	800e2a8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e29e:	7bbb      	ldrb	r3, [r7, #14]
 800e2a0:	4619      	mov	r1, r3
 800e2a2:	6878      	ldr	r0, [r7, #4]
 800e2a4:	f001 f9a3 	bl	800f5ee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f000 fd2d 	bl	800ed08 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e2ae:	7bbb      	ldrb	r3, [r7, #14]
 800e2b0:	4619      	mov	r1, r3
 800e2b2:	6878      	ldr	r0, [r7, #4]
 800e2b4:	f7ff fde4 	bl	800de80 <USBD_CoreFindEP>
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e2bc:	7b7b      	ldrb	r3, [r7, #13]
 800e2be:	2bff      	cmp	r3, #255	@ 0xff
 800e2c0:	d01f      	beq.n	800e302 <USBD_StdEPReq+0x1c6>
 800e2c2:	7b7b      	ldrb	r3, [r7, #13]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d11c      	bne.n	800e302 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e2c8:	7b7a      	ldrb	r2, [r7, #13]
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e2d0:	7b7a      	ldrb	r2, [r7, #13]
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	32ae      	adds	r2, #174	@ 0xae
 800e2d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2da:	689b      	ldr	r3, [r3, #8]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d010      	beq.n	800e302 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e2e0:	7b7a      	ldrb	r2, [r7, #13]
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	32ae      	adds	r2, #174	@ 0xae
 800e2e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e2ea:	689b      	ldr	r3, [r3, #8]
 800e2ec:	6839      	ldr	r1, [r7, #0]
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	4798      	blx	r3
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e2f6:	e004      	b.n	800e302 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e2f8:	6839      	ldr	r1, [r7, #0]
 800e2fa:	6878      	ldr	r0, [r7, #4]
 800e2fc:	f000 fc2d 	bl	800eb5a <USBD_CtlError>
              break;
 800e300:	e000      	b.n	800e304 <USBD_StdEPReq+0x1c8>
              break;
 800e302:	bf00      	nop
          }
          break;
 800e304:	e0ab      	b.n	800e45e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e30c:	b2db      	uxtb	r3, r3
 800e30e:	2b02      	cmp	r3, #2
 800e310:	d002      	beq.n	800e318 <USBD_StdEPReq+0x1dc>
 800e312:	2b03      	cmp	r3, #3
 800e314:	d032      	beq.n	800e37c <USBD_StdEPReq+0x240>
 800e316:	e097      	b.n	800e448 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e318:	7bbb      	ldrb	r3, [r7, #14]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d007      	beq.n	800e32e <USBD_StdEPReq+0x1f2>
 800e31e:	7bbb      	ldrb	r3, [r7, #14]
 800e320:	2b80      	cmp	r3, #128	@ 0x80
 800e322:	d004      	beq.n	800e32e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e324:	6839      	ldr	r1, [r7, #0]
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f000 fc17 	bl	800eb5a <USBD_CtlError>
                break;
 800e32c:	e091      	b.n	800e452 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e32e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e332:	2b00      	cmp	r3, #0
 800e334:	da0b      	bge.n	800e34e <USBD_StdEPReq+0x212>
 800e336:	7bbb      	ldrb	r3, [r7, #14]
 800e338:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e33c:	4613      	mov	r3, r2
 800e33e:	009b      	lsls	r3, r3, #2
 800e340:	4413      	add	r3, r2
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	3310      	adds	r3, #16
 800e346:	687a      	ldr	r2, [r7, #4]
 800e348:	4413      	add	r3, r2
 800e34a:	3304      	adds	r3, #4
 800e34c:	e00b      	b.n	800e366 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e34e:	7bbb      	ldrb	r3, [r7, #14]
 800e350:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e354:	4613      	mov	r3, r2
 800e356:	009b      	lsls	r3, r3, #2
 800e358:	4413      	add	r3, r2
 800e35a:	009b      	lsls	r3, r3, #2
 800e35c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e360:	687a      	ldr	r2, [r7, #4]
 800e362:	4413      	add	r3, r2
 800e364:	3304      	adds	r3, #4
 800e366:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e368:	68bb      	ldr	r3, [r7, #8]
 800e36a:	2200      	movs	r2, #0
 800e36c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	2202      	movs	r2, #2
 800e372:	4619      	mov	r1, r3
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f000 fc6d 	bl	800ec54 <USBD_CtlSendData>
              break;
 800e37a:	e06a      	b.n	800e452 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e37c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e380:	2b00      	cmp	r3, #0
 800e382:	da11      	bge.n	800e3a8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e384:	7bbb      	ldrb	r3, [r7, #14]
 800e386:	f003 020f 	and.w	r2, r3, #15
 800e38a:	6879      	ldr	r1, [r7, #4]
 800e38c:	4613      	mov	r3, r2
 800e38e:	009b      	lsls	r3, r3, #2
 800e390:	4413      	add	r3, r2
 800e392:	009b      	lsls	r3, r3, #2
 800e394:	440b      	add	r3, r1
 800e396:	3324      	adds	r3, #36	@ 0x24
 800e398:	881b      	ldrh	r3, [r3, #0]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d117      	bne.n	800e3ce <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e39e:	6839      	ldr	r1, [r7, #0]
 800e3a0:	6878      	ldr	r0, [r7, #4]
 800e3a2:	f000 fbda 	bl	800eb5a <USBD_CtlError>
                  break;
 800e3a6:	e054      	b.n	800e452 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e3a8:	7bbb      	ldrb	r3, [r7, #14]
 800e3aa:	f003 020f 	and.w	r2, r3, #15
 800e3ae:	6879      	ldr	r1, [r7, #4]
 800e3b0:	4613      	mov	r3, r2
 800e3b2:	009b      	lsls	r3, r3, #2
 800e3b4:	4413      	add	r3, r2
 800e3b6:	009b      	lsls	r3, r3, #2
 800e3b8:	440b      	add	r3, r1
 800e3ba:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e3be:	881b      	ldrh	r3, [r3, #0]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d104      	bne.n	800e3ce <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e3c4:	6839      	ldr	r1, [r7, #0]
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f000 fbc7 	bl	800eb5a <USBD_CtlError>
                  break;
 800e3cc:	e041      	b.n	800e452 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e3ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	da0b      	bge.n	800e3ee <USBD_StdEPReq+0x2b2>
 800e3d6:	7bbb      	ldrb	r3, [r7, #14]
 800e3d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e3dc:	4613      	mov	r3, r2
 800e3de:	009b      	lsls	r3, r3, #2
 800e3e0:	4413      	add	r3, r2
 800e3e2:	009b      	lsls	r3, r3, #2
 800e3e4:	3310      	adds	r3, #16
 800e3e6:	687a      	ldr	r2, [r7, #4]
 800e3e8:	4413      	add	r3, r2
 800e3ea:	3304      	adds	r3, #4
 800e3ec:	e00b      	b.n	800e406 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e3ee:	7bbb      	ldrb	r3, [r7, #14]
 800e3f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e3f4:	4613      	mov	r3, r2
 800e3f6:	009b      	lsls	r3, r3, #2
 800e3f8:	4413      	add	r3, r2
 800e3fa:	009b      	lsls	r3, r3, #2
 800e3fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e400:	687a      	ldr	r2, [r7, #4]
 800e402:	4413      	add	r3, r2
 800e404:	3304      	adds	r3, #4
 800e406:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e408:	7bbb      	ldrb	r3, [r7, #14]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d002      	beq.n	800e414 <USBD_StdEPReq+0x2d8>
 800e40e:	7bbb      	ldrb	r3, [r7, #14]
 800e410:	2b80      	cmp	r3, #128	@ 0x80
 800e412:	d103      	bne.n	800e41c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e414:	68bb      	ldr	r3, [r7, #8]
 800e416:	2200      	movs	r2, #0
 800e418:	601a      	str	r2, [r3, #0]
 800e41a:	e00e      	b.n	800e43a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e41c:	7bbb      	ldrb	r3, [r7, #14]
 800e41e:	4619      	mov	r1, r3
 800e420:	6878      	ldr	r0, [r7, #4]
 800e422:	f001 f903 	bl	800f62c <USBD_LL_IsStallEP>
 800e426:	4603      	mov	r3, r0
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d003      	beq.n	800e434 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e42c:	68bb      	ldr	r3, [r7, #8]
 800e42e:	2201      	movs	r2, #1
 800e430:	601a      	str	r2, [r3, #0]
 800e432:	e002      	b.n	800e43a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e434:	68bb      	ldr	r3, [r7, #8]
 800e436:	2200      	movs	r2, #0
 800e438:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e43a:	68bb      	ldr	r3, [r7, #8]
 800e43c:	2202      	movs	r2, #2
 800e43e:	4619      	mov	r1, r3
 800e440:	6878      	ldr	r0, [r7, #4]
 800e442:	f000 fc07 	bl	800ec54 <USBD_CtlSendData>
              break;
 800e446:	e004      	b.n	800e452 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e448:	6839      	ldr	r1, [r7, #0]
 800e44a:	6878      	ldr	r0, [r7, #4]
 800e44c:	f000 fb85 	bl	800eb5a <USBD_CtlError>
              break;
 800e450:	bf00      	nop
          }
          break;
 800e452:	e004      	b.n	800e45e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e454:	6839      	ldr	r1, [r7, #0]
 800e456:	6878      	ldr	r0, [r7, #4]
 800e458:	f000 fb7f 	bl	800eb5a <USBD_CtlError>
          break;
 800e45c:	bf00      	nop
      }
      break;
 800e45e:	e005      	b.n	800e46c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e460:	6839      	ldr	r1, [r7, #0]
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f000 fb79 	bl	800eb5a <USBD_CtlError>
      break;
 800e468:	e000      	b.n	800e46c <USBD_StdEPReq+0x330>
      break;
 800e46a:	bf00      	nop
  }

  return ret;
 800e46c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e46e:	4618      	mov	r0, r3
 800e470:	3710      	adds	r7, #16
 800e472:	46bd      	mov	sp, r7
 800e474:	bd80      	pop	{r7, pc}
	...

0800e478 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b084      	sub	sp, #16
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e482:	2300      	movs	r3, #0
 800e484:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e486:	2300      	movs	r3, #0
 800e488:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e48a:	2300      	movs	r3, #0
 800e48c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	885b      	ldrh	r3, [r3, #2]
 800e492:	0a1b      	lsrs	r3, r3, #8
 800e494:	b29b      	uxth	r3, r3
 800e496:	3b01      	subs	r3, #1
 800e498:	2b0e      	cmp	r3, #14
 800e49a:	f200 8152 	bhi.w	800e742 <USBD_GetDescriptor+0x2ca>
 800e49e:	a201      	add	r2, pc, #4	@ (adr r2, 800e4a4 <USBD_GetDescriptor+0x2c>)
 800e4a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4a4:	0800e515 	.word	0x0800e515
 800e4a8:	0800e52d 	.word	0x0800e52d
 800e4ac:	0800e56d 	.word	0x0800e56d
 800e4b0:	0800e743 	.word	0x0800e743
 800e4b4:	0800e743 	.word	0x0800e743
 800e4b8:	0800e6e3 	.word	0x0800e6e3
 800e4bc:	0800e70f 	.word	0x0800e70f
 800e4c0:	0800e743 	.word	0x0800e743
 800e4c4:	0800e743 	.word	0x0800e743
 800e4c8:	0800e743 	.word	0x0800e743
 800e4cc:	0800e743 	.word	0x0800e743
 800e4d0:	0800e743 	.word	0x0800e743
 800e4d4:	0800e743 	.word	0x0800e743
 800e4d8:	0800e743 	.word	0x0800e743
 800e4dc:	0800e4e1 	.word	0x0800e4e1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e4e6:	69db      	ldr	r3, [r3, #28]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d00b      	beq.n	800e504 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e4f2:	69db      	ldr	r3, [r3, #28]
 800e4f4:	687a      	ldr	r2, [r7, #4]
 800e4f6:	7c12      	ldrb	r2, [r2, #16]
 800e4f8:	f107 0108 	add.w	r1, r7, #8
 800e4fc:	4610      	mov	r0, r2
 800e4fe:	4798      	blx	r3
 800e500:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e502:	e126      	b.n	800e752 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e504:	6839      	ldr	r1, [r7, #0]
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	f000 fb27 	bl	800eb5a <USBD_CtlError>
        err++;
 800e50c:	7afb      	ldrb	r3, [r7, #11]
 800e50e:	3301      	adds	r3, #1
 800e510:	72fb      	strb	r3, [r7, #11]
      break;
 800e512:	e11e      	b.n	800e752 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	687a      	ldr	r2, [r7, #4]
 800e51e:	7c12      	ldrb	r2, [r2, #16]
 800e520:	f107 0108 	add.w	r1, r7, #8
 800e524:	4610      	mov	r0, r2
 800e526:	4798      	blx	r3
 800e528:	60f8      	str	r0, [r7, #12]
      break;
 800e52a:	e112      	b.n	800e752 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	7c1b      	ldrb	r3, [r3, #16]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d10d      	bne.n	800e550 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e53a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e53c:	f107 0208 	add.w	r2, r7, #8
 800e540:	4610      	mov	r0, r2
 800e542:	4798      	blx	r3
 800e544:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	3301      	adds	r3, #1
 800e54a:	2202      	movs	r2, #2
 800e54c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e54e:	e100      	b.n	800e752 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e558:	f107 0208 	add.w	r2, r7, #8
 800e55c:	4610      	mov	r0, r2
 800e55e:	4798      	blx	r3
 800e560:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	3301      	adds	r3, #1
 800e566:	2202      	movs	r2, #2
 800e568:	701a      	strb	r2, [r3, #0]
      break;
 800e56a:	e0f2      	b.n	800e752 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	885b      	ldrh	r3, [r3, #2]
 800e570:	b2db      	uxtb	r3, r3
 800e572:	2b05      	cmp	r3, #5
 800e574:	f200 80ac 	bhi.w	800e6d0 <USBD_GetDescriptor+0x258>
 800e578:	a201      	add	r2, pc, #4	@ (adr r2, 800e580 <USBD_GetDescriptor+0x108>)
 800e57a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e57e:	bf00      	nop
 800e580:	0800e599 	.word	0x0800e599
 800e584:	0800e5cd 	.word	0x0800e5cd
 800e588:	0800e601 	.word	0x0800e601
 800e58c:	0800e635 	.word	0x0800e635
 800e590:	0800e669 	.word	0x0800e669
 800e594:	0800e69d 	.word	0x0800e69d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e59e:	685b      	ldr	r3, [r3, #4]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d00b      	beq.n	800e5bc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5aa:	685b      	ldr	r3, [r3, #4]
 800e5ac:	687a      	ldr	r2, [r7, #4]
 800e5ae:	7c12      	ldrb	r2, [r2, #16]
 800e5b0:	f107 0108 	add.w	r1, r7, #8
 800e5b4:	4610      	mov	r0, r2
 800e5b6:	4798      	blx	r3
 800e5b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5ba:	e091      	b.n	800e6e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e5bc:	6839      	ldr	r1, [r7, #0]
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f000 facb 	bl	800eb5a <USBD_CtlError>
            err++;
 800e5c4:	7afb      	ldrb	r3, [r7, #11]
 800e5c6:	3301      	adds	r3, #1
 800e5c8:	72fb      	strb	r3, [r7, #11]
          break;
 800e5ca:	e089      	b.n	800e6e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5d2:	689b      	ldr	r3, [r3, #8]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d00b      	beq.n	800e5f0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e5de:	689b      	ldr	r3, [r3, #8]
 800e5e0:	687a      	ldr	r2, [r7, #4]
 800e5e2:	7c12      	ldrb	r2, [r2, #16]
 800e5e4:	f107 0108 	add.w	r1, r7, #8
 800e5e8:	4610      	mov	r0, r2
 800e5ea:	4798      	blx	r3
 800e5ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5ee:	e077      	b.n	800e6e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e5f0:	6839      	ldr	r1, [r7, #0]
 800e5f2:	6878      	ldr	r0, [r7, #4]
 800e5f4:	f000 fab1 	bl	800eb5a <USBD_CtlError>
            err++;
 800e5f8:	7afb      	ldrb	r3, [r7, #11]
 800e5fa:	3301      	adds	r3, #1
 800e5fc:	72fb      	strb	r3, [r7, #11]
          break;
 800e5fe:	e06f      	b.n	800e6e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e606:	68db      	ldr	r3, [r3, #12]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d00b      	beq.n	800e624 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e612:	68db      	ldr	r3, [r3, #12]
 800e614:	687a      	ldr	r2, [r7, #4]
 800e616:	7c12      	ldrb	r2, [r2, #16]
 800e618:	f107 0108 	add.w	r1, r7, #8
 800e61c:	4610      	mov	r0, r2
 800e61e:	4798      	blx	r3
 800e620:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e622:	e05d      	b.n	800e6e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e624:	6839      	ldr	r1, [r7, #0]
 800e626:	6878      	ldr	r0, [r7, #4]
 800e628:	f000 fa97 	bl	800eb5a <USBD_CtlError>
            err++;
 800e62c:	7afb      	ldrb	r3, [r7, #11]
 800e62e:	3301      	adds	r3, #1
 800e630:	72fb      	strb	r3, [r7, #11]
          break;
 800e632:	e055      	b.n	800e6e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e63a:	691b      	ldr	r3, [r3, #16]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d00b      	beq.n	800e658 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e646:	691b      	ldr	r3, [r3, #16]
 800e648:	687a      	ldr	r2, [r7, #4]
 800e64a:	7c12      	ldrb	r2, [r2, #16]
 800e64c:	f107 0108 	add.w	r1, r7, #8
 800e650:	4610      	mov	r0, r2
 800e652:	4798      	blx	r3
 800e654:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e656:	e043      	b.n	800e6e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e658:	6839      	ldr	r1, [r7, #0]
 800e65a:	6878      	ldr	r0, [r7, #4]
 800e65c:	f000 fa7d 	bl	800eb5a <USBD_CtlError>
            err++;
 800e660:	7afb      	ldrb	r3, [r7, #11]
 800e662:	3301      	adds	r3, #1
 800e664:	72fb      	strb	r3, [r7, #11]
          break;
 800e666:	e03b      	b.n	800e6e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e66e:	695b      	ldr	r3, [r3, #20]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d00b      	beq.n	800e68c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e67a:	695b      	ldr	r3, [r3, #20]
 800e67c:	687a      	ldr	r2, [r7, #4]
 800e67e:	7c12      	ldrb	r2, [r2, #16]
 800e680:	f107 0108 	add.w	r1, r7, #8
 800e684:	4610      	mov	r0, r2
 800e686:	4798      	blx	r3
 800e688:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e68a:	e029      	b.n	800e6e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e68c:	6839      	ldr	r1, [r7, #0]
 800e68e:	6878      	ldr	r0, [r7, #4]
 800e690:	f000 fa63 	bl	800eb5a <USBD_CtlError>
            err++;
 800e694:	7afb      	ldrb	r3, [r7, #11]
 800e696:	3301      	adds	r3, #1
 800e698:	72fb      	strb	r3, [r7, #11]
          break;
 800e69a:	e021      	b.n	800e6e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6a2:	699b      	ldr	r3, [r3, #24]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d00b      	beq.n	800e6c0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e6ae:	699b      	ldr	r3, [r3, #24]
 800e6b0:	687a      	ldr	r2, [r7, #4]
 800e6b2:	7c12      	ldrb	r2, [r2, #16]
 800e6b4:	f107 0108 	add.w	r1, r7, #8
 800e6b8:	4610      	mov	r0, r2
 800e6ba:	4798      	blx	r3
 800e6bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e6be:	e00f      	b.n	800e6e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e6c0:	6839      	ldr	r1, [r7, #0]
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f000 fa49 	bl	800eb5a <USBD_CtlError>
            err++;
 800e6c8:	7afb      	ldrb	r3, [r7, #11]
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	72fb      	strb	r3, [r7, #11]
          break;
 800e6ce:	e007      	b.n	800e6e0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e6d0:	6839      	ldr	r1, [r7, #0]
 800e6d2:	6878      	ldr	r0, [r7, #4]
 800e6d4:	f000 fa41 	bl	800eb5a <USBD_CtlError>
          err++;
 800e6d8:	7afb      	ldrb	r3, [r7, #11]
 800e6da:	3301      	adds	r3, #1
 800e6dc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e6de:	bf00      	nop
      }
      break;
 800e6e0:	e037      	b.n	800e752 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	7c1b      	ldrb	r3, [r3, #16]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d109      	bne.n	800e6fe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6f2:	f107 0208 	add.w	r2, r7, #8
 800e6f6:	4610      	mov	r0, r2
 800e6f8:	4798      	blx	r3
 800e6fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e6fc:	e029      	b.n	800e752 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e6fe:	6839      	ldr	r1, [r7, #0]
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f000 fa2a 	bl	800eb5a <USBD_CtlError>
        err++;
 800e706:	7afb      	ldrb	r3, [r7, #11]
 800e708:	3301      	adds	r3, #1
 800e70a:	72fb      	strb	r3, [r7, #11]
      break;
 800e70c:	e021      	b.n	800e752 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	7c1b      	ldrb	r3, [r3, #16]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d10d      	bne.n	800e732 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e71c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e71e:	f107 0208 	add.w	r2, r7, #8
 800e722:	4610      	mov	r0, r2
 800e724:	4798      	blx	r3
 800e726:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	3301      	adds	r3, #1
 800e72c:	2207      	movs	r2, #7
 800e72e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e730:	e00f      	b.n	800e752 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e732:	6839      	ldr	r1, [r7, #0]
 800e734:	6878      	ldr	r0, [r7, #4]
 800e736:	f000 fa10 	bl	800eb5a <USBD_CtlError>
        err++;
 800e73a:	7afb      	ldrb	r3, [r7, #11]
 800e73c:	3301      	adds	r3, #1
 800e73e:	72fb      	strb	r3, [r7, #11]
      break;
 800e740:	e007      	b.n	800e752 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e742:	6839      	ldr	r1, [r7, #0]
 800e744:	6878      	ldr	r0, [r7, #4]
 800e746:	f000 fa08 	bl	800eb5a <USBD_CtlError>
      err++;
 800e74a:	7afb      	ldrb	r3, [r7, #11]
 800e74c:	3301      	adds	r3, #1
 800e74e:	72fb      	strb	r3, [r7, #11]
      break;
 800e750:	bf00      	nop
  }

  if (err != 0U)
 800e752:	7afb      	ldrb	r3, [r7, #11]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d11e      	bne.n	800e796 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	88db      	ldrh	r3, [r3, #6]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d016      	beq.n	800e78e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e760:	893b      	ldrh	r3, [r7, #8]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d00e      	beq.n	800e784 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	88da      	ldrh	r2, [r3, #6]
 800e76a:	893b      	ldrh	r3, [r7, #8]
 800e76c:	4293      	cmp	r3, r2
 800e76e:	bf28      	it	cs
 800e770:	4613      	movcs	r3, r2
 800e772:	b29b      	uxth	r3, r3
 800e774:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e776:	893b      	ldrh	r3, [r7, #8]
 800e778:	461a      	mov	r2, r3
 800e77a:	68f9      	ldr	r1, [r7, #12]
 800e77c:	6878      	ldr	r0, [r7, #4]
 800e77e:	f000 fa69 	bl	800ec54 <USBD_CtlSendData>
 800e782:	e009      	b.n	800e798 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e784:	6839      	ldr	r1, [r7, #0]
 800e786:	6878      	ldr	r0, [r7, #4]
 800e788:	f000 f9e7 	bl	800eb5a <USBD_CtlError>
 800e78c:	e004      	b.n	800e798 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f000 faba 	bl	800ed08 <USBD_CtlSendStatus>
 800e794:	e000      	b.n	800e798 <USBD_GetDescriptor+0x320>
    return;
 800e796:	bf00      	nop
  }
}
 800e798:	3710      	adds	r7, #16
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop

0800e7a0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b084      	sub	sp, #16
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]
 800e7a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	889b      	ldrh	r3, [r3, #4]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d131      	bne.n	800e816 <USBD_SetAddress+0x76>
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	88db      	ldrh	r3, [r3, #6]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d12d      	bne.n	800e816 <USBD_SetAddress+0x76>
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	885b      	ldrh	r3, [r3, #2]
 800e7be:	2b7f      	cmp	r3, #127	@ 0x7f
 800e7c0:	d829      	bhi.n	800e816 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e7c2:	683b      	ldr	r3, [r7, #0]
 800e7c4:	885b      	ldrh	r3, [r3, #2]
 800e7c6:	b2db      	uxtb	r3, r3
 800e7c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e7cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7d4:	b2db      	uxtb	r3, r3
 800e7d6:	2b03      	cmp	r3, #3
 800e7d8:	d104      	bne.n	800e7e4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e7da:	6839      	ldr	r1, [r7, #0]
 800e7dc:	6878      	ldr	r0, [r7, #4]
 800e7de:	f000 f9bc 	bl	800eb5a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7e2:	e01d      	b.n	800e820 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	7bfa      	ldrb	r2, [r7, #15]
 800e7e8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e7ec:	7bfb      	ldrb	r3, [r7, #15]
 800e7ee:	4619      	mov	r1, r3
 800e7f0:	6878      	ldr	r0, [r7, #4]
 800e7f2:	f000 ff47 	bl	800f684 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f000 fa86 	bl	800ed08 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e7fc:	7bfb      	ldrb	r3, [r7, #15]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d004      	beq.n	800e80c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2202      	movs	r2, #2
 800e806:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e80a:	e009      	b.n	800e820 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2201      	movs	r2, #1
 800e810:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e814:	e004      	b.n	800e820 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e816:	6839      	ldr	r1, [r7, #0]
 800e818:	6878      	ldr	r0, [r7, #4]
 800e81a:	f000 f99e 	bl	800eb5a <USBD_CtlError>
  }
}
 800e81e:	bf00      	nop
 800e820:	bf00      	nop
 800e822:	3710      	adds	r7, #16
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}

0800e828 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b084      	sub	sp, #16
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e832:	2300      	movs	r3, #0
 800e834:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	885b      	ldrh	r3, [r3, #2]
 800e83a:	b2da      	uxtb	r2, r3
 800e83c:	4b4e      	ldr	r3, [pc, #312]	@ (800e978 <USBD_SetConfig+0x150>)
 800e83e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e840:	4b4d      	ldr	r3, [pc, #308]	@ (800e978 <USBD_SetConfig+0x150>)
 800e842:	781b      	ldrb	r3, [r3, #0]
 800e844:	2b01      	cmp	r3, #1
 800e846:	d905      	bls.n	800e854 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e848:	6839      	ldr	r1, [r7, #0]
 800e84a:	6878      	ldr	r0, [r7, #4]
 800e84c:	f000 f985 	bl	800eb5a <USBD_CtlError>
    return USBD_FAIL;
 800e850:	2303      	movs	r3, #3
 800e852:	e08c      	b.n	800e96e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e85a:	b2db      	uxtb	r3, r3
 800e85c:	2b02      	cmp	r3, #2
 800e85e:	d002      	beq.n	800e866 <USBD_SetConfig+0x3e>
 800e860:	2b03      	cmp	r3, #3
 800e862:	d029      	beq.n	800e8b8 <USBD_SetConfig+0x90>
 800e864:	e075      	b.n	800e952 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e866:	4b44      	ldr	r3, [pc, #272]	@ (800e978 <USBD_SetConfig+0x150>)
 800e868:	781b      	ldrb	r3, [r3, #0]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d020      	beq.n	800e8b0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e86e:	4b42      	ldr	r3, [pc, #264]	@ (800e978 <USBD_SetConfig+0x150>)
 800e870:	781b      	ldrb	r3, [r3, #0]
 800e872:	461a      	mov	r2, r3
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e878:	4b3f      	ldr	r3, [pc, #252]	@ (800e978 <USBD_SetConfig+0x150>)
 800e87a:	781b      	ldrb	r3, [r3, #0]
 800e87c:	4619      	mov	r1, r3
 800e87e:	6878      	ldr	r0, [r7, #4]
 800e880:	f7fe ffb9 	bl	800d7f6 <USBD_SetClassConfig>
 800e884:	4603      	mov	r3, r0
 800e886:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e888:	7bfb      	ldrb	r3, [r7, #15]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d008      	beq.n	800e8a0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e88e:	6839      	ldr	r1, [r7, #0]
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	f000 f962 	bl	800eb5a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	2202      	movs	r2, #2
 800e89a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e89e:	e065      	b.n	800e96c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e8a0:	6878      	ldr	r0, [r7, #4]
 800e8a2:	f000 fa31 	bl	800ed08 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2203      	movs	r2, #3
 800e8aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e8ae:	e05d      	b.n	800e96c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e8b0:	6878      	ldr	r0, [r7, #4]
 800e8b2:	f000 fa29 	bl	800ed08 <USBD_CtlSendStatus>
      break;
 800e8b6:	e059      	b.n	800e96c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e8b8:	4b2f      	ldr	r3, [pc, #188]	@ (800e978 <USBD_SetConfig+0x150>)
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d112      	bne.n	800e8e6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2202      	movs	r2, #2
 800e8c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e8c8:	4b2b      	ldr	r3, [pc, #172]	@ (800e978 <USBD_SetConfig+0x150>)
 800e8ca:	781b      	ldrb	r3, [r3, #0]
 800e8cc:	461a      	mov	r2, r3
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e8d2:	4b29      	ldr	r3, [pc, #164]	@ (800e978 <USBD_SetConfig+0x150>)
 800e8d4:	781b      	ldrb	r3, [r3, #0]
 800e8d6:	4619      	mov	r1, r3
 800e8d8:	6878      	ldr	r0, [r7, #4]
 800e8da:	f7fe ffa8 	bl	800d82e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e8de:	6878      	ldr	r0, [r7, #4]
 800e8e0:	f000 fa12 	bl	800ed08 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e8e4:	e042      	b.n	800e96c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e8e6:	4b24      	ldr	r3, [pc, #144]	@ (800e978 <USBD_SetConfig+0x150>)
 800e8e8:	781b      	ldrb	r3, [r3, #0]
 800e8ea:	461a      	mov	r2, r3
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	685b      	ldr	r3, [r3, #4]
 800e8f0:	429a      	cmp	r2, r3
 800e8f2:	d02a      	beq.n	800e94a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	685b      	ldr	r3, [r3, #4]
 800e8f8:	b2db      	uxtb	r3, r3
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f7fe ff96 	bl	800d82e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e902:	4b1d      	ldr	r3, [pc, #116]	@ (800e978 <USBD_SetConfig+0x150>)
 800e904:	781b      	ldrb	r3, [r3, #0]
 800e906:	461a      	mov	r2, r3
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e90c:	4b1a      	ldr	r3, [pc, #104]	@ (800e978 <USBD_SetConfig+0x150>)
 800e90e:	781b      	ldrb	r3, [r3, #0]
 800e910:	4619      	mov	r1, r3
 800e912:	6878      	ldr	r0, [r7, #4]
 800e914:	f7fe ff6f 	bl	800d7f6 <USBD_SetClassConfig>
 800e918:	4603      	mov	r3, r0
 800e91a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d00f      	beq.n	800e942 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e922:	6839      	ldr	r1, [r7, #0]
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	f000 f918 	bl	800eb5a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	685b      	ldr	r3, [r3, #4]
 800e92e:	b2db      	uxtb	r3, r3
 800e930:	4619      	mov	r1, r3
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f7fe ff7b 	bl	800d82e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	2202      	movs	r2, #2
 800e93c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e940:	e014      	b.n	800e96c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e942:	6878      	ldr	r0, [r7, #4]
 800e944:	f000 f9e0 	bl	800ed08 <USBD_CtlSendStatus>
      break;
 800e948:	e010      	b.n	800e96c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e94a:	6878      	ldr	r0, [r7, #4]
 800e94c:	f000 f9dc 	bl	800ed08 <USBD_CtlSendStatus>
      break;
 800e950:	e00c      	b.n	800e96c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e952:	6839      	ldr	r1, [r7, #0]
 800e954:	6878      	ldr	r0, [r7, #4]
 800e956:	f000 f900 	bl	800eb5a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e95a:	4b07      	ldr	r3, [pc, #28]	@ (800e978 <USBD_SetConfig+0x150>)
 800e95c:	781b      	ldrb	r3, [r3, #0]
 800e95e:	4619      	mov	r1, r3
 800e960:	6878      	ldr	r0, [r7, #4]
 800e962:	f7fe ff64 	bl	800d82e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e966:	2303      	movs	r3, #3
 800e968:	73fb      	strb	r3, [r7, #15]
      break;
 800e96a:	bf00      	nop
  }

  return ret;
 800e96c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e96e:	4618      	mov	r0, r3
 800e970:	3710      	adds	r7, #16
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}
 800e976:	bf00      	nop
 800e978:	240008b4 	.word	0x240008b4

0800e97c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b082      	sub	sp, #8
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e986:	683b      	ldr	r3, [r7, #0]
 800e988:	88db      	ldrh	r3, [r3, #6]
 800e98a:	2b01      	cmp	r3, #1
 800e98c:	d004      	beq.n	800e998 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e98e:	6839      	ldr	r1, [r7, #0]
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 f8e2 	bl	800eb5a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e996:	e023      	b.n	800e9e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e99e:	b2db      	uxtb	r3, r3
 800e9a0:	2b02      	cmp	r3, #2
 800e9a2:	dc02      	bgt.n	800e9aa <USBD_GetConfig+0x2e>
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	dc03      	bgt.n	800e9b0 <USBD_GetConfig+0x34>
 800e9a8:	e015      	b.n	800e9d6 <USBD_GetConfig+0x5a>
 800e9aa:	2b03      	cmp	r3, #3
 800e9ac:	d00b      	beq.n	800e9c6 <USBD_GetConfig+0x4a>
 800e9ae:	e012      	b.n	800e9d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	3308      	adds	r3, #8
 800e9ba:	2201      	movs	r2, #1
 800e9bc:	4619      	mov	r1, r3
 800e9be:	6878      	ldr	r0, [r7, #4]
 800e9c0:	f000 f948 	bl	800ec54 <USBD_CtlSendData>
        break;
 800e9c4:	e00c      	b.n	800e9e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	3304      	adds	r3, #4
 800e9ca:	2201      	movs	r2, #1
 800e9cc:	4619      	mov	r1, r3
 800e9ce:	6878      	ldr	r0, [r7, #4]
 800e9d0:	f000 f940 	bl	800ec54 <USBD_CtlSendData>
        break;
 800e9d4:	e004      	b.n	800e9e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e9d6:	6839      	ldr	r1, [r7, #0]
 800e9d8:	6878      	ldr	r0, [r7, #4]
 800e9da:	f000 f8be 	bl	800eb5a <USBD_CtlError>
        break;
 800e9de:	bf00      	nop
}
 800e9e0:	bf00      	nop
 800e9e2:	3708      	adds	r7, #8
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	bd80      	pop	{r7, pc}

0800e9e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b082      	sub	sp, #8
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
 800e9f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9f8:	b2db      	uxtb	r3, r3
 800e9fa:	3b01      	subs	r3, #1
 800e9fc:	2b02      	cmp	r3, #2
 800e9fe:	d81e      	bhi.n	800ea3e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	88db      	ldrh	r3, [r3, #6]
 800ea04:	2b02      	cmp	r3, #2
 800ea06:	d004      	beq.n	800ea12 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ea08:	6839      	ldr	r1, [r7, #0]
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f000 f8a5 	bl	800eb5a <USBD_CtlError>
        break;
 800ea10:	e01a      	b.n	800ea48 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	2201      	movs	r2, #1
 800ea16:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d005      	beq.n	800ea2e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	68db      	ldr	r3, [r3, #12]
 800ea26:	f043 0202 	orr.w	r2, r3, #2
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	330c      	adds	r3, #12
 800ea32:	2202      	movs	r2, #2
 800ea34:	4619      	mov	r1, r3
 800ea36:	6878      	ldr	r0, [r7, #4]
 800ea38:	f000 f90c 	bl	800ec54 <USBD_CtlSendData>
      break;
 800ea3c:	e004      	b.n	800ea48 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ea3e:	6839      	ldr	r1, [r7, #0]
 800ea40:	6878      	ldr	r0, [r7, #4]
 800ea42:	f000 f88a 	bl	800eb5a <USBD_CtlError>
      break;
 800ea46:	bf00      	nop
  }
}
 800ea48:	bf00      	nop
 800ea4a:	3708      	adds	r7, #8
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	bd80      	pop	{r7, pc}

0800ea50 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea50:	b580      	push	{r7, lr}
 800ea52:	b082      	sub	sp, #8
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	6078      	str	r0, [r7, #4]
 800ea58:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	885b      	ldrh	r3, [r3, #2]
 800ea5e:	2b01      	cmp	r3, #1
 800ea60:	d107      	bne.n	800ea72 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2201      	movs	r2, #1
 800ea66:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ea6a:	6878      	ldr	r0, [r7, #4]
 800ea6c:	f000 f94c 	bl	800ed08 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ea70:	e013      	b.n	800ea9a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	885b      	ldrh	r3, [r3, #2]
 800ea76:	2b02      	cmp	r3, #2
 800ea78:	d10b      	bne.n	800ea92 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	889b      	ldrh	r3, [r3, #4]
 800ea7e:	0a1b      	lsrs	r3, r3, #8
 800ea80:	b29b      	uxth	r3, r3
 800ea82:	b2da      	uxtb	r2, r3
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ea8a:	6878      	ldr	r0, [r7, #4]
 800ea8c:	f000 f93c 	bl	800ed08 <USBD_CtlSendStatus>
}
 800ea90:	e003      	b.n	800ea9a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ea92:	6839      	ldr	r1, [r7, #0]
 800ea94:	6878      	ldr	r0, [r7, #4]
 800ea96:	f000 f860 	bl	800eb5a <USBD_CtlError>
}
 800ea9a:	bf00      	nop
 800ea9c:	3708      	adds	r7, #8
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	bd80      	pop	{r7, pc}

0800eaa2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eaa2:	b580      	push	{r7, lr}
 800eaa4:	b082      	sub	sp, #8
 800eaa6:	af00      	add	r7, sp, #0
 800eaa8:	6078      	str	r0, [r7, #4]
 800eaaa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eab2:	b2db      	uxtb	r3, r3
 800eab4:	3b01      	subs	r3, #1
 800eab6:	2b02      	cmp	r3, #2
 800eab8:	d80b      	bhi.n	800ead2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	885b      	ldrh	r3, [r3, #2]
 800eabe:	2b01      	cmp	r3, #1
 800eac0:	d10c      	bne.n	800eadc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2200      	movs	r2, #0
 800eac6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f000 f91c 	bl	800ed08 <USBD_CtlSendStatus>
      }
      break;
 800ead0:	e004      	b.n	800eadc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ead2:	6839      	ldr	r1, [r7, #0]
 800ead4:	6878      	ldr	r0, [r7, #4]
 800ead6:	f000 f840 	bl	800eb5a <USBD_CtlError>
      break;
 800eada:	e000      	b.n	800eade <USBD_ClrFeature+0x3c>
      break;
 800eadc:	bf00      	nop
  }
}
 800eade:	bf00      	nop
 800eae0:	3708      	adds	r7, #8
 800eae2:	46bd      	mov	sp, r7
 800eae4:	bd80      	pop	{r7, pc}

0800eae6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800eae6:	b580      	push	{r7, lr}
 800eae8:	b084      	sub	sp, #16
 800eaea:	af00      	add	r7, sp, #0
 800eaec:	6078      	str	r0, [r7, #4]
 800eaee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	781a      	ldrb	r2, [r3, #0]
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	3301      	adds	r3, #1
 800eb00:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	781a      	ldrb	r2, [r3, #0]
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	3301      	adds	r3, #1
 800eb0e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800eb10:	68f8      	ldr	r0, [r7, #12]
 800eb12:	f7ff fa16 	bl	800df42 <SWAPBYTE>
 800eb16:	4603      	mov	r3, r0
 800eb18:	461a      	mov	r2, r3
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	3301      	adds	r3, #1
 800eb22:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	3301      	adds	r3, #1
 800eb28:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800eb2a:	68f8      	ldr	r0, [r7, #12]
 800eb2c:	f7ff fa09 	bl	800df42 <SWAPBYTE>
 800eb30:	4603      	mov	r3, r0
 800eb32:	461a      	mov	r2, r3
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	3301      	adds	r3, #1
 800eb3c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	3301      	adds	r3, #1
 800eb42:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800eb44:	68f8      	ldr	r0, [r7, #12]
 800eb46:	f7ff f9fc 	bl	800df42 <SWAPBYTE>
 800eb4a:	4603      	mov	r3, r0
 800eb4c:	461a      	mov	r2, r3
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	80da      	strh	r2, [r3, #6]
}
 800eb52:	bf00      	nop
 800eb54:	3710      	adds	r7, #16
 800eb56:	46bd      	mov	sp, r7
 800eb58:	bd80      	pop	{r7, pc}

0800eb5a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb5a:	b580      	push	{r7, lr}
 800eb5c:	b082      	sub	sp, #8
 800eb5e:	af00      	add	r7, sp, #0
 800eb60:	6078      	str	r0, [r7, #4]
 800eb62:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800eb64:	2180      	movs	r1, #128	@ 0x80
 800eb66:	6878      	ldr	r0, [r7, #4]
 800eb68:	f000 fd22 	bl	800f5b0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800eb6c:	2100      	movs	r1, #0
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f000 fd1e 	bl	800f5b0 <USBD_LL_StallEP>
}
 800eb74:	bf00      	nop
 800eb76:	3708      	adds	r7, #8
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	bd80      	pop	{r7, pc}

0800eb7c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b086      	sub	sp, #24
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	60b9      	str	r1, [r7, #8]
 800eb86:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800eb88:	2300      	movs	r3, #0
 800eb8a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d042      	beq.n	800ec18 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800eb96:	6938      	ldr	r0, [r7, #16]
 800eb98:	f000 f842 	bl	800ec20 <USBD_GetLen>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	3301      	adds	r3, #1
 800eba0:	005b      	lsls	r3, r3, #1
 800eba2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eba6:	d808      	bhi.n	800ebba <USBD_GetString+0x3e>
 800eba8:	6938      	ldr	r0, [r7, #16]
 800ebaa:	f000 f839 	bl	800ec20 <USBD_GetLen>
 800ebae:	4603      	mov	r3, r0
 800ebb0:	3301      	adds	r3, #1
 800ebb2:	b29b      	uxth	r3, r3
 800ebb4:	005b      	lsls	r3, r3, #1
 800ebb6:	b29a      	uxth	r2, r3
 800ebb8:	e001      	b.n	800ebbe <USBD_GetString+0x42>
 800ebba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ebc2:	7dfb      	ldrb	r3, [r7, #23]
 800ebc4:	68ba      	ldr	r2, [r7, #8]
 800ebc6:	4413      	add	r3, r2
 800ebc8:	687a      	ldr	r2, [r7, #4]
 800ebca:	7812      	ldrb	r2, [r2, #0]
 800ebcc:	701a      	strb	r2, [r3, #0]
  idx++;
 800ebce:	7dfb      	ldrb	r3, [r7, #23]
 800ebd0:	3301      	adds	r3, #1
 800ebd2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ebd4:	7dfb      	ldrb	r3, [r7, #23]
 800ebd6:	68ba      	ldr	r2, [r7, #8]
 800ebd8:	4413      	add	r3, r2
 800ebda:	2203      	movs	r2, #3
 800ebdc:	701a      	strb	r2, [r3, #0]
  idx++;
 800ebde:	7dfb      	ldrb	r3, [r7, #23]
 800ebe0:	3301      	adds	r3, #1
 800ebe2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ebe4:	e013      	b.n	800ec0e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ebe6:	7dfb      	ldrb	r3, [r7, #23]
 800ebe8:	68ba      	ldr	r2, [r7, #8]
 800ebea:	4413      	add	r3, r2
 800ebec:	693a      	ldr	r2, [r7, #16]
 800ebee:	7812      	ldrb	r2, [r2, #0]
 800ebf0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ebf2:	693b      	ldr	r3, [r7, #16]
 800ebf4:	3301      	adds	r3, #1
 800ebf6:	613b      	str	r3, [r7, #16]
    idx++;
 800ebf8:	7dfb      	ldrb	r3, [r7, #23]
 800ebfa:	3301      	adds	r3, #1
 800ebfc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ebfe:	7dfb      	ldrb	r3, [r7, #23]
 800ec00:	68ba      	ldr	r2, [r7, #8]
 800ec02:	4413      	add	r3, r2
 800ec04:	2200      	movs	r2, #0
 800ec06:	701a      	strb	r2, [r3, #0]
    idx++;
 800ec08:	7dfb      	ldrb	r3, [r7, #23]
 800ec0a:	3301      	adds	r3, #1
 800ec0c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ec0e:	693b      	ldr	r3, [r7, #16]
 800ec10:	781b      	ldrb	r3, [r3, #0]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d1e7      	bne.n	800ebe6 <USBD_GetString+0x6a>
 800ec16:	e000      	b.n	800ec1a <USBD_GetString+0x9e>
    return;
 800ec18:	bf00      	nop
  }
}
 800ec1a:	3718      	adds	r7, #24
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	bd80      	pop	{r7, pc}

0800ec20 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ec20:	b480      	push	{r7}
 800ec22:	b085      	sub	sp, #20
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ec28:	2300      	movs	r3, #0
 800ec2a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ec30:	e005      	b.n	800ec3e <USBD_GetLen+0x1e>
  {
    len++;
 800ec32:	7bfb      	ldrb	r3, [r7, #15]
 800ec34:	3301      	adds	r3, #1
 800ec36:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	3301      	adds	r3, #1
 800ec3c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ec3e:	68bb      	ldr	r3, [r7, #8]
 800ec40:	781b      	ldrb	r3, [r3, #0]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d1f5      	bne.n	800ec32 <USBD_GetLen+0x12>
  }

  return len;
 800ec46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec48:	4618      	mov	r0, r3
 800ec4a:	3714      	adds	r7, #20
 800ec4c:	46bd      	mov	sp, r7
 800ec4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec52:	4770      	bx	lr

0800ec54 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ec54:	b580      	push	{r7, lr}
 800ec56:	b084      	sub	sp, #16
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	60f8      	str	r0, [r7, #12]
 800ec5c:	60b9      	str	r1, [r7, #8]
 800ec5e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	2202      	movs	r2, #2
 800ec64:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	687a      	ldr	r2, [r7, #4]
 800ec6c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	687a      	ldr	r2, [r7, #4]
 800ec72:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	68ba      	ldr	r2, [r7, #8]
 800ec78:	2100      	movs	r1, #0
 800ec7a:	68f8      	ldr	r0, [r7, #12]
 800ec7c:	f000 fd21 	bl	800f6c2 <USBD_LL_Transmit>

  return USBD_OK;
 800ec80:	2300      	movs	r3, #0
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3710      	adds	r7, #16
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}

0800ec8a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ec8a:	b580      	push	{r7, lr}
 800ec8c:	b084      	sub	sp, #16
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	60f8      	str	r0, [r7, #12]
 800ec92:	60b9      	str	r1, [r7, #8]
 800ec94:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	68ba      	ldr	r2, [r7, #8]
 800ec9a:	2100      	movs	r1, #0
 800ec9c:	68f8      	ldr	r0, [r7, #12]
 800ec9e:	f000 fd10 	bl	800f6c2 <USBD_LL_Transmit>

  return USBD_OK;
 800eca2:	2300      	movs	r3, #0
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	3710      	adds	r7, #16
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}

0800ecac <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	b084      	sub	sp, #16
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	60f8      	str	r0, [r7, #12]
 800ecb4:	60b9      	str	r1, [r7, #8]
 800ecb6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	2203      	movs	r2, #3
 800ecbc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	687a      	ldr	r2, [r7, #4]
 800ecc4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	687a      	ldr	r2, [r7, #4]
 800eccc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	68ba      	ldr	r2, [r7, #8]
 800ecd4:	2100      	movs	r1, #0
 800ecd6:	68f8      	ldr	r0, [r7, #12]
 800ecd8:	f000 fd14 	bl	800f704 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ecdc:	2300      	movs	r3, #0
}
 800ecde:	4618      	mov	r0, r3
 800ece0:	3710      	adds	r7, #16
 800ece2:	46bd      	mov	sp, r7
 800ece4:	bd80      	pop	{r7, pc}

0800ece6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ece6:	b580      	push	{r7, lr}
 800ece8:	b084      	sub	sp, #16
 800ecea:	af00      	add	r7, sp, #0
 800ecec:	60f8      	str	r0, [r7, #12]
 800ecee:	60b9      	str	r1, [r7, #8]
 800ecf0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	68ba      	ldr	r2, [r7, #8]
 800ecf6:	2100      	movs	r1, #0
 800ecf8:	68f8      	ldr	r0, [r7, #12]
 800ecfa:	f000 fd03 	bl	800f704 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3710      	adds	r7, #16
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}

0800ed08 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b082      	sub	sp, #8
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2204      	movs	r2, #4
 800ed14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ed18:	2300      	movs	r3, #0
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	2100      	movs	r1, #0
 800ed1e:	6878      	ldr	r0, [r7, #4]
 800ed20:	f000 fccf 	bl	800f6c2 <USBD_LL_Transmit>

  return USBD_OK;
 800ed24:	2300      	movs	r3, #0
}
 800ed26:	4618      	mov	r0, r3
 800ed28:	3708      	adds	r7, #8
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	bd80      	pop	{r7, pc}

0800ed2e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ed2e:	b580      	push	{r7, lr}
 800ed30:	b082      	sub	sp, #8
 800ed32:	af00      	add	r7, sp, #0
 800ed34:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2205      	movs	r2, #5
 800ed3a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed3e:	2300      	movs	r3, #0
 800ed40:	2200      	movs	r2, #0
 800ed42:	2100      	movs	r1, #0
 800ed44:	6878      	ldr	r0, [r7, #4]
 800ed46:	f000 fcdd 	bl	800f704 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed4a:	2300      	movs	r3, #0
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3708      	adds	r7, #8
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}

0800ed54 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ed58:	2200      	movs	r2, #0
 800ed5a:	4913      	ldr	r1, [pc, #76]	@ (800eda8 <MX_USB_DEVICE_Init+0x54>)
 800ed5c:	4813      	ldr	r0, [pc, #76]	@ (800edac <MX_USB_DEVICE_Init+0x58>)
 800ed5e:	f7fe fccd 	bl	800d6fc <USBD_Init>
 800ed62:	4603      	mov	r3, r0
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d001      	beq.n	800ed6c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ed68:	f7f2 f99c 	bl	80010a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ed6c:	4910      	ldr	r1, [pc, #64]	@ (800edb0 <MX_USB_DEVICE_Init+0x5c>)
 800ed6e:	480f      	ldr	r0, [pc, #60]	@ (800edac <MX_USB_DEVICE_Init+0x58>)
 800ed70:	f7fe fcf4 	bl	800d75c <USBD_RegisterClass>
 800ed74:	4603      	mov	r3, r0
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d001      	beq.n	800ed7e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ed7a:	f7f2 f993 	bl	80010a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ed7e:	490d      	ldr	r1, [pc, #52]	@ (800edb4 <MX_USB_DEVICE_Init+0x60>)
 800ed80:	480a      	ldr	r0, [pc, #40]	@ (800edac <MX_USB_DEVICE_Init+0x58>)
 800ed82:	f7fe fbeb 	bl	800d55c <USBD_CDC_RegisterInterface>
 800ed86:	4603      	mov	r3, r0
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d001      	beq.n	800ed90 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ed8c:	f7f2 f98a 	bl	80010a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ed90:	4806      	ldr	r0, [pc, #24]	@ (800edac <MX_USB_DEVICE_Init+0x58>)
 800ed92:	f7fe fd19 	bl	800d7c8 <USBD_Start>
 800ed96:	4603      	mov	r3, r0
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d001      	beq.n	800eda0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ed9c:	f7f2 f982 	bl	80010a4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800eda0:	f7f7 fa44 	bl	800622c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800eda4:	bf00      	nop
 800eda6:	bd80      	pop	{r7, pc}
 800eda8:	240000d8 	.word	0x240000d8
 800edac:	240008b8 	.word	0x240008b8
 800edb0:	24000044 	.word	0x24000044
 800edb4:	240000c4 	.word	0x240000c4

0800edb8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800edbc:	2200      	movs	r2, #0
 800edbe:	4905      	ldr	r1, [pc, #20]	@ (800edd4 <CDC_Init_FS+0x1c>)
 800edc0:	4805      	ldr	r0, [pc, #20]	@ (800edd8 <CDC_Init_FS+0x20>)
 800edc2:	f7fe fbe5 	bl	800d590 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800edc6:	4905      	ldr	r1, [pc, #20]	@ (800eddc <CDC_Init_FS+0x24>)
 800edc8:	4803      	ldr	r0, [pc, #12]	@ (800edd8 <CDC_Init_FS+0x20>)
 800edca:	f7fe fc03 	bl	800d5d4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800edce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800edd0:	4618      	mov	r0, r3
 800edd2:	bd80      	pop	{r7, pc}
 800edd4:	24001394 	.word	0x24001394
 800edd8:	240008b8 	.word	0x240008b8
 800eddc:	24000b94 	.word	0x24000b94

0800ede0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ede0:	b480      	push	{r7}
 800ede2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ede4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	46bd      	mov	sp, r7
 800edea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edee:	4770      	bx	lr

0800edf0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800edf0:	b480      	push	{r7}
 800edf2:	b083      	sub	sp, #12
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	4603      	mov	r3, r0
 800edf8:	6039      	str	r1, [r7, #0]
 800edfa:	71fb      	strb	r3, [r7, #7]
 800edfc:	4613      	mov	r3, r2
 800edfe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ee00:	79fb      	ldrb	r3, [r7, #7]
 800ee02:	2b23      	cmp	r3, #35	@ 0x23
 800ee04:	d84a      	bhi.n	800ee9c <CDC_Control_FS+0xac>
 800ee06:	a201      	add	r2, pc, #4	@ (adr r2, 800ee0c <CDC_Control_FS+0x1c>)
 800ee08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee0c:	0800ee9d 	.word	0x0800ee9d
 800ee10:	0800ee9d 	.word	0x0800ee9d
 800ee14:	0800ee9d 	.word	0x0800ee9d
 800ee18:	0800ee9d 	.word	0x0800ee9d
 800ee1c:	0800ee9d 	.word	0x0800ee9d
 800ee20:	0800ee9d 	.word	0x0800ee9d
 800ee24:	0800ee9d 	.word	0x0800ee9d
 800ee28:	0800ee9d 	.word	0x0800ee9d
 800ee2c:	0800ee9d 	.word	0x0800ee9d
 800ee30:	0800ee9d 	.word	0x0800ee9d
 800ee34:	0800ee9d 	.word	0x0800ee9d
 800ee38:	0800ee9d 	.word	0x0800ee9d
 800ee3c:	0800ee9d 	.word	0x0800ee9d
 800ee40:	0800ee9d 	.word	0x0800ee9d
 800ee44:	0800ee9d 	.word	0x0800ee9d
 800ee48:	0800ee9d 	.word	0x0800ee9d
 800ee4c:	0800ee9d 	.word	0x0800ee9d
 800ee50:	0800ee9d 	.word	0x0800ee9d
 800ee54:	0800ee9d 	.word	0x0800ee9d
 800ee58:	0800ee9d 	.word	0x0800ee9d
 800ee5c:	0800ee9d 	.word	0x0800ee9d
 800ee60:	0800ee9d 	.word	0x0800ee9d
 800ee64:	0800ee9d 	.word	0x0800ee9d
 800ee68:	0800ee9d 	.word	0x0800ee9d
 800ee6c:	0800ee9d 	.word	0x0800ee9d
 800ee70:	0800ee9d 	.word	0x0800ee9d
 800ee74:	0800ee9d 	.word	0x0800ee9d
 800ee78:	0800ee9d 	.word	0x0800ee9d
 800ee7c:	0800ee9d 	.word	0x0800ee9d
 800ee80:	0800ee9d 	.word	0x0800ee9d
 800ee84:	0800ee9d 	.word	0x0800ee9d
 800ee88:	0800ee9d 	.word	0x0800ee9d
 800ee8c:	0800ee9d 	.word	0x0800ee9d
 800ee90:	0800ee9d 	.word	0x0800ee9d
 800ee94:	0800ee9d 	.word	0x0800ee9d
 800ee98:	0800ee9d 	.word	0x0800ee9d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ee9c:	bf00      	nop
  }

  return (USBD_OK);
 800ee9e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800eea0:	4618      	mov	r0, r3
 800eea2:	370c      	adds	r7, #12
 800eea4:	46bd      	mov	sp, r7
 800eea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeaa:	4770      	bx	lr

0800eeac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800eeac:	b580      	push	{r7, lr}
 800eeae:	b082      	sub	sp, #8
 800eeb0:	af00      	add	r7, sp, #0
 800eeb2:	6078      	str	r0, [r7, #4]
 800eeb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800eeb6:	6879      	ldr	r1, [r7, #4]
 800eeb8:	4805      	ldr	r0, [pc, #20]	@ (800eed0 <CDC_Receive_FS+0x24>)
 800eeba:	f7fe fb8b 	bl	800d5d4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800eebe:	4804      	ldr	r0, [pc, #16]	@ (800eed0 <CDC_Receive_FS+0x24>)
 800eec0:	f7fe fbe6 	bl	800d690 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800eec4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800eec6:	4618      	mov	r0, r3
 800eec8:	3708      	adds	r7, #8
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd80      	pop	{r7, pc}
 800eece:	bf00      	nop
 800eed0:	240008b8 	.word	0x240008b8

0800eed4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b084      	sub	sp, #16
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
 800eedc:	460b      	mov	r3, r1
 800eede:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800eee0:	2300      	movs	r3, #0
 800eee2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800eee4:	4b0d      	ldr	r3, [pc, #52]	@ (800ef1c <CDC_Transmit_FS+0x48>)
 800eee6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eeea:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800eeec:	68bb      	ldr	r3, [r7, #8]
 800eeee:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d001      	beq.n	800eefa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800eef6:	2301      	movs	r3, #1
 800eef8:	e00b      	b.n	800ef12 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800eefa:	887b      	ldrh	r3, [r7, #2]
 800eefc:	461a      	mov	r2, r3
 800eefe:	6879      	ldr	r1, [r7, #4]
 800ef00:	4806      	ldr	r0, [pc, #24]	@ (800ef1c <CDC_Transmit_FS+0x48>)
 800ef02:	f7fe fb45 	bl	800d590 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ef06:	4805      	ldr	r0, [pc, #20]	@ (800ef1c <CDC_Transmit_FS+0x48>)
 800ef08:	f7fe fb82 	bl	800d610 <USBD_CDC_TransmitPacket>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ef10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef12:	4618      	mov	r0, r3
 800ef14:	3710      	adds	r7, #16
 800ef16:	46bd      	mov	sp, r7
 800ef18:	bd80      	pop	{r7, pc}
 800ef1a:	bf00      	nop
 800ef1c:	240008b8 	.word	0x240008b8

0800ef20 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ef20:	b480      	push	{r7}
 800ef22:	b087      	sub	sp, #28
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	60f8      	str	r0, [r7, #12]
 800ef28:	60b9      	str	r1, [r7, #8]
 800ef2a:	4613      	mov	r3, r2
 800ef2c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ef2e:	2300      	movs	r3, #0
 800ef30:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ef32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ef36:	4618      	mov	r0, r3
 800ef38:	371c      	adds	r7, #28
 800ef3a:	46bd      	mov	sp, r7
 800ef3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef40:	4770      	bx	lr
	...

0800ef44 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef44:	b480      	push	{r7}
 800ef46:	b083      	sub	sp, #12
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	4603      	mov	r3, r0
 800ef4c:	6039      	str	r1, [r7, #0]
 800ef4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ef50:	683b      	ldr	r3, [r7, #0]
 800ef52:	2212      	movs	r2, #18
 800ef54:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ef56:	4b03      	ldr	r3, [pc, #12]	@ (800ef64 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ef58:	4618      	mov	r0, r3
 800ef5a:	370c      	adds	r7, #12
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef62:	4770      	bx	lr
 800ef64:	240000f8 	.word	0x240000f8

0800ef68 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef68:	b480      	push	{r7}
 800ef6a:	b083      	sub	sp, #12
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	4603      	mov	r3, r0
 800ef70:	6039      	str	r1, [r7, #0]
 800ef72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	2204      	movs	r2, #4
 800ef78:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ef7a:	4b03      	ldr	r3, [pc, #12]	@ (800ef88 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	370c      	adds	r7, #12
 800ef80:	46bd      	mov	sp, r7
 800ef82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef86:	4770      	bx	lr
 800ef88:	2400010c 	.word	0x2400010c

0800ef8c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b082      	sub	sp, #8
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	4603      	mov	r3, r0
 800ef94:	6039      	str	r1, [r7, #0]
 800ef96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ef98:	79fb      	ldrb	r3, [r7, #7]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d105      	bne.n	800efaa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ef9e:	683a      	ldr	r2, [r7, #0]
 800efa0:	4907      	ldr	r1, [pc, #28]	@ (800efc0 <USBD_FS_ProductStrDescriptor+0x34>)
 800efa2:	4808      	ldr	r0, [pc, #32]	@ (800efc4 <USBD_FS_ProductStrDescriptor+0x38>)
 800efa4:	f7ff fdea 	bl	800eb7c <USBD_GetString>
 800efa8:	e004      	b.n	800efb4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800efaa:	683a      	ldr	r2, [r7, #0]
 800efac:	4904      	ldr	r1, [pc, #16]	@ (800efc0 <USBD_FS_ProductStrDescriptor+0x34>)
 800efae:	4805      	ldr	r0, [pc, #20]	@ (800efc4 <USBD_FS_ProductStrDescriptor+0x38>)
 800efb0:	f7ff fde4 	bl	800eb7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800efb4:	4b02      	ldr	r3, [pc, #8]	@ (800efc0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	3708      	adds	r7, #8
 800efba:	46bd      	mov	sp, r7
 800efbc:	bd80      	pop	{r7, pc}
 800efbe:	bf00      	nop
 800efc0:	24001b94 	.word	0x24001b94
 800efc4:	08012408 	.word	0x08012408

0800efc8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b082      	sub	sp, #8
 800efcc:	af00      	add	r7, sp, #0
 800efce:	4603      	mov	r3, r0
 800efd0:	6039      	str	r1, [r7, #0]
 800efd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800efd4:	683a      	ldr	r2, [r7, #0]
 800efd6:	4904      	ldr	r1, [pc, #16]	@ (800efe8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800efd8:	4804      	ldr	r0, [pc, #16]	@ (800efec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800efda:	f7ff fdcf 	bl	800eb7c <USBD_GetString>
  return USBD_StrDesc;
 800efde:	4b02      	ldr	r3, [pc, #8]	@ (800efe8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3708      	adds	r7, #8
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}
 800efe8:	24001b94 	.word	0x24001b94
 800efec:	08012420 	.word	0x08012420

0800eff0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b082      	sub	sp, #8
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	4603      	mov	r3, r0
 800eff8:	6039      	str	r1, [r7, #0]
 800effa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800effc:	683b      	ldr	r3, [r7, #0]
 800effe:	221a      	movs	r2, #26
 800f000:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f002:	f000 f843 	bl	800f08c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f006:	4b02      	ldr	r3, [pc, #8]	@ (800f010 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f008:	4618      	mov	r0, r3
 800f00a:	3708      	adds	r7, #8
 800f00c:	46bd      	mov	sp, r7
 800f00e:	bd80      	pop	{r7, pc}
 800f010:	24000110 	.word	0x24000110

0800f014 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b082      	sub	sp, #8
 800f018:	af00      	add	r7, sp, #0
 800f01a:	4603      	mov	r3, r0
 800f01c:	6039      	str	r1, [r7, #0]
 800f01e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f020:	79fb      	ldrb	r3, [r7, #7]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d105      	bne.n	800f032 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f026:	683a      	ldr	r2, [r7, #0]
 800f028:	4907      	ldr	r1, [pc, #28]	@ (800f048 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f02a:	4808      	ldr	r0, [pc, #32]	@ (800f04c <USBD_FS_ConfigStrDescriptor+0x38>)
 800f02c:	f7ff fda6 	bl	800eb7c <USBD_GetString>
 800f030:	e004      	b.n	800f03c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f032:	683a      	ldr	r2, [r7, #0]
 800f034:	4904      	ldr	r1, [pc, #16]	@ (800f048 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f036:	4805      	ldr	r0, [pc, #20]	@ (800f04c <USBD_FS_ConfigStrDescriptor+0x38>)
 800f038:	f7ff fda0 	bl	800eb7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800f03c:	4b02      	ldr	r3, [pc, #8]	@ (800f048 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f03e:	4618      	mov	r0, r3
 800f040:	3708      	adds	r7, #8
 800f042:	46bd      	mov	sp, r7
 800f044:	bd80      	pop	{r7, pc}
 800f046:	bf00      	nop
 800f048:	24001b94 	.word	0x24001b94
 800f04c:	08012434 	.word	0x08012434

0800f050 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f050:	b580      	push	{r7, lr}
 800f052:	b082      	sub	sp, #8
 800f054:	af00      	add	r7, sp, #0
 800f056:	4603      	mov	r3, r0
 800f058:	6039      	str	r1, [r7, #0]
 800f05a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f05c:	79fb      	ldrb	r3, [r7, #7]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d105      	bne.n	800f06e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f062:	683a      	ldr	r2, [r7, #0]
 800f064:	4907      	ldr	r1, [pc, #28]	@ (800f084 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f066:	4808      	ldr	r0, [pc, #32]	@ (800f088 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f068:	f7ff fd88 	bl	800eb7c <USBD_GetString>
 800f06c:	e004      	b.n	800f078 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f06e:	683a      	ldr	r2, [r7, #0]
 800f070:	4904      	ldr	r1, [pc, #16]	@ (800f084 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f072:	4805      	ldr	r0, [pc, #20]	@ (800f088 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f074:	f7ff fd82 	bl	800eb7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800f078:	4b02      	ldr	r3, [pc, #8]	@ (800f084 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	3708      	adds	r7, #8
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd80      	pop	{r7, pc}
 800f082:	bf00      	nop
 800f084:	24001b94 	.word	0x24001b94
 800f088:	08012440 	.word	0x08012440

0800f08c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f08c:	b580      	push	{r7, lr}
 800f08e:	b084      	sub	sp, #16
 800f090:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f092:	4b0f      	ldr	r3, [pc, #60]	@ (800f0d0 <Get_SerialNum+0x44>)
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f098:	4b0e      	ldr	r3, [pc, #56]	@ (800f0d4 <Get_SerialNum+0x48>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f09e:	4b0e      	ldr	r3, [pc, #56]	@ (800f0d8 <Get_SerialNum+0x4c>)
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f0a4:	68fa      	ldr	r2, [r7, #12]
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	4413      	add	r3, r2
 800f0aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d009      	beq.n	800f0c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f0b2:	2208      	movs	r2, #8
 800f0b4:	4909      	ldr	r1, [pc, #36]	@ (800f0dc <Get_SerialNum+0x50>)
 800f0b6:	68f8      	ldr	r0, [r7, #12]
 800f0b8:	f000 f814 	bl	800f0e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f0bc:	2204      	movs	r2, #4
 800f0be:	4908      	ldr	r1, [pc, #32]	@ (800f0e0 <Get_SerialNum+0x54>)
 800f0c0:	68b8      	ldr	r0, [r7, #8]
 800f0c2:	f000 f80f 	bl	800f0e4 <IntToUnicode>
  }
}
 800f0c6:	bf00      	nop
 800f0c8:	3710      	adds	r7, #16
 800f0ca:	46bd      	mov	sp, r7
 800f0cc:	bd80      	pop	{r7, pc}
 800f0ce:	bf00      	nop
 800f0d0:	1ff1e800 	.word	0x1ff1e800
 800f0d4:	1ff1e804 	.word	0x1ff1e804
 800f0d8:	1ff1e808 	.word	0x1ff1e808
 800f0dc:	24000112 	.word	0x24000112
 800f0e0:	24000122 	.word	0x24000122

0800f0e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f0e4:	b480      	push	{r7}
 800f0e6:	b087      	sub	sp, #28
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	60f8      	str	r0, [r7, #12]
 800f0ec:	60b9      	str	r1, [r7, #8]
 800f0ee:	4613      	mov	r3, r2
 800f0f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	75fb      	strb	r3, [r7, #23]
 800f0fa:	e027      	b.n	800f14c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	0f1b      	lsrs	r3, r3, #28
 800f100:	2b09      	cmp	r3, #9
 800f102:	d80b      	bhi.n	800f11c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	0f1b      	lsrs	r3, r3, #28
 800f108:	b2da      	uxtb	r2, r3
 800f10a:	7dfb      	ldrb	r3, [r7, #23]
 800f10c:	005b      	lsls	r3, r3, #1
 800f10e:	4619      	mov	r1, r3
 800f110:	68bb      	ldr	r3, [r7, #8]
 800f112:	440b      	add	r3, r1
 800f114:	3230      	adds	r2, #48	@ 0x30
 800f116:	b2d2      	uxtb	r2, r2
 800f118:	701a      	strb	r2, [r3, #0]
 800f11a:	e00a      	b.n	800f132 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	0f1b      	lsrs	r3, r3, #28
 800f120:	b2da      	uxtb	r2, r3
 800f122:	7dfb      	ldrb	r3, [r7, #23]
 800f124:	005b      	lsls	r3, r3, #1
 800f126:	4619      	mov	r1, r3
 800f128:	68bb      	ldr	r3, [r7, #8]
 800f12a:	440b      	add	r3, r1
 800f12c:	3237      	adds	r2, #55	@ 0x37
 800f12e:	b2d2      	uxtb	r2, r2
 800f130:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	011b      	lsls	r3, r3, #4
 800f136:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f138:	7dfb      	ldrb	r3, [r7, #23]
 800f13a:	005b      	lsls	r3, r3, #1
 800f13c:	3301      	adds	r3, #1
 800f13e:	68ba      	ldr	r2, [r7, #8]
 800f140:	4413      	add	r3, r2
 800f142:	2200      	movs	r2, #0
 800f144:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f146:	7dfb      	ldrb	r3, [r7, #23]
 800f148:	3301      	adds	r3, #1
 800f14a:	75fb      	strb	r3, [r7, #23]
 800f14c:	7dfa      	ldrb	r2, [r7, #23]
 800f14e:	79fb      	ldrb	r3, [r7, #7]
 800f150:	429a      	cmp	r2, r3
 800f152:	d3d3      	bcc.n	800f0fc <IntToUnicode+0x18>
  }
}
 800f154:	bf00      	nop
 800f156:	bf00      	nop
 800f158:	371c      	adds	r7, #28
 800f15a:	46bd      	mov	sp, r7
 800f15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f160:	4770      	bx	lr
	...

0800f164 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b0ba      	sub	sp, #232	@ 0xe8
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f16c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f170:	2200      	movs	r2, #0
 800f172:	601a      	str	r2, [r3, #0]
 800f174:	605a      	str	r2, [r3, #4]
 800f176:	609a      	str	r2, [r3, #8]
 800f178:	60da      	str	r2, [r3, #12]
 800f17a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f17c:	f107 0310 	add.w	r3, r7, #16
 800f180:	22c0      	movs	r2, #192	@ 0xc0
 800f182:	2100      	movs	r1, #0
 800f184:	4618      	mov	r0, r3
 800f186:	f001 f890 	bl	80102aa <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	4a34      	ldr	r2, [pc, #208]	@ (800f260 <HAL_PCD_MspInit+0xfc>)
 800f190:	4293      	cmp	r3, r2
 800f192:	d161      	bne.n	800f258 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f194:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800f198:	f04f 0300 	mov.w	r3, #0
 800f19c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800f1a0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800f1a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f1a8:	f107 0310 	add.w	r3, r7, #16
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f7f8 f833 	bl	8007218 <HAL_RCCEx_PeriphCLKConfig>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d001      	beq.n	800f1bc <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800f1b8:	f7f1 ff74 	bl	80010a4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800f1bc:	f7f7 f836 	bl	800622c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f1c0:	4b28      	ldr	r3, [pc, #160]	@ (800f264 <HAL_PCD_MspInit+0x100>)
 800f1c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f1c6:	4a27      	ldr	r2, [pc, #156]	@ (800f264 <HAL_PCD_MspInit+0x100>)
 800f1c8:	f043 0301 	orr.w	r3, r3, #1
 800f1cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f1d0:	4b24      	ldr	r3, [pc, #144]	@ (800f264 <HAL_PCD_MspInit+0x100>)
 800f1d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f1d6:	f003 0301 	and.w	r3, r3, #1
 800f1da:	60fb      	str	r3, [r7, #12]
 800f1dc:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800f1de:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800f1e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f1e6:	2302      	movs	r3, #2
 800f1e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800f1f8:	230a      	movs	r3, #10
 800f1fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f1fe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f202:	4619      	mov	r1, r3
 800f204:	4818      	ldr	r0, [pc, #96]	@ (800f268 <HAL_PCD_MspInit+0x104>)
 800f206:	f7f5 fb07 	bl	8004818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800f20a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f20e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f212:	2300      	movs	r3, #0
 800f214:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f218:	2300      	movs	r3, #0
 800f21a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f21e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f222:	4619      	mov	r1, r3
 800f224:	4810      	ldr	r0, [pc, #64]	@ (800f268 <HAL_PCD_MspInit+0x104>)
 800f226:	f7f5 faf7 	bl	8004818 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f22a:	4b0e      	ldr	r3, [pc, #56]	@ (800f264 <HAL_PCD_MspInit+0x100>)
 800f22c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f230:	4a0c      	ldr	r2, [pc, #48]	@ (800f264 <HAL_PCD_MspInit+0x100>)
 800f232:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f236:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800f23a:	4b0a      	ldr	r3, [pc, #40]	@ (800f264 <HAL_PCD_MspInit+0x100>)
 800f23c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f240:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f244:	60bb      	str	r3, [r7, #8]
 800f246:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f248:	2200      	movs	r2, #0
 800f24a:	2100      	movs	r1, #0
 800f24c:	2065      	movs	r0, #101	@ 0x65
 800f24e:	f7f3 f952 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f252:	2065      	movs	r0, #101	@ 0x65
 800f254:	f7f3 f969 	bl	800252a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f258:	bf00      	nop
 800f25a:	37e8      	adds	r7, #232	@ 0xe8
 800f25c:	46bd      	mov	sp, r7
 800f25e:	bd80      	pop	{r7, pc}
 800f260:	40080000 	.word	0x40080000
 800f264:	58024400 	.word	0x58024400
 800f268:	58020000 	.word	0x58020000

0800f26c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f26c:	b580      	push	{r7, lr}
 800f26e:	b082      	sub	sp, #8
 800f270:	af00      	add	r7, sp, #0
 800f272:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800f280:	4619      	mov	r1, r3
 800f282:	4610      	mov	r0, r2
 800f284:	f7fe faed 	bl	800d862 <USBD_LL_SetupStage>
}
 800f288:	bf00      	nop
 800f28a:	3708      	adds	r7, #8
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}

0800f290 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b082      	sub	sp, #8
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
 800f298:	460b      	mov	r3, r1
 800f29a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f2a2:	78fa      	ldrb	r2, [r7, #3]
 800f2a4:	6879      	ldr	r1, [r7, #4]
 800f2a6:	4613      	mov	r3, r2
 800f2a8:	00db      	lsls	r3, r3, #3
 800f2aa:	4413      	add	r3, r2
 800f2ac:	009b      	lsls	r3, r3, #2
 800f2ae:	440b      	add	r3, r1
 800f2b0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f2b4:	681a      	ldr	r2, [r3, #0]
 800f2b6:	78fb      	ldrb	r3, [r7, #3]
 800f2b8:	4619      	mov	r1, r3
 800f2ba:	f7fe fb27 	bl	800d90c <USBD_LL_DataOutStage>
}
 800f2be:	bf00      	nop
 800f2c0:	3708      	adds	r7, #8
 800f2c2:	46bd      	mov	sp, r7
 800f2c4:	bd80      	pop	{r7, pc}

0800f2c6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2c6:	b580      	push	{r7, lr}
 800f2c8:	b082      	sub	sp, #8
 800f2ca:	af00      	add	r7, sp, #0
 800f2cc:	6078      	str	r0, [r7, #4]
 800f2ce:	460b      	mov	r3, r1
 800f2d0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f2d8:	78fa      	ldrb	r2, [r7, #3]
 800f2da:	6879      	ldr	r1, [r7, #4]
 800f2dc:	4613      	mov	r3, r2
 800f2de:	00db      	lsls	r3, r3, #3
 800f2e0:	4413      	add	r3, r2
 800f2e2:	009b      	lsls	r3, r3, #2
 800f2e4:	440b      	add	r3, r1
 800f2e6:	3320      	adds	r3, #32
 800f2e8:	681a      	ldr	r2, [r3, #0]
 800f2ea:	78fb      	ldrb	r3, [r7, #3]
 800f2ec:	4619      	mov	r1, r3
 800f2ee:	f7fe fbc0 	bl	800da72 <USBD_LL_DataInStage>
}
 800f2f2:	bf00      	nop
 800f2f4:	3708      	adds	r7, #8
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	bd80      	pop	{r7, pc}

0800f2fa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f2fa:	b580      	push	{r7, lr}
 800f2fc:	b082      	sub	sp, #8
 800f2fe:	af00      	add	r7, sp, #0
 800f300:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f308:	4618      	mov	r0, r3
 800f30a:	f7fe fcfa 	bl	800dd02 <USBD_LL_SOF>
}
 800f30e:	bf00      	nop
 800f310:	3708      	adds	r7, #8
 800f312:	46bd      	mov	sp, r7
 800f314:	bd80      	pop	{r7, pc}

0800f316 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f316:	b580      	push	{r7, lr}
 800f318:	b084      	sub	sp, #16
 800f31a:	af00      	add	r7, sp, #0
 800f31c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f31e:	2301      	movs	r3, #1
 800f320:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	79db      	ldrb	r3, [r3, #7]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d102      	bne.n	800f330 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f32a:	2300      	movs	r3, #0
 800f32c:	73fb      	strb	r3, [r7, #15]
 800f32e:	e008      	b.n	800f342 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	79db      	ldrb	r3, [r3, #7]
 800f334:	2b02      	cmp	r3, #2
 800f336:	d102      	bne.n	800f33e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f338:	2301      	movs	r3, #1
 800f33a:	73fb      	strb	r3, [r7, #15]
 800f33c:	e001      	b.n	800f342 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f33e:	f7f1 feb1 	bl	80010a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f348:	7bfa      	ldrb	r2, [r7, #15]
 800f34a:	4611      	mov	r1, r2
 800f34c:	4618      	mov	r0, r3
 800f34e:	f7fe fc94 	bl	800dc7a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f358:	4618      	mov	r0, r3
 800f35a:	f7fe fc3c 	bl	800dbd6 <USBD_LL_Reset>
}
 800f35e:	bf00      	nop
 800f360:	3710      	adds	r7, #16
 800f362:	46bd      	mov	sp, r7
 800f364:	bd80      	pop	{r7, pc}
	...

0800f368 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b082      	sub	sp, #8
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f376:	4618      	mov	r0, r3
 800f378:	f7fe fc8f 	bl	800dc9a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	687a      	ldr	r2, [r7, #4]
 800f388:	6812      	ldr	r2, [r2, #0]
 800f38a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f38e:	f043 0301 	orr.w	r3, r3, #1
 800f392:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	7adb      	ldrb	r3, [r3, #11]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d005      	beq.n	800f3a8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f39c:	4b04      	ldr	r3, [pc, #16]	@ (800f3b0 <HAL_PCD_SuspendCallback+0x48>)
 800f39e:	691b      	ldr	r3, [r3, #16]
 800f3a0:	4a03      	ldr	r2, [pc, #12]	@ (800f3b0 <HAL_PCD_SuspendCallback+0x48>)
 800f3a2:	f043 0306 	orr.w	r3, r3, #6
 800f3a6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f3a8:	bf00      	nop
 800f3aa:	3708      	adds	r7, #8
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	bd80      	pop	{r7, pc}
 800f3b0:	e000ed00 	.word	0xe000ed00

0800f3b4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b082      	sub	sp, #8
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f7fe fc85 	bl	800dcd2 <USBD_LL_Resume>
}
 800f3c8:	bf00      	nop
 800f3ca:	3708      	adds	r7, #8
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}

0800f3d0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b082      	sub	sp, #8
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
 800f3d8:	460b      	mov	r3, r1
 800f3da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f3e2:	78fa      	ldrb	r2, [r7, #3]
 800f3e4:	4611      	mov	r1, r2
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	f7fe fcdd 	bl	800dda6 <USBD_LL_IsoOUTIncomplete>
}
 800f3ec:	bf00      	nop
 800f3ee:	3708      	adds	r7, #8
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	bd80      	pop	{r7, pc}

0800f3f4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b082      	sub	sp, #8
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
 800f3fc:	460b      	mov	r3, r1
 800f3fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f406:	78fa      	ldrb	r2, [r7, #3]
 800f408:	4611      	mov	r1, r2
 800f40a:	4618      	mov	r0, r3
 800f40c:	f7fe fc99 	bl	800dd42 <USBD_LL_IsoINIncomplete>
}
 800f410:	bf00      	nop
 800f412:	3708      	adds	r7, #8
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}

0800f418 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f418:	b580      	push	{r7, lr}
 800f41a:	b082      	sub	sp, #8
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f426:	4618      	mov	r0, r3
 800f428:	f7fe fcef 	bl	800de0a <USBD_LL_DevConnected>
}
 800f42c:	bf00      	nop
 800f42e:	3708      	adds	r7, #8
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}

0800f434 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b082      	sub	sp, #8
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f442:	4618      	mov	r0, r3
 800f444:	f7fe fcec 	bl	800de20 <USBD_LL_DevDisconnected>
}
 800f448:	bf00      	nop
 800f44a:	3708      	adds	r7, #8
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}

0800f450 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b082      	sub	sp, #8
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	781b      	ldrb	r3, [r3, #0]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d13e      	bne.n	800f4de <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f460:	4a21      	ldr	r2, [pc, #132]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	4a1f      	ldr	r2, [pc, #124]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f46c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f470:	4b1d      	ldr	r3, [pc, #116]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f472:	4a1e      	ldr	r2, [pc, #120]	@ (800f4ec <USBD_LL_Init+0x9c>)
 800f474:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800f476:	4b1c      	ldr	r3, [pc, #112]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f478:	2209      	movs	r2, #9
 800f47a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f47c:	4b1a      	ldr	r3, [pc, #104]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f47e:	2202      	movs	r2, #2
 800f480:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f482:	4b19      	ldr	r3, [pc, #100]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f484:	2200      	movs	r2, #0
 800f486:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f488:	4b17      	ldr	r3, [pc, #92]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f48a:	2202      	movs	r2, #2
 800f48c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800f48e:	4b16      	ldr	r3, [pc, #88]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f490:	2201      	movs	r2, #1
 800f492:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f494:	4b14      	ldr	r3, [pc, #80]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f496:	2200      	movs	r2, #0
 800f498:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f49a:	4b13      	ldr	r3, [pc, #76]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f49c:	2200      	movs	r2, #0
 800f49e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800f4a0:	4b11      	ldr	r3, [pc, #68]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f4a2:	2201      	movs	r2, #1
 800f4a4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800f4a6:	4b10      	ldr	r3, [pc, #64]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f4a8:	2201      	movs	r2, #1
 800f4aa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f4ac:	4b0e      	ldr	r3, [pc, #56]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f4b2:	480d      	ldr	r0, [pc, #52]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f4b4:	f7f5 fbc2 	bl	8004c3c <HAL_PCD_Init>
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d001      	beq.n	800f4c2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800f4be:	f7f1 fdf1 	bl	80010a4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f4c2:	2180      	movs	r1, #128	@ 0x80
 800f4c4:	4808      	ldr	r0, [pc, #32]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f4c6:	f7f6 fe16 	bl	80060f6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f4ca:	2240      	movs	r2, #64	@ 0x40
 800f4cc:	2100      	movs	r1, #0
 800f4ce:	4806      	ldr	r0, [pc, #24]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f4d0:	f7f6 fdca 	bl	8006068 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f4d4:	2280      	movs	r2, #128	@ 0x80
 800f4d6:	2101      	movs	r1, #1
 800f4d8:	4803      	ldr	r0, [pc, #12]	@ (800f4e8 <USBD_LL_Init+0x98>)
 800f4da:	f7f6 fdc5 	bl	8006068 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800f4de:	2300      	movs	r3, #0
}
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	3708      	adds	r7, #8
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	bd80      	pop	{r7, pc}
 800f4e8:	24001d94 	.word	0x24001d94
 800f4ec:	40080000 	.word	0x40080000

0800f4f0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b084      	sub	sp, #16
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f506:	4618      	mov	r0, r3
 800f508:	f7f5 fca4 	bl	8004e54 <HAL_PCD_Start>
 800f50c:	4603      	mov	r3, r0
 800f50e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f510:	7bfb      	ldrb	r3, [r7, #15]
 800f512:	4618      	mov	r0, r3
 800f514:	f000 f942 	bl	800f79c <USBD_Get_USB_Status>
 800f518:	4603      	mov	r3, r0
 800f51a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f51c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f51e:	4618      	mov	r0, r3
 800f520:	3710      	adds	r7, #16
 800f522:	46bd      	mov	sp, r7
 800f524:	bd80      	pop	{r7, pc}

0800f526 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f526:	b580      	push	{r7, lr}
 800f528:	b084      	sub	sp, #16
 800f52a:	af00      	add	r7, sp, #0
 800f52c:	6078      	str	r0, [r7, #4]
 800f52e:	4608      	mov	r0, r1
 800f530:	4611      	mov	r1, r2
 800f532:	461a      	mov	r2, r3
 800f534:	4603      	mov	r3, r0
 800f536:	70fb      	strb	r3, [r7, #3]
 800f538:	460b      	mov	r3, r1
 800f53a:	70bb      	strb	r3, [r7, #2]
 800f53c:	4613      	mov	r3, r2
 800f53e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f540:	2300      	movs	r3, #0
 800f542:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f544:	2300      	movs	r3, #0
 800f546:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f54e:	78bb      	ldrb	r3, [r7, #2]
 800f550:	883a      	ldrh	r2, [r7, #0]
 800f552:	78f9      	ldrb	r1, [r7, #3]
 800f554:	f7f6 f9a5 	bl	80058a2 <HAL_PCD_EP_Open>
 800f558:	4603      	mov	r3, r0
 800f55a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f55c:	7bfb      	ldrb	r3, [r7, #15]
 800f55e:	4618      	mov	r0, r3
 800f560:	f000 f91c 	bl	800f79c <USBD_Get_USB_Status>
 800f564:	4603      	mov	r3, r0
 800f566:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f568:	7bbb      	ldrb	r3, [r7, #14]
}
 800f56a:	4618      	mov	r0, r3
 800f56c:	3710      	adds	r7, #16
 800f56e:	46bd      	mov	sp, r7
 800f570:	bd80      	pop	{r7, pc}

0800f572 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f572:	b580      	push	{r7, lr}
 800f574:	b084      	sub	sp, #16
 800f576:	af00      	add	r7, sp, #0
 800f578:	6078      	str	r0, [r7, #4]
 800f57a:	460b      	mov	r3, r1
 800f57c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f57e:	2300      	movs	r3, #0
 800f580:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f582:	2300      	movs	r3, #0
 800f584:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f58c:	78fa      	ldrb	r2, [r7, #3]
 800f58e:	4611      	mov	r1, r2
 800f590:	4618      	mov	r0, r3
 800f592:	f7f6 f9ee 	bl	8005972 <HAL_PCD_EP_Close>
 800f596:	4603      	mov	r3, r0
 800f598:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f59a:	7bfb      	ldrb	r3, [r7, #15]
 800f59c:	4618      	mov	r0, r3
 800f59e:	f000 f8fd 	bl	800f79c <USBD_Get_USB_Status>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	3710      	adds	r7, #16
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bd80      	pop	{r7, pc}

0800f5b0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f5b0:	b580      	push	{r7, lr}
 800f5b2:	b084      	sub	sp, #16
 800f5b4:	af00      	add	r7, sp, #0
 800f5b6:	6078      	str	r0, [r7, #4]
 800f5b8:	460b      	mov	r3, r1
 800f5ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5bc:	2300      	movs	r3, #0
 800f5be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f5ca:	78fa      	ldrb	r2, [r7, #3]
 800f5cc:	4611      	mov	r1, r2
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f7f6 faa6 	bl	8005b20 <HAL_PCD_EP_SetStall>
 800f5d4:	4603      	mov	r3, r0
 800f5d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f5d8:	7bfb      	ldrb	r3, [r7, #15]
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f000 f8de 	bl	800f79c <USBD_Get_USB_Status>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	3710      	adds	r7, #16
 800f5ea:	46bd      	mov	sp, r7
 800f5ec:	bd80      	pop	{r7, pc}

0800f5ee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f5ee:	b580      	push	{r7, lr}
 800f5f0:	b084      	sub	sp, #16
 800f5f2:	af00      	add	r7, sp, #0
 800f5f4:	6078      	str	r0, [r7, #4]
 800f5f6:	460b      	mov	r3, r1
 800f5f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f5fe:	2300      	movs	r3, #0
 800f600:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f608:	78fa      	ldrb	r2, [r7, #3]
 800f60a:	4611      	mov	r1, r2
 800f60c:	4618      	mov	r0, r3
 800f60e:	f7f6 faea 	bl	8005be6 <HAL_PCD_EP_ClrStall>
 800f612:	4603      	mov	r3, r0
 800f614:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f616:	7bfb      	ldrb	r3, [r7, #15]
 800f618:	4618      	mov	r0, r3
 800f61a:	f000 f8bf 	bl	800f79c <USBD_Get_USB_Status>
 800f61e:	4603      	mov	r3, r0
 800f620:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f622:	7bbb      	ldrb	r3, [r7, #14]
}
 800f624:	4618      	mov	r0, r3
 800f626:	3710      	adds	r7, #16
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f62c:	b480      	push	{r7}
 800f62e:	b085      	sub	sp, #20
 800f630:	af00      	add	r7, sp, #0
 800f632:	6078      	str	r0, [r7, #4]
 800f634:	460b      	mov	r3, r1
 800f636:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f63e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f640:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f644:	2b00      	cmp	r3, #0
 800f646:	da0b      	bge.n	800f660 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f648:	78fb      	ldrb	r3, [r7, #3]
 800f64a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f64e:	68f9      	ldr	r1, [r7, #12]
 800f650:	4613      	mov	r3, r2
 800f652:	00db      	lsls	r3, r3, #3
 800f654:	4413      	add	r3, r2
 800f656:	009b      	lsls	r3, r3, #2
 800f658:	440b      	add	r3, r1
 800f65a:	3316      	adds	r3, #22
 800f65c:	781b      	ldrb	r3, [r3, #0]
 800f65e:	e00b      	b.n	800f678 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f660:	78fb      	ldrb	r3, [r7, #3]
 800f662:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f666:	68f9      	ldr	r1, [r7, #12]
 800f668:	4613      	mov	r3, r2
 800f66a:	00db      	lsls	r3, r3, #3
 800f66c:	4413      	add	r3, r2
 800f66e:	009b      	lsls	r3, r3, #2
 800f670:	440b      	add	r3, r1
 800f672:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f676:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f678:	4618      	mov	r0, r3
 800f67a:	3714      	adds	r7, #20
 800f67c:	46bd      	mov	sp, r7
 800f67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f682:	4770      	bx	lr

0800f684 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f684:	b580      	push	{r7, lr}
 800f686:	b084      	sub	sp, #16
 800f688:	af00      	add	r7, sp, #0
 800f68a:	6078      	str	r0, [r7, #4]
 800f68c:	460b      	mov	r3, r1
 800f68e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f690:	2300      	movs	r3, #0
 800f692:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f694:	2300      	movs	r3, #0
 800f696:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f69e:	78fa      	ldrb	r2, [r7, #3]
 800f6a0:	4611      	mov	r1, r2
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	f7f6 f8d9 	bl	800585a <HAL_PCD_SetAddress>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6ac:	7bfb      	ldrb	r3, [r7, #15]
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f000 f874 	bl	800f79c <USBD_Get_USB_Status>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f6b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	3710      	adds	r7, #16
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}

0800f6c2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f6c2:	b580      	push	{r7, lr}
 800f6c4:	b086      	sub	sp, #24
 800f6c6:	af00      	add	r7, sp, #0
 800f6c8:	60f8      	str	r0, [r7, #12]
 800f6ca:	607a      	str	r2, [r7, #4]
 800f6cc:	603b      	str	r3, [r7, #0]
 800f6ce:	460b      	mov	r3, r1
 800f6d0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f6e0:	7af9      	ldrb	r1, [r7, #11]
 800f6e2:	683b      	ldr	r3, [r7, #0]
 800f6e4:	687a      	ldr	r2, [r7, #4]
 800f6e6:	f7f6 f9e1 	bl	8005aac <HAL_PCD_EP_Transmit>
 800f6ea:	4603      	mov	r3, r0
 800f6ec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f6ee:	7dfb      	ldrb	r3, [r7, #23]
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f000 f853 	bl	800f79c <USBD_Get_USB_Status>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f6fa:	7dbb      	ldrb	r3, [r7, #22]
}
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	3718      	adds	r7, #24
 800f700:	46bd      	mov	sp, r7
 800f702:	bd80      	pop	{r7, pc}

0800f704 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b086      	sub	sp, #24
 800f708:	af00      	add	r7, sp, #0
 800f70a:	60f8      	str	r0, [r7, #12]
 800f70c:	607a      	str	r2, [r7, #4]
 800f70e:	603b      	str	r3, [r7, #0]
 800f710:	460b      	mov	r3, r1
 800f712:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f714:	2300      	movs	r3, #0
 800f716:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f718:	2300      	movs	r3, #0
 800f71a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f722:	7af9      	ldrb	r1, [r7, #11]
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	687a      	ldr	r2, [r7, #4]
 800f728:	f7f6 f96d 	bl	8005a06 <HAL_PCD_EP_Receive>
 800f72c:	4603      	mov	r3, r0
 800f72e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f730:	7dfb      	ldrb	r3, [r7, #23]
 800f732:	4618      	mov	r0, r3
 800f734:	f000 f832 	bl	800f79c <USBD_Get_USB_Status>
 800f738:	4603      	mov	r3, r0
 800f73a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f73c:	7dbb      	ldrb	r3, [r7, #22]
}
 800f73e:	4618      	mov	r0, r3
 800f740:	3718      	adds	r7, #24
 800f742:	46bd      	mov	sp, r7
 800f744:	bd80      	pop	{r7, pc}

0800f746 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f746:	b580      	push	{r7, lr}
 800f748:	b082      	sub	sp, #8
 800f74a:	af00      	add	r7, sp, #0
 800f74c:	6078      	str	r0, [r7, #4]
 800f74e:	460b      	mov	r3, r1
 800f750:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f758:	78fa      	ldrb	r2, [r7, #3]
 800f75a:	4611      	mov	r1, r2
 800f75c:	4618      	mov	r0, r3
 800f75e:	f7f6 f98d 	bl	8005a7c <HAL_PCD_EP_GetRxCount>
 800f762:	4603      	mov	r3, r0
}
 800f764:	4618      	mov	r0, r3
 800f766:	3708      	adds	r7, #8
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}

0800f76c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f76c:	b480      	push	{r7}
 800f76e:	b083      	sub	sp, #12
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f774:	4b03      	ldr	r3, [pc, #12]	@ (800f784 <USBD_static_malloc+0x18>)
}
 800f776:	4618      	mov	r0, r3
 800f778:	370c      	adds	r7, #12
 800f77a:	46bd      	mov	sp, r7
 800f77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f780:	4770      	bx	lr
 800f782:	bf00      	nop
 800f784:	24002278 	.word	0x24002278

0800f788 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f788:	b480      	push	{r7}
 800f78a:	b083      	sub	sp, #12
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800f790:	bf00      	nop
 800f792:	370c      	adds	r7, #12
 800f794:	46bd      	mov	sp, r7
 800f796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f79a:	4770      	bx	lr

0800f79c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f79c:	b480      	push	{r7}
 800f79e:	b085      	sub	sp, #20
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f7aa:	79fb      	ldrb	r3, [r7, #7]
 800f7ac:	2b03      	cmp	r3, #3
 800f7ae:	d817      	bhi.n	800f7e0 <USBD_Get_USB_Status+0x44>
 800f7b0:	a201      	add	r2, pc, #4	@ (adr r2, 800f7b8 <USBD_Get_USB_Status+0x1c>)
 800f7b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7b6:	bf00      	nop
 800f7b8:	0800f7c9 	.word	0x0800f7c9
 800f7bc:	0800f7cf 	.word	0x0800f7cf
 800f7c0:	0800f7d5 	.word	0x0800f7d5
 800f7c4:	0800f7db 	.word	0x0800f7db
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f7c8:	2300      	movs	r3, #0
 800f7ca:	73fb      	strb	r3, [r7, #15]
    break;
 800f7cc:	e00b      	b.n	800f7e6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f7ce:	2303      	movs	r3, #3
 800f7d0:	73fb      	strb	r3, [r7, #15]
    break;
 800f7d2:	e008      	b.n	800f7e6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f7d4:	2301      	movs	r3, #1
 800f7d6:	73fb      	strb	r3, [r7, #15]
    break;
 800f7d8:	e005      	b.n	800f7e6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f7da:	2303      	movs	r3, #3
 800f7dc:	73fb      	strb	r3, [r7, #15]
    break;
 800f7de:	e002      	b.n	800f7e6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f7e0:	2303      	movs	r3, #3
 800f7e2:	73fb      	strb	r3, [r7, #15]
    break;
 800f7e4:	bf00      	nop
  }
  return usb_status;
 800f7e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	3714      	adds	r7, #20
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f2:	4770      	bx	lr

0800f7f4 <__cvt>:
 800f7f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f7f6:	ed2d 8b02 	vpush	{d8}
 800f7fa:	eeb0 8b40 	vmov.f64	d8, d0
 800f7fe:	b085      	sub	sp, #20
 800f800:	4617      	mov	r7, r2
 800f802:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800f804:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f806:	ee18 2a90 	vmov	r2, s17
 800f80a:	f025 0520 	bic.w	r5, r5, #32
 800f80e:	2a00      	cmp	r2, #0
 800f810:	bfb6      	itet	lt
 800f812:	222d      	movlt	r2, #45	@ 0x2d
 800f814:	2200      	movge	r2, #0
 800f816:	eeb1 8b40 	vneglt.f64	d8, d0
 800f81a:	2d46      	cmp	r5, #70	@ 0x46
 800f81c:	460c      	mov	r4, r1
 800f81e:	701a      	strb	r2, [r3, #0]
 800f820:	d004      	beq.n	800f82c <__cvt+0x38>
 800f822:	2d45      	cmp	r5, #69	@ 0x45
 800f824:	d100      	bne.n	800f828 <__cvt+0x34>
 800f826:	3401      	adds	r4, #1
 800f828:	2102      	movs	r1, #2
 800f82a:	e000      	b.n	800f82e <__cvt+0x3a>
 800f82c:	2103      	movs	r1, #3
 800f82e:	ab03      	add	r3, sp, #12
 800f830:	9301      	str	r3, [sp, #4]
 800f832:	ab02      	add	r3, sp, #8
 800f834:	9300      	str	r3, [sp, #0]
 800f836:	4622      	mov	r2, r4
 800f838:	4633      	mov	r3, r6
 800f83a:	eeb0 0b48 	vmov.f64	d0, d8
 800f83e:	f000 fe3f 	bl	80104c0 <_dtoa_r>
 800f842:	2d47      	cmp	r5, #71	@ 0x47
 800f844:	d114      	bne.n	800f870 <__cvt+0x7c>
 800f846:	07fb      	lsls	r3, r7, #31
 800f848:	d50a      	bpl.n	800f860 <__cvt+0x6c>
 800f84a:	1902      	adds	r2, r0, r4
 800f84c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f854:	bf08      	it	eq
 800f856:	9203      	streq	r2, [sp, #12]
 800f858:	2130      	movs	r1, #48	@ 0x30
 800f85a:	9b03      	ldr	r3, [sp, #12]
 800f85c:	4293      	cmp	r3, r2
 800f85e:	d319      	bcc.n	800f894 <__cvt+0xa0>
 800f860:	9b03      	ldr	r3, [sp, #12]
 800f862:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f864:	1a1b      	subs	r3, r3, r0
 800f866:	6013      	str	r3, [r2, #0]
 800f868:	b005      	add	sp, #20
 800f86a:	ecbd 8b02 	vpop	{d8}
 800f86e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f870:	2d46      	cmp	r5, #70	@ 0x46
 800f872:	eb00 0204 	add.w	r2, r0, r4
 800f876:	d1e9      	bne.n	800f84c <__cvt+0x58>
 800f878:	7803      	ldrb	r3, [r0, #0]
 800f87a:	2b30      	cmp	r3, #48	@ 0x30
 800f87c:	d107      	bne.n	800f88e <__cvt+0x9a>
 800f87e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f886:	bf1c      	itt	ne
 800f888:	f1c4 0401 	rsbne	r4, r4, #1
 800f88c:	6034      	strne	r4, [r6, #0]
 800f88e:	6833      	ldr	r3, [r6, #0]
 800f890:	441a      	add	r2, r3
 800f892:	e7db      	b.n	800f84c <__cvt+0x58>
 800f894:	1c5c      	adds	r4, r3, #1
 800f896:	9403      	str	r4, [sp, #12]
 800f898:	7019      	strb	r1, [r3, #0]
 800f89a:	e7de      	b.n	800f85a <__cvt+0x66>

0800f89c <__exponent>:
 800f89c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f89e:	2900      	cmp	r1, #0
 800f8a0:	bfba      	itte	lt
 800f8a2:	4249      	neglt	r1, r1
 800f8a4:	232d      	movlt	r3, #45	@ 0x2d
 800f8a6:	232b      	movge	r3, #43	@ 0x2b
 800f8a8:	2909      	cmp	r1, #9
 800f8aa:	7002      	strb	r2, [r0, #0]
 800f8ac:	7043      	strb	r3, [r0, #1]
 800f8ae:	dd29      	ble.n	800f904 <__exponent+0x68>
 800f8b0:	f10d 0307 	add.w	r3, sp, #7
 800f8b4:	461d      	mov	r5, r3
 800f8b6:	270a      	movs	r7, #10
 800f8b8:	461a      	mov	r2, r3
 800f8ba:	fbb1 f6f7 	udiv	r6, r1, r7
 800f8be:	fb07 1416 	mls	r4, r7, r6, r1
 800f8c2:	3430      	adds	r4, #48	@ 0x30
 800f8c4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f8c8:	460c      	mov	r4, r1
 800f8ca:	2c63      	cmp	r4, #99	@ 0x63
 800f8cc:	f103 33ff 	add.w	r3, r3, #4294967295
 800f8d0:	4631      	mov	r1, r6
 800f8d2:	dcf1      	bgt.n	800f8b8 <__exponent+0x1c>
 800f8d4:	3130      	adds	r1, #48	@ 0x30
 800f8d6:	1e94      	subs	r4, r2, #2
 800f8d8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f8dc:	1c41      	adds	r1, r0, #1
 800f8de:	4623      	mov	r3, r4
 800f8e0:	42ab      	cmp	r3, r5
 800f8e2:	d30a      	bcc.n	800f8fa <__exponent+0x5e>
 800f8e4:	f10d 0309 	add.w	r3, sp, #9
 800f8e8:	1a9b      	subs	r3, r3, r2
 800f8ea:	42ac      	cmp	r4, r5
 800f8ec:	bf88      	it	hi
 800f8ee:	2300      	movhi	r3, #0
 800f8f0:	3302      	adds	r3, #2
 800f8f2:	4403      	add	r3, r0
 800f8f4:	1a18      	subs	r0, r3, r0
 800f8f6:	b003      	add	sp, #12
 800f8f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8fa:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f8fe:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f902:	e7ed      	b.n	800f8e0 <__exponent+0x44>
 800f904:	2330      	movs	r3, #48	@ 0x30
 800f906:	3130      	adds	r1, #48	@ 0x30
 800f908:	7083      	strb	r3, [r0, #2]
 800f90a:	70c1      	strb	r1, [r0, #3]
 800f90c:	1d03      	adds	r3, r0, #4
 800f90e:	e7f1      	b.n	800f8f4 <__exponent+0x58>

0800f910 <_printf_float>:
 800f910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f914:	b08d      	sub	sp, #52	@ 0x34
 800f916:	460c      	mov	r4, r1
 800f918:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f91c:	4616      	mov	r6, r2
 800f91e:	461f      	mov	r7, r3
 800f920:	4605      	mov	r5, r0
 800f922:	f000 fccb 	bl	80102bc <_localeconv_r>
 800f926:	f8d0 b000 	ldr.w	fp, [r0]
 800f92a:	4658      	mov	r0, fp
 800f92c:	f7f0 fd28 	bl	8000380 <strlen>
 800f930:	2300      	movs	r3, #0
 800f932:	930a      	str	r3, [sp, #40]	@ 0x28
 800f934:	f8d8 3000 	ldr.w	r3, [r8]
 800f938:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f93c:	6822      	ldr	r2, [r4, #0]
 800f93e:	9005      	str	r0, [sp, #20]
 800f940:	3307      	adds	r3, #7
 800f942:	f023 0307 	bic.w	r3, r3, #7
 800f946:	f103 0108 	add.w	r1, r3, #8
 800f94a:	f8c8 1000 	str.w	r1, [r8]
 800f94e:	ed93 0b00 	vldr	d0, [r3]
 800f952:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800fbb0 <_printf_float+0x2a0>
 800f956:	eeb0 7bc0 	vabs.f64	d7, d0
 800f95a:	eeb4 7b46 	vcmp.f64	d7, d6
 800f95e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f962:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800f966:	dd24      	ble.n	800f9b2 <_printf_float+0xa2>
 800f968:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f96c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f970:	d502      	bpl.n	800f978 <_printf_float+0x68>
 800f972:	232d      	movs	r3, #45	@ 0x2d
 800f974:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f978:	498f      	ldr	r1, [pc, #572]	@ (800fbb8 <_printf_float+0x2a8>)
 800f97a:	4b90      	ldr	r3, [pc, #576]	@ (800fbbc <_printf_float+0x2ac>)
 800f97c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800f980:	bf94      	ite	ls
 800f982:	4688      	movls	r8, r1
 800f984:	4698      	movhi	r8, r3
 800f986:	f022 0204 	bic.w	r2, r2, #4
 800f98a:	2303      	movs	r3, #3
 800f98c:	6123      	str	r3, [r4, #16]
 800f98e:	6022      	str	r2, [r4, #0]
 800f990:	f04f 0a00 	mov.w	sl, #0
 800f994:	9700      	str	r7, [sp, #0]
 800f996:	4633      	mov	r3, r6
 800f998:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f99a:	4621      	mov	r1, r4
 800f99c:	4628      	mov	r0, r5
 800f99e:	f000 f9d1 	bl	800fd44 <_printf_common>
 800f9a2:	3001      	adds	r0, #1
 800f9a4:	f040 8089 	bne.w	800faba <_printf_float+0x1aa>
 800f9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800f9ac:	b00d      	add	sp, #52	@ 0x34
 800f9ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9b2:	eeb4 0b40 	vcmp.f64	d0, d0
 800f9b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9ba:	d709      	bvc.n	800f9d0 <_printf_float+0xc0>
 800f9bc:	ee10 3a90 	vmov	r3, s1
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	bfbc      	itt	lt
 800f9c4:	232d      	movlt	r3, #45	@ 0x2d
 800f9c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f9ca:	497d      	ldr	r1, [pc, #500]	@ (800fbc0 <_printf_float+0x2b0>)
 800f9cc:	4b7d      	ldr	r3, [pc, #500]	@ (800fbc4 <_printf_float+0x2b4>)
 800f9ce:	e7d5      	b.n	800f97c <_printf_float+0x6c>
 800f9d0:	6863      	ldr	r3, [r4, #4]
 800f9d2:	1c59      	adds	r1, r3, #1
 800f9d4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800f9d8:	d139      	bne.n	800fa4e <_printf_float+0x13e>
 800f9da:	2306      	movs	r3, #6
 800f9dc:	6063      	str	r3, [r4, #4]
 800f9de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	6022      	str	r2, [r4, #0]
 800f9e6:	9303      	str	r3, [sp, #12]
 800f9e8:	ab0a      	add	r3, sp, #40	@ 0x28
 800f9ea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800f9ee:	ab09      	add	r3, sp, #36	@ 0x24
 800f9f0:	9300      	str	r3, [sp, #0]
 800f9f2:	6861      	ldr	r1, [r4, #4]
 800f9f4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f9f8:	4628      	mov	r0, r5
 800f9fa:	f7ff fefb 	bl	800f7f4 <__cvt>
 800f9fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fa02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fa04:	4680      	mov	r8, r0
 800fa06:	d129      	bne.n	800fa5c <_printf_float+0x14c>
 800fa08:	1cc8      	adds	r0, r1, #3
 800fa0a:	db02      	blt.n	800fa12 <_printf_float+0x102>
 800fa0c:	6863      	ldr	r3, [r4, #4]
 800fa0e:	4299      	cmp	r1, r3
 800fa10:	dd41      	ble.n	800fa96 <_printf_float+0x186>
 800fa12:	f1a9 0902 	sub.w	r9, r9, #2
 800fa16:	fa5f f989 	uxtb.w	r9, r9
 800fa1a:	3901      	subs	r1, #1
 800fa1c:	464a      	mov	r2, r9
 800fa1e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fa22:	9109      	str	r1, [sp, #36]	@ 0x24
 800fa24:	f7ff ff3a 	bl	800f89c <__exponent>
 800fa28:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fa2a:	1813      	adds	r3, r2, r0
 800fa2c:	2a01      	cmp	r2, #1
 800fa2e:	4682      	mov	sl, r0
 800fa30:	6123      	str	r3, [r4, #16]
 800fa32:	dc02      	bgt.n	800fa3a <_printf_float+0x12a>
 800fa34:	6822      	ldr	r2, [r4, #0]
 800fa36:	07d2      	lsls	r2, r2, #31
 800fa38:	d501      	bpl.n	800fa3e <_printf_float+0x12e>
 800fa3a:	3301      	adds	r3, #1
 800fa3c:	6123      	str	r3, [r4, #16]
 800fa3e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d0a6      	beq.n	800f994 <_printf_float+0x84>
 800fa46:	232d      	movs	r3, #45	@ 0x2d
 800fa48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa4c:	e7a2      	b.n	800f994 <_printf_float+0x84>
 800fa4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fa52:	d1c4      	bne.n	800f9de <_printf_float+0xce>
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d1c2      	bne.n	800f9de <_printf_float+0xce>
 800fa58:	2301      	movs	r3, #1
 800fa5a:	e7bf      	b.n	800f9dc <_printf_float+0xcc>
 800fa5c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fa60:	d9db      	bls.n	800fa1a <_printf_float+0x10a>
 800fa62:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800fa66:	d118      	bne.n	800fa9a <_printf_float+0x18a>
 800fa68:	2900      	cmp	r1, #0
 800fa6a:	6863      	ldr	r3, [r4, #4]
 800fa6c:	dd0b      	ble.n	800fa86 <_printf_float+0x176>
 800fa6e:	6121      	str	r1, [r4, #16]
 800fa70:	b913      	cbnz	r3, 800fa78 <_printf_float+0x168>
 800fa72:	6822      	ldr	r2, [r4, #0]
 800fa74:	07d0      	lsls	r0, r2, #31
 800fa76:	d502      	bpl.n	800fa7e <_printf_float+0x16e>
 800fa78:	3301      	adds	r3, #1
 800fa7a:	440b      	add	r3, r1
 800fa7c:	6123      	str	r3, [r4, #16]
 800fa7e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fa80:	f04f 0a00 	mov.w	sl, #0
 800fa84:	e7db      	b.n	800fa3e <_printf_float+0x12e>
 800fa86:	b913      	cbnz	r3, 800fa8e <_printf_float+0x17e>
 800fa88:	6822      	ldr	r2, [r4, #0]
 800fa8a:	07d2      	lsls	r2, r2, #31
 800fa8c:	d501      	bpl.n	800fa92 <_printf_float+0x182>
 800fa8e:	3302      	adds	r3, #2
 800fa90:	e7f4      	b.n	800fa7c <_printf_float+0x16c>
 800fa92:	2301      	movs	r3, #1
 800fa94:	e7f2      	b.n	800fa7c <_printf_float+0x16c>
 800fa96:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800fa9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa9c:	4299      	cmp	r1, r3
 800fa9e:	db05      	blt.n	800faac <_printf_float+0x19c>
 800faa0:	6823      	ldr	r3, [r4, #0]
 800faa2:	6121      	str	r1, [r4, #16]
 800faa4:	07d8      	lsls	r0, r3, #31
 800faa6:	d5ea      	bpl.n	800fa7e <_printf_float+0x16e>
 800faa8:	1c4b      	adds	r3, r1, #1
 800faaa:	e7e7      	b.n	800fa7c <_printf_float+0x16c>
 800faac:	2900      	cmp	r1, #0
 800faae:	bfd4      	ite	le
 800fab0:	f1c1 0202 	rsble	r2, r1, #2
 800fab4:	2201      	movgt	r2, #1
 800fab6:	4413      	add	r3, r2
 800fab8:	e7e0      	b.n	800fa7c <_printf_float+0x16c>
 800faba:	6823      	ldr	r3, [r4, #0]
 800fabc:	055a      	lsls	r2, r3, #21
 800fabe:	d407      	bmi.n	800fad0 <_printf_float+0x1c0>
 800fac0:	6923      	ldr	r3, [r4, #16]
 800fac2:	4642      	mov	r2, r8
 800fac4:	4631      	mov	r1, r6
 800fac6:	4628      	mov	r0, r5
 800fac8:	47b8      	blx	r7
 800faca:	3001      	adds	r0, #1
 800facc:	d12a      	bne.n	800fb24 <_printf_float+0x214>
 800face:	e76b      	b.n	800f9a8 <_printf_float+0x98>
 800fad0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fad4:	f240 80e0 	bls.w	800fc98 <_printf_float+0x388>
 800fad8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fadc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fae4:	d133      	bne.n	800fb4e <_printf_float+0x23e>
 800fae6:	4a38      	ldr	r2, [pc, #224]	@ (800fbc8 <_printf_float+0x2b8>)
 800fae8:	2301      	movs	r3, #1
 800faea:	4631      	mov	r1, r6
 800faec:	4628      	mov	r0, r5
 800faee:	47b8      	blx	r7
 800faf0:	3001      	adds	r0, #1
 800faf2:	f43f af59 	beq.w	800f9a8 <_printf_float+0x98>
 800faf6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fafa:	4543      	cmp	r3, r8
 800fafc:	db02      	blt.n	800fb04 <_printf_float+0x1f4>
 800fafe:	6823      	ldr	r3, [r4, #0]
 800fb00:	07d8      	lsls	r0, r3, #31
 800fb02:	d50f      	bpl.n	800fb24 <_printf_float+0x214>
 800fb04:	9b05      	ldr	r3, [sp, #20]
 800fb06:	465a      	mov	r2, fp
 800fb08:	4631      	mov	r1, r6
 800fb0a:	4628      	mov	r0, r5
 800fb0c:	47b8      	blx	r7
 800fb0e:	3001      	adds	r0, #1
 800fb10:	f43f af4a 	beq.w	800f9a8 <_printf_float+0x98>
 800fb14:	f04f 0900 	mov.w	r9, #0
 800fb18:	f108 38ff 	add.w	r8, r8, #4294967295
 800fb1c:	f104 0a1a 	add.w	sl, r4, #26
 800fb20:	45c8      	cmp	r8, r9
 800fb22:	dc09      	bgt.n	800fb38 <_printf_float+0x228>
 800fb24:	6823      	ldr	r3, [r4, #0]
 800fb26:	079b      	lsls	r3, r3, #30
 800fb28:	f100 8107 	bmi.w	800fd3a <_printf_float+0x42a>
 800fb2c:	68e0      	ldr	r0, [r4, #12]
 800fb2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb30:	4298      	cmp	r0, r3
 800fb32:	bfb8      	it	lt
 800fb34:	4618      	movlt	r0, r3
 800fb36:	e739      	b.n	800f9ac <_printf_float+0x9c>
 800fb38:	2301      	movs	r3, #1
 800fb3a:	4652      	mov	r2, sl
 800fb3c:	4631      	mov	r1, r6
 800fb3e:	4628      	mov	r0, r5
 800fb40:	47b8      	blx	r7
 800fb42:	3001      	adds	r0, #1
 800fb44:	f43f af30 	beq.w	800f9a8 <_printf_float+0x98>
 800fb48:	f109 0901 	add.w	r9, r9, #1
 800fb4c:	e7e8      	b.n	800fb20 <_printf_float+0x210>
 800fb4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	dc3b      	bgt.n	800fbcc <_printf_float+0x2bc>
 800fb54:	4a1c      	ldr	r2, [pc, #112]	@ (800fbc8 <_printf_float+0x2b8>)
 800fb56:	2301      	movs	r3, #1
 800fb58:	4631      	mov	r1, r6
 800fb5a:	4628      	mov	r0, r5
 800fb5c:	47b8      	blx	r7
 800fb5e:	3001      	adds	r0, #1
 800fb60:	f43f af22 	beq.w	800f9a8 <_printf_float+0x98>
 800fb64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fb68:	ea59 0303 	orrs.w	r3, r9, r3
 800fb6c:	d102      	bne.n	800fb74 <_printf_float+0x264>
 800fb6e:	6823      	ldr	r3, [r4, #0]
 800fb70:	07d9      	lsls	r1, r3, #31
 800fb72:	d5d7      	bpl.n	800fb24 <_printf_float+0x214>
 800fb74:	9b05      	ldr	r3, [sp, #20]
 800fb76:	465a      	mov	r2, fp
 800fb78:	4631      	mov	r1, r6
 800fb7a:	4628      	mov	r0, r5
 800fb7c:	47b8      	blx	r7
 800fb7e:	3001      	adds	r0, #1
 800fb80:	f43f af12 	beq.w	800f9a8 <_printf_float+0x98>
 800fb84:	f04f 0a00 	mov.w	sl, #0
 800fb88:	f104 0b1a 	add.w	fp, r4, #26
 800fb8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb8e:	425b      	negs	r3, r3
 800fb90:	4553      	cmp	r3, sl
 800fb92:	dc01      	bgt.n	800fb98 <_printf_float+0x288>
 800fb94:	464b      	mov	r3, r9
 800fb96:	e794      	b.n	800fac2 <_printf_float+0x1b2>
 800fb98:	2301      	movs	r3, #1
 800fb9a:	465a      	mov	r2, fp
 800fb9c:	4631      	mov	r1, r6
 800fb9e:	4628      	mov	r0, r5
 800fba0:	47b8      	blx	r7
 800fba2:	3001      	adds	r0, #1
 800fba4:	f43f af00 	beq.w	800f9a8 <_printf_float+0x98>
 800fba8:	f10a 0a01 	add.w	sl, sl, #1
 800fbac:	e7ee      	b.n	800fb8c <_printf_float+0x27c>
 800fbae:	bf00      	nop
 800fbb0:	ffffffff 	.word	0xffffffff
 800fbb4:	7fefffff 	.word	0x7fefffff
 800fbb8:	0801248c 	.word	0x0801248c
 800fbbc:	08012490 	.word	0x08012490
 800fbc0:	08012494 	.word	0x08012494
 800fbc4:	08012498 	.word	0x08012498
 800fbc8:	0801249c 	.word	0x0801249c
 800fbcc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fbce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fbd2:	4553      	cmp	r3, sl
 800fbd4:	bfa8      	it	ge
 800fbd6:	4653      	movge	r3, sl
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	4699      	mov	r9, r3
 800fbdc:	dc37      	bgt.n	800fc4e <_printf_float+0x33e>
 800fbde:	2300      	movs	r3, #0
 800fbe0:	9307      	str	r3, [sp, #28]
 800fbe2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fbe6:	f104 021a 	add.w	r2, r4, #26
 800fbea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fbec:	9907      	ldr	r1, [sp, #28]
 800fbee:	9306      	str	r3, [sp, #24]
 800fbf0:	eba3 0309 	sub.w	r3, r3, r9
 800fbf4:	428b      	cmp	r3, r1
 800fbf6:	dc31      	bgt.n	800fc5c <_printf_float+0x34c>
 800fbf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbfa:	459a      	cmp	sl, r3
 800fbfc:	dc3b      	bgt.n	800fc76 <_printf_float+0x366>
 800fbfe:	6823      	ldr	r3, [r4, #0]
 800fc00:	07da      	lsls	r2, r3, #31
 800fc02:	d438      	bmi.n	800fc76 <_printf_float+0x366>
 800fc04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc06:	ebaa 0903 	sub.w	r9, sl, r3
 800fc0a:	9b06      	ldr	r3, [sp, #24]
 800fc0c:	ebaa 0303 	sub.w	r3, sl, r3
 800fc10:	4599      	cmp	r9, r3
 800fc12:	bfa8      	it	ge
 800fc14:	4699      	movge	r9, r3
 800fc16:	f1b9 0f00 	cmp.w	r9, #0
 800fc1a:	dc34      	bgt.n	800fc86 <_printf_float+0x376>
 800fc1c:	f04f 0800 	mov.w	r8, #0
 800fc20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fc24:	f104 0b1a 	add.w	fp, r4, #26
 800fc28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc2a:	ebaa 0303 	sub.w	r3, sl, r3
 800fc2e:	eba3 0309 	sub.w	r3, r3, r9
 800fc32:	4543      	cmp	r3, r8
 800fc34:	f77f af76 	ble.w	800fb24 <_printf_float+0x214>
 800fc38:	2301      	movs	r3, #1
 800fc3a:	465a      	mov	r2, fp
 800fc3c:	4631      	mov	r1, r6
 800fc3e:	4628      	mov	r0, r5
 800fc40:	47b8      	blx	r7
 800fc42:	3001      	adds	r0, #1
 800fc44:	f43f aeb0 	beq.w	800f9a8 <_printf_float+0x98>
 800fc48:	f108 0801 	add.w	r8, r8, #1
 800fc4c:	e7ec      	b.n	800fc28 <_printf_float+0x318>
 800fc4e:	4642      	mov	r2, r8
 800fc50:	4631      	mov	r1, r6
 800fc52:	4628      	mov	r0, r5
 800fc54:	47b8      	blx	r7
 800fc56:	3001      	adds	r0, #1
 800fc58:	d1c1      	bne.n	800fbde <_printf_float+0x2ce>
 800fc5a:	e6a5      	b.n	800f9a8 <_printf_float+0x98>
 800fc5c:	2301      	movs	r3, #1
 800fc5e:	4631      	mov	r1, r6
 800fc60:	4628      	mov	r0, r5
 800fc62:	9206      	str	r2, [sp, #24]
 800fc64:	47b8      	blx	r7
 800fc66:	3001      	adds	r0, #1
 800fc68:	f43f ae9e 	beq.w	800f9a8 <_printf_float+0x98>
 800fc6c:	9b07      	ldr	r3, [sp, #28]
 800fc6e:	9a06      	ldr	r2, [sp, #24]
 800fc70:	3301      	adds	r3, #1
 800fc72:	9307      	str	r3, [sp, #28]
 800fc74:	e7b9      	b.n	800fbea <_printf_float+0x2da>
 800fc76:	9b05      	ldr	r3, [sp, #20]
 800fc78:	465a      	mov	r2, fp
 800fc7a:	4631      	mov	r1, r6
 800fc7c:	4628      	mov	r0, r5
 800fc7e:	47b8      	blx	r7
 800fc80:	3001      	adds	r0, #1
 800fc82:	d1bf      	bne.n	800fc04 <_printf_float+0x2f4>
 800fc84:	e690      	b.n	800f9a8 <_printf_float+0x98>
 800fc86:	9a06      	ldr	r2, [sp, #24]
 800fc88:	464b      	mov	r3, r9
 800fc8a:	4442      	add	r2, r8
 800fc8c:	4631      	mov	r1, r6
 800fc8e:	4628      	mov	r0, r5
 800fc90:	47b8      	blx	r7
 800fc92:	3001      	adds	r0, #1
 800fc94:	d1c2      	bne.n	800fc1c <_printf_float+0x30c>
 800fc96:	e687      	b.n	800f9a8 <_printf_float+0x98>
 800fc98:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800fc9c:	f1b9 0f01 	cmp.w	r9, #1
 800fca0:	dc01      	bgt.n	800fca6 <_printf_float+0x396>
 800fca2:	07db      	lsls	r3, r3, #31
 800fca4:	d536      	bpl.n	800fd14 <_printf_float+0x404>
 800fca6:	2301      	movs	r3, #1
 800fca8:	4642      	mov	r2, r8
 800fcaa:	4631      	mov	r1, r6
 800fcac:	4628      	mov	r0, r5
 800fcae:	47b8      	blx	r7
 800fcb0:	3001      	adds	r0, #1
 800fcb2:	f43f ae79 	beq.w	800f9a8 <_printf_float+0x98>
 800fcb6:	9b05      	ldr	r3, [sp, #20]
 800fcb8:	465a      	mov	r2, fp
 800fcba:	4631      	mov	r1, r6
 800fcbc:	4628      	mov	r0, r5
 800fcbe:	47b8      	blx	r7
 800fcc0:	3001      	adds	r0, #1
 800fcc2:	f43f ae71 	beq.w	800f9a8 <_printf_float+0x98>
 800fcc6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fcca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fcce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcd2:	f109 39ff 	add.w	r9, r9, #4294967295
 800fcd6:	d018      	beq.n	800fd0a <_printf_float+0x3fa>
 800fcd8:	464b      	mov	r3, r9
 800fcda:	f108 0201 	add.w	r2, r8, #1
 800fcde:	4631      	mov	r1, r6
 800fce0:	4628      	mov	r0, r5
 800fce2:	47b8      	blx	r7
 800fce4:	3001      	adds	r0, #1
 800fce6:	d10c      	bne.n	800fd02 <_printf_float+0x3f2>
 800fce8:	e65e      	b.n	800f9a8 <_printf_float+0x98>
 800fcea:	2301      	movs	r3, #1
 800fcec:	465a      	mov	r2, fp
 800fcee:	4631      	mov	r1, r6
 800fcf0:	4628      	mov	r0, r5
 800fcf2:	47b8      	blx	r7
 800fcf4:	3001      	adds	r0, #1
 800fcf6:	f43f ae57 	beq.w	800f9a8 <_printf_float+0x98>
 800fcfa:	f108 0801 	add.w	r8, r8, #1
 800fcfe:	45c8      	cmp	r8, r9
 800fd00:	dbf3      	blt.n	800fcea <_printf_float+0x3da>
 800fd02:	4653      	mov	r3, sl
 800fd04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800fd08:	e6dc      	b.n	800fac4 <_printf_float+0x1b4>
 800fd0a:	f04f 0800 	mov.w	r8, #0
 800fd0e:	f104 0b1a 	add.w	fp, r4, #26
 800fd12:	e7f4      	b.n	800fcfe <_printf_float+0x3ee>
 800fd14:	2301      	movs	r3, #1
 800fd16:	4642      	mov	r2, r8
 800fd18:	e7e1      	b.n	800fcde <_printf_float+0x3ce>
 800fd1a:	2301      	movs	r3, #1
 800fd1c:	464a      	mov	r2, r9
 800fd1e:	4631      	mov	r1, r6
 800fd20:	4628      	mov	r0, r5
 800fd22:	47b8      	blx	r7
 800fd24:	3001      	adds	r0, #1
 800fd26:	f43f ae3f 	beq.w	800f9a8 <_printf_float+0x98>
 800fd2a:	f108 0801 	add.w	r8, r8, #1
 800fd2e:	68e3      	ldr	r3, [r4, #12]
 800fd30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fd32:	1a5b      	subs	r3, r3, r1
 800fd34:	4543      	cmp	r3, r8
 800fd36:	dcf0      	bgt.n	800fd1a <_printf_float+0x40a>
 800fd38:	e6f8      	b.n	800fb2c <_printf_float+0x21c>
 800fd3a:	f04f 0800 	mov.w	r8, #0
 800fd3e:	f104 0919 	add.w	r9, r4, #25
 800fd42:	e7f4      	b.n	800fd2e <_printf_float+0x41e>

0800fd44 <_printf_common>:
 800fd44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd48:	4616      	mov	r6, r2
 800fd4a:	4698      	mov	r8, r3
 800fd4c:	688a      	ldr	r2, [r1, #8]
 800fd4e:	690b      	ldr	r3, [r1, #16]
 800fd50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fd54:	4293      	cmp	r3, r2
 800fd56:	bfb8      	it	lt
 800fd58:	4613      	movlt	r3, r2
 800fd5a:	6033      	str	r3, [r6, #0]
 800fd5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fd60:	4607      	mov	r7, r0
 800fd62:	460c      	mov	r4, r1
 800fd64:	b10a      	cbz	r2, 800fd6a <_printf_common+0x26>
 800fd66:	3301      	adds	r3, #1
 800fd68:	6033      	str	r3, [r6, #0]
 800fd6a:	6823      	ldr	r3, [r4, #0]
 800fd6c:	0699      	lsls	r1, r3, #26
 800fd6e:	bf42      	ittt	mi
 800fd70:	6833      	ldrmi	r3, [r6, #0]
 800fd72:	3302      	addmi	r3, #2
 800fd74:	6033      	strmi	r3, [r6, #0]
 800fd76:	6825      	ldr	r5, [r4, #0]
 800fd78:	f015 0506 	ands.w	r5, r5, #6
 800fd7c:	d106      	bne.n	800fd8c <_printf_common+0x48>
 800fd7e:	f104 0a19 	add.w	sl, r4, #25
 800fd82:	68e3      	ldr	r3, [r4, #12]
 800fd84:	6832      	ldr	r2, [r6, #0]
 800fd86:	1a9b      	subs	r3, r3, r2
 800fd88:	42ab      	cmp	r3, r5
 800fd8a:	dc26      	bgt.n	800fdda <_printf_common+0x96>
 800fd8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fd90:	6822      	ldr	r2, [r4, #0]
 800fd92:	3b00      	subs	r3, #0
 800fd94:	bf18      	it	ne
 800fd96:	2301      	movne	r3, #1
 800fd98:	0692      	lsls	r2, r2, #26
 800fd9a:	d42b      	bmi.n	800fdf4 <_printf_common+0xb0>
 800fd9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fda0:	4641      	mov	r1, r8
 800fda2:	4638      	mov	r0, r7
 800fda4:	47c8      	blx	r9
 800fda6:	3001      	adds	r0, #1
 800fda8:	d01e      	beq.n	800fde8 <_printf_common+0xa4>
 800fdaa:	6823      	ldr	r3, [r4, #0]
 800fdac:	6922      	ldr	r2, [r4, #16]
 800fdae:	f003 0306 	and.w	r3, r3, #6
 800fdb2:	2b04      	cmp	r3, #4
 800fdb4:	bf02      	ittt	eq
 800fdb6:	68e5      	ldreq	r5, [r4, #12]
 800fdb8:	6833      	ldreq	r3, [r6, #0]
 800fdba:	1aed      	subeq	r5, r5, r3
 800fdbc:	68a3      	ldr	r3, [r4, #8]
 800fdbe:	bf0c      	ite	eq
 800fdc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fdc4:	2500      	movne	r5, #0
 800fdc6:	4293      	cmp	r3, r2
 800fdc8:	bfc4      	itt	gt
 800fdca:	1a9b      	subgt	r3, r3, r2
 800fdcc:	18ed      	addgt	r5, r5, r3
 800fdce:	2600      	movs	r6, #0
 800fdd0:	341a      	adds	r4, #26
 800fdd2:	42b5      	cmp	r5, r6
 800fdd4:	d11a      	bne.n	800fe0c <_printf_common+0xc8>
 800fdd6:	2000      	movs	r0, #0
 800fdd8:	e008      	b.n	800fdec <_printf_common+0xa8>
 800fdda:	2301      	movs	r3, #1
 800fddc:	4652      	mov	r2, sl
 800fdde:	4641      	mov	r1, r8
 800fde0:	4638      	mov	r0, r7
 800fde2:	47c8      	blx	r9
 800fde4:	3001      	adds	r0, #1
 800fde6:	d103      	bne.n	800fdf0 <_printf_common+0xac>
 800fde8:	f04f 30ff 	mov.w	r0, #4294967295
 800fdec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdf0:	3501      	adds	r5, #1
 800fdf2:	e7c6      	b.n	800fd82 <_printf_common+0x3e>
 800fdf4:	18e1      	adds	r1, r4, r3
 800fdf6:	1c5a      	adds	r2, r3, #1
 800fdf8:	2030      	movs	r0, #48	@ 0x30
 800fdfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fdfe:	4422      	add	r2, r4
 800fe00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fe04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fe08:	3302      	adds	r3, #2
 800fe0a:	e7c7      	b.n	800fd9c <_printf_common+0x58>
 800fe0c:	2301      	movs	r3, #1
 800fe0e:	4622      	mov	r2, r4
 800fe10:	4641      	mov	r1, r8
 800fe12:	4638      	mov	r0, r7
 800fe14:	47c8      	blx	r9
 800fe16:	3001      	adds	r0, #1
 800fe18:	d0e6      	beq.n	800fde8 <_printf_common+0xa4>
 800fe1a:	3601      	adds	r6, #1
 800fe1c:	e7d9      	b.n	800fdd2 <_printf_common+0x8e>
	...

0800fe20 <_printf_i>:
 800fe20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fe24:	7e0f      	ldrb	r7, [r1, #24]
 800fe26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fe28:	2f78      	cmp	r7, #120	@ 0x78
 800fe2a:	4691      	mov	r9, r2
 800fe2c:	4680      	mov	r8, r0
 800fe2e:	460c      	mov	r4, r1
 800fe30:	469a      	mov	sl, r3
 800fe32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fe36:	d807      	bhi.n	800fe48 <_printf_i+0x28>
 800fe38:	2f62      	cmp	r7, #98	@ 0x62
 800fe3a:	d80a      	bhi.n	800fe52 <_printf_i+0x32>
 800fe3c:	2f00      	cmp	r7, #0
 800fe3e:	f000 80d2 	beq.w	800ffe6 <_printf_i+0x1c6>
 800fe42:	2f58      	cmp	r7, #88	@ 0x58
 800fe44:	f000 80b9 	beq.w	800ffba <_printf_i+0x19a>
 800fe48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fe4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fe50:	e03a      	b.n	800fec8 <_printf_i+0xa8>
 800fe52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fe56:	2b15      	cmp	r3, #21
 800fe58:	d8f6      	bhi.n	800fe48 <_printf_i+0x28>
 800fe5a:	a101      	add	r1, pc, #4	@ (adr r1, 800fe60 <_printf_i+0x40>)
 800fe5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fe60:	0800feb9 	.word	0x0800feb9
 800fe64:	0800fecd 	.word	0x0800fecd
 800fe68:	0800fe49 	.word	0x0800fe49
 800fe6c:	0800fe49 	.word	0x0800fe49
 800fe70:	0800fe49 	.word	0x0800fe49
 800fe74:	0800fe49 	.word	0x0800fe49
 800fe78:	0800fecd 	.word	0x0800fecd
 800fe7c:	0800fe49 	.word	0x0800fe49
 800fe80:	0800fe49 	.word	0x0800fe49
 800fe84:	0800fe49 	.word	0x0800fe49
 800fe88:	0800fe49 	.word	0x0800fe49
 800fe8c:	0800ffcd 	.word	0x0800ffcd
 800fe90:	0800fef7 	.word	0x0800fef7
 800fe94:	0800ff87 	.word	0x0800ff87
 800fe98:	0800fe49 	.word	0x0800fe49
 800fe9c:	0800fe49 	.word	0x0800fe49
 800fea0:	0800ffef 	.word	0x0800ffef
 800fea4:	0800fe49 	.word	0x0800fe49
 800fea8:	0800fef7 	.word	0x0800fef7
 800feac:	0800fe49 	.word	0x0800fe49
 800feb0:	0800fe49 	.word	0x0800fe49
 800feb4:	0800ff8f 	.word	0x0800ff8f
 800feb8:	6833      	ldr	r3, [r6, #0]
 800feba:	1d1a      	adds	r2, r3, #4
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	6032      	str	r2, [r6, #0]
 800fec0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fec4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fec8:	2301      	movs	r3, #1
 800feca:	e09d      	b.n	8010008 <_printf_i+0x1e8>
 800fecc:	6833      	ldr	r3, [r6, #0]
 800fece:	6820      	ldr	r0, [r4, #0]
 800fed0:	1d19      	adds	r1, r3, #4
 800fed2:	6031      	str	r1, [r6, #0]
 800fed4:	0606      	lsls	r6, r0, #24
 800fed6:	d501      	bpl.n	800fedc <_printf_i+0xbc>
 800fed8:	681d      	ldr	r5, [r3, #0]
 800feda:	e003      	b.n	800fee4 <_printf_i+0xc4>
 800fedc:	0645      	lsls	r5, r0, #25
 800fede:	d5fb      	bpl.n	800fed8 <_printf_i+0xb8>
 800fee0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fee4:	2d00      	cmp	r5, #0
 800fee6:	da03      	bge.n	800fef0 <_printf_i+0xd0>
 800fee8:	232d      	movs	r3, #45	@ 0x2d
 800feea:	426d      	negs	r5, r5
 800feec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fef0:	4859      	ldr	r0, [pc, #356]	@ (8010058 <_printf_i+0x238>)
 800fef2:	230a      	movs	r3, #10
 800fef4:	e011      	b.n	800ff1a <_printf_i+0xfa>
 800fef6:	6821      	ldr	r1, [r4, #0]
 800fef8:	6833      	ldr	r3, [r6, #0]
 800fefa:	0608      	lsls	r0, r1, #24
 800fefc:	f853 5b04 	ldr.w	r5, [r3], #4
 800ff00:	d402      	bmi.n	800ff08 <_printf_i+0xe8>
 800ff02:	0649      	lsls	r1, r1, #25
 800ff04:	bf48      	it	mi
 800ff06:	b2ad      	uxthmi	r5, r5
 800ff08:	2f6f      	cmp	r7, #111	@ 0x6f
 800ff0a:	4853      	ldr	r0, [pc, #332]	@ (8010058 <_printf_i+0x238>)
 800ff0c:	6033      	str	r3, [r6, #0]
 800ff0e:	bf14      	ite	ne
 800ff10:	230a      	movne	r3, #10
 800ff12:	2308      	moveq	r3, #8
 800ff14:	2100      	movs	r1, #0
 800ff16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ff1a:	6866      	ldr	r6, [r4, #4]
 800ff1c:	60a6      	str	r6, [r4, #8]
 800ff1e:	2e00      	cmp	r6, #0
 800ff20:	bfa2      	ittt	ge
 800ff22:	6821      	ldrge	r1, [r4, #0]
 800ff24:	f021 0104 	bicge.w	r1, r1, #4
 800ff28:	6021      	strge	r1, [r4, #0]
 800ff2a:	b90d      	cbnz	r5, 800ff30 <_printf_i+0x110>
 800ff2c:	2e00      	cmp	r6, #0
 800ff2e:	d04b      	beq.n	800ffc8 <_printf_i+0x1a8>
 800ff30:	4616      	mov	r6, r2
 800ff32:	fbb5 f1f3 	udiv	r1, r5, r3
 800ff36:	fb03 5711 	mls	r7, r3, r1, r5
 800ff3a:	5dc7      	ldrb	r7, [r0, r7]
 800ff3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ff40:	462f      	mov	r7, r5
 800ff42:	42bb      	cmp	r3, r7
 800ff44:	460d      	mov	r5, r1
 800ff46:	d9f4      	bls.n	800ff32 <_printf_i+0x112>
 800ff48:	2b08      	cmp	r3, #8
 800ff4a:	d10b      	bne.n	800ff64 <_printf_i+0x144>
 800ff4c:	6823      	ldr	r3, [r4, #0]
 800ff4e:	07df      	lsls	r7, r3, #31
 800ff50:	d508      	bpl.n	800ff64 <_printf_i+0x144>
 800ff52:	6923      	ldr	r3, [r4, #16]
 800ff54:	6861      	ldr	r1, [r4, #4]
 800ff56:	4299      	cmp	r1, r3
 800ff58:	bfde      	ittt	le
 800ff5a:	2330      	movle	r3, #48	@ 0x30
 800ff5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ff60:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ff64:	1b92      	subs	r2, r2, r6
 800ff66:	6122      	str	r2, [r4, #16]
 800ff68:	f8cd a000 	str.w	sl, [sp]
 800ff6c:	464b      	mov	r3, r9
 800ff6e:	aa03      	add	r2, sp, #12
 800ff70:	4621      	mov	r1, r4
 800ff72:	4640      	mov	r0, r8
 800ff74:	f7ff fee6 	bl	800fd44 <_printf_common>
 800ff78:	3001      	adds	r0, #1
 800ff7a:	d14a      	bne.n	8010012 <_printf_i+0x1f2>
 800ff7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ff80:	b004      	add	sp, #16
 800ff82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff86:	6823      	ldr	r3, [r4, #0]
 800ff88:	f043 0320 	orr.w	r3, r3, #32
 800ff8c:	6023      	str	r3, [r4, #0]
 800ff8e:	4833      	ldr	r0, [pc, #204]	@ (801005c <_printf_i+0x23c>)
 800ff90:	2778      	movs	r7, #120	@ 0x78
 800ff92:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ff96:	6823      	ldr	r3, [r4, #0]
 800ff98:	6831      	ldr	r1, [r6, #0]
 800ff9a:	061f      	lsls	r7, r3, #24
 800ff9c:	f851 5b04 	ldr.w	r5, [r1], #4
 800ffa0:	d402      	bmi.n	800ffa8 <_printf_i+0x188>
 800ffa2:	065f      	lsls	r7, r3, #25
 800ffa4:	bf48      	it	mi
 800ffa6:	b2ad      	uxthmi	r5, r5
 800ffa8:	6031      	str	r1, [r6, #0]
 800ffaa:	07d9      	lsls	r1, r3, #31
 800ffac:	bf44      	itt	mi
 800ffae:	f043 0320 	orrmi.w	r3, r3, #32
 800ffb2:	6023      	strmi	r3, [r4, #0]
 800ffb4:	b11d      	cbz	r5, 800ffbe <_printf_i+0x19e>
 800ffb6:	2310      	movs	r3, #16
 800ffb8:	e7ac      	b.n	800ff14 <_printf_i+0xf4>
 800ffba:	4827      	ldr	r0, [pc, #156]	@ (8010058 <_printf_i+0x238>)
 800ffbc:	e7e9      	b.n	800ff92 <_printf_i+0x172>
 800ffbe:	6823      	ldr	r3, [r4, #0]
 800ffc0:	f023 0320 	bic.w	r3, r3, #32
 800ffc4:	6023      	str	r3, [r4, #0]
 800ffc6:	e7f6      	b.n	800ffb6 <_printf_i+0x196>
 800ffc8:	4616      	mov	r6, r2
 800ffca:	e7bd      	b.n	800ff48 <_printf_i+0x128>
 800ffcc:	6833      	ldr	r3, [r6, #0]
 800ffce:	6825      	ldr	r5, [r4, #0]
 800ffd0:	6961      	ldr	r1, [r4, #20]
 800ffd2:	1d18      	adds	r0, r3, #4
 800ffd4:	6030      	str	r0, [r6, #0]
 800ffd6:	062e      	lsls	r6, r5, #24
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	d501      	bpl.n	800ffe0 <_printf_i+0x1c0>
 800ffdc:	6019      	str	r1, [r3, #0]
 800ffde:	e002      	b.n	800ffe6 <_printf_i+0x1c6>
 800ffe0:	0668      	lsls	r0, r5, #25
 800ffe2:	d5fb      	bpl.n	800ffdc <_printf_i+0x1bc>
 800ffe4:	8019      	strh	r1, [r3, #0]
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	6123      	str	r3, [r4, #16]
 800ffea:	4616      	mov	r6, r2
 800ffec:	e7bc      	b.n	800ff68 <_printf_i+0x148>
 800ffee:	6833      	ldr	r3, [r6, #0]
 800fff0:	1d1a      	adds	r2, r3, #4
 800fff2:	6032      	str	r2, [r6, #0]
 800fff4:	681e      	ldr	r6, [r3, #0]
 800fff6:	6862      	ldr	r2, [r4, #4]
 800fff8:	2100      	movs	r1, #0
 800fffa:	4630      	mov	r0, r6
 800fffc:	f7f0 f970 	bl	80002e0 <memchr>
 8010000:	b108      	cbz	r0, 8010006 <_printf_i+0x1e6>
 8010002:	1b80      	subs	r0, r0, r6
 8010004:	6060      	str	r0, [r4, #4]
 8010006:	6863      	ldr	r3, [r4, #4]
 8010008:	6123      	str	r3, [r4, #16]
 801000a:	2300      	movs	r3, #0
 801000c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010010:	e7aa      	b.n	800ff68 <_printf_i+0x148>
 8010012:	6923      	ldr	r3, [r4, #16]
 8010014:	4632      	mov	r2, r6
 8010016:	4649      	mov	r1, r9
 8010018:	4640      	mov	r0, r8
 801001a:	47d0      	blx	sl
 801001c:	3001      	adds	r0, #1
 801001e:	d0ad      	beq.n	800ff7c <_printf_i+0x15c>
 8010020:	6823      	ldr	r3, [r4, #0]
 8010022:	079b      	lsls	r3, r3, #30
 8010024:	d413      	bmi.n	801004e <_printf_i+0x22e>
 8010026:	68e0      	ldr	r0, [r4, #12]
 8010028:	9b03      	ldr	r3, [sp, #12]
 801002a:	4298      	cmp	r0, r3
 801002c:	bfb8      	it	lt
 801002e:	4618      	movlt	r0, r3
 8010030:	e7a6      	b.n	800ff80 <_printf_i+0x160>
 8010032:	2301      	movs	r3, #1
 8010034:	4632      	mov	r2, r6
 8010036:	4649      	mov	r1, r9
 8010038:	4640      	mov	r0, r8
 801003a:	47d0      	blx	sl
 801003c:	3001      	adds	r0, #1
 801003e:	d09d      	beq.n	800ff7c <_printf_i+0x15c>
 8010040:	3501      	adds	r5, #1
 8010042:	68e3      	ldr	r3, [r4, #12]
 8010044:	9903      	ldr	r1, [sp, #12]
 8010046:	1a5b      	subs	r3, r3, r1
 8010048:	42ab      	cmp	r3, r5
 801004a:	dcf2      	bgt.n	8010032 <_printf_i+0x212>
 801004c:	e7eb      	b.n	8010026 <_printf_i+0x206>
 801004e:	2500      	movs	r5, #0
 8010050:	f104 0619 	add.w	r6, r4, #25
 8010054:	e7f5      	b.n	8010042 <_printf_i+0x222>
 8010056:	bf00      	nop
 8010058:	0801249e 	.word	0x0801249e
 801005c:	080124af 	.word	0x080124af

08010060 <std>:
 8010060:	2300      	movs	r3, #0
 8010062:	b510      	push	{r4, lr}
 8010064:	4604      	mov	r4, r0
 8010066:	e9c0 3300 	strd	r3, r3, [r0]
 801006a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801006e:	6083      	str	r3, [r0, #8]
 8010070:	8181      	strh	r1, [r0, #12]
 8010072:	6643      	str	r3, [r0, #100]	@ 0x64
 8010074:	81c2      	strh	r2, [r0, #14]
 8010076:	6183      	str	r3, [r0, #24]
 8010078:	4619      	mov	r1, r3
 801007a:	2208      	movs	r2, #8
 801007c:	305c      	adds	r0, #92	@ 0x5c
 801007e:	f000 f914 	bl	80102aa <memset>
 8010082:	4b0d      	ldr	r3, [pc, #52]	@ (80100b8 <std+0x58>)
 8010084:	6263      	str	r3, [r4, #36]	@ 0x24
 8010086:	4b0d      	ldr	r3, [pc, #52]	@ (80100bc <std+0x5c>)
 8010088:	62a3      	str	r3, [r4, #40]	@ 0x28
 801008a:	4b0d      	ldr	r3, [pc, #52]	@ (80100c0 <std+0x60>)
 801008c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801008e:	4b0d      	ldr	r3, [pc, #52]	@ (80100c4 <std+0x64>)
 8010090:	6323      	str	r3, [r4, #48]	@ 0x30
 8010092:	4b0d      	ldr	r3, [pc, #52]	@ (80100c8 <std+0x68>)
 8010094:	6224      	str	r4, [r4, #32]
 8010096:	429c      	cmp	r4, r3
 8010098:	d006      	beq.n	80100a8 <std+0x48>
 801009a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801009e:	4294      	cmp	r4, r2
 80100a0:	d002      	beq.n	80100a8 <std+0x48>
 80100a2:	33d0      	adds	r3, #208	@ 0xd0
 80100a4:	429c      	cmp	r4, r3
 80100a6:	d105      	bne.n	80100b4 <std+0x54>
 80100a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80100ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100b0:	f000 b978 	b.w	80103a4 <__retarget_lock_init_recursive>
 80100b4:	bd10      	pop	{r4, pc}
 80100b6:	bf00      	nop
 80100b8:	08010225 	.word	0x08010225
 80100bc:	08010247 	.word	0x08010247
 80100c0:	0801027f 	.word	0x0801027f
 80100c4:	080102a3 	.word	0x080102a3
 80100c8:	24002498 	.word	0x24002498

080100cc <stdio_exit_handler>:
 80100cc:	4a02      	ldr	r2, [pc, #8]	@ (80100d8 <stdio_exit_handler+0xc>)
 80100ce:	4903      	ldr	r1, [pc, #12]	@ (80100dc <stdio_exit_handler+0x10>)
 80100d0:	4803      	ldr	r0, [pc, #12]	@ (80100e0 <stdio_exit_handler+0x14>)
 80100d2:	f000 b869 	b.w	80101a8 <_fwalk_sglue>
 80100d6:	bf00      	nop
 80100d8:	2400012c 	.word	0x2400012c
 80100dc:	08011c29 	.word	0x08011c29
 80100e0:	2400013c 	.word	0x2400013c

080100e4 <cleanup_stdio>:
 80100e4:	6841      	ldr	r1, [r0, #4]
 80100e6:	4b0c      	ldr	r3, [pc, #48]	@ (8010118 <cleanup_stdio+0x34>)
 80100e8:	4299      	cmp	r1, r3
 80100ea:	b510      	push	{r4, lr}
 80100ec:	4604      	mov	r4, r0
 80100ee:	d001      	beq.n	80100f4 <cleanup_stdio+0x10>
 80100f0:	f001 fd9a 	bl	8011c28 <_fflush_r>
 80100f4:	68a1      	ldr	r1, [r4, #8]
 80100f6:	4b09      	ldr	r3, [pc, #36]	@ (801011c <cleanup_stdio+0x38>)
 80100f8:	4299      	cmp	r1, r3
 80100fa:	d002      	beq.n	8010102 <cleanup_stdio+0x1e>
 80100fc:	4620      	mov	r0, r4
 80100fe:	f001 fd93 	bl	8011c28 <_fflush_r>
 8010102:	68e1      	ldr	r1, [r4, #12]
 8010104:	4b06      	ldr	r3, [pc, #24]	@ (8010120 <cleanup_stdio+0x3c>)
 8010106:	4299      	cmp	r1, r3
 8010108:	d004      	beq.n	8010114 <cleanup_stdio+0x30>
 801010a:	4620      	mov	r0, r4
 801010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010110:	f001 bd8a 	b.w	8011c28 <_fflush_r>
 8010114:	bd10      	pop	{r4, pc}
 8010116:	bf00      	nop
 8010118:	24002498 	.word	0x24002498
 801011c:	24002500 	.word	0x24002500
 8010120:	24002568 	.word	0x24002568

08010124 <global_stdio_init.part.0>:
 8010124:	b510      	push	{r4, lr}
 8010126:	4b0b      	ldr	r3, [pc, #44]	@ (8010154 <global_stdio_init.part.0+0x30>)
 8010128:	4c0b      	ldr	r4, [pc, #44]	@ (8010158 <global_stdio_init.part.0+0x34>)
 801012a:	4a0c      	ldr	r2, [pc, #48]	@ (801015c <global_stdio_init.part.0+0x38>)
 801012c:	601a      	str	r2, [r3, #0]
 801012e:	4620      	mov	r0, r4
 8010130:	2200      	movs	r2, #0
 8010132:	2104      	movs	r1, #4
 8010134:	f7ff ff94 	bl	8010060 <std>
 8010138:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801013c:	2201      	movs	r2, #1
 801013e:	2109      	movs	r1, #9
 8010140:	f7ff ff8e 	bl	8010060 <std>
 8010144:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010148:	2202      	movs	r2, #2
 801014a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801014e:	2112      	movs	r1, #18
 8010150:	f7ff bf86 	b.w	8010060 <std>
 8010154:	240025d0 	.word	0x240025d0
 8010158:	24002498 	.word	0x24002498
 801015c:	080100cd 	.word	0x080100cd

08010160 <__sfp_lock_acquire>:
 8010160:	4801      	ldr	r0, [pc, #4]	@ (8010168 <__sfp_lock_acquire+0x8>)
 8010162:	f000 b920 	b.w	80103a6 <__retarget_lock_acquire_recursive>
 8010166:	bf00      	nop
 8010168:	240025d9 	.word	0x240025d9

0801016c <__sfp_lock_release>:
 801016c:	4801      	ldr	r0, [pc, #4]	@ (8010174 <__sfp_lock_release+0x8>)
 801016e:	f000 b91b 	b.w	80103a8 <__retarget_lock_release_recursive>
 8010172:	bf00      	nop
 8010174:	240025d9 	.word	0x240025d9

08010178 <__sinit>:
 8010178:	b510      	push	{r4, lr}
 801017a:	4604      	mov	r4, r0
 801017c:	f7ff fff0 	bl	8010160 <__sfp_lock_acquire>
 8010180:	6a23      	ldr	r3, [r4, #32]
 8010182:	b11b      	cbz	r3, 801018c <__sinit+0x14>
 8010184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010188:	f7ff bff0 	b.w	801016c <__sfp_lock_release>
 801018c:	4b04      	ldr	r3, [pc, #16]	@ (80101a0 <__sinit+0x28>)
 801018e:	6223      	str	r3, [r4, #32]
 8010190:	4b04      	ldr	r3, [pc, #16]	@ (80101a4 <__sinit+0x2c>)
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d1f5      	bne.n	8010184 <__sinit+0xc>
 8010198:	f7ff ffc4 	bl	8010124 <global_stdio_init.part.0>
 801019c:	e7f2      	b.n	8010184 <__sinit+0xc>
 801019e:	bf00      	nop
 80101a0:	080100e5 	.word	0x080100e5
 80101a4:	240025d0 	.word	0x240025d0

080101a8 <_fwalk_sglue>:
 80101a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80101ac:	4607      	mov	r7, r0
 80101ae:	4688      	mov	r8, r1
 80101b0:	4614      	mov	r4, r2
 80101b2:	2600      	movs	r6, #0
 80101b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80101b8:	f1b9 0901 	subs.w	r9, r9, #1
 80101bc:	d505      	bpl.n	80101ca <_fwalk_sglue+0x22>
 80101be:	6824      	ldr	r4, [r4, #0]
 80101c0:	2c00      	cmp	r4, #0
 80101c2:	d1f7      	bne.n	80101b4 <_fwalk_sglue+0xc>
 80101c4:	4630      	mov	r0, r6
 80101c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101ca:	89ab      	ldrh	r3, [r5, #12]
 80101cc:	2b01      	cmp	r3, #1
 80101ce:	d907      	bls.n	80101e0 <_fwalk_sglue+0x38>
 80101d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80101d4:	3301      	adds	r3, #1
 80101d6:	d003      	beq.n	80101e0 <_fwalk_sglue+0x38>
 80101d8:	4629      	mov	r1, r5
 80101da:	4638      	mov	r0, r7
 80101dc:	47c0      	blx	r8
 80101de:	4306      	orrs	r6, r0
 80101e0:	3568      	adds	r5, #104	@ 0x68
 80101e2:	e7e9      	b.n	80101b8 <_fwalk_sglue+0x10>

080101e4 <siprintf>:
 80101e4:	b40e      	push	{r1, r2, r3}
 80101e6:	b500      	push	{lr}
 80101e8:	b09c      	sub	sp, #112	@ 0x70
 80101ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80101ec:	9002      	str	r0, [sp, #8]
 80101ee:	9006      	str	r0, [sp, #24]
 80101f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80101f4:	4809      	ldr	r0, [pc, #36]	@ (801021c <siprintf+0x38>)
 80101f6:	9107      	str	r1, [sp, #28]
 80101f8:	9104      	str	r1, [sp, #16]
 80101fa:	4909      	ldr	r1, [pc, #36]	@ (8010220 <siprintf+0x3c>)
 80101fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8010200:	9105      	str	r1, [sp, #20]
 8010202:	6800      	ldr	r0, [r0, #0]
 8010204:	9301      	str	r3, [sp, #4]
 8010206:	a902      	add	r1, sp, #8
 8010208:	f001 fb8e 	bl	8011928 <_svfiprintf_r>
 801020c:	9b02      	ldr	r3, [sp, #8]
 801020e:	2200      	movs	r2, #0
 8010210:	701a      	strb	r2, [r3, #0]
 8010212:	b01c      	add	sp, #112	@ 0x70
 8010214:	f85d eb04 	ldr.w	lr, [sp], #4
 8010218:	b003      	add	sp, #12
 801021a:	4770      	bx	lr
 801021c:	24000138 	.word	0x24000138
 8010220:	ffff0208 	.word	0xffff0208

08010224 <__sread>:
 8010224:	b510      	push	{r4, lr}
 8010226:	460c      	mov	r4, r1
 8010228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801022c:	f000 f86c 	bl	8010308 <_read_r>
 8010230:	2800      	cmp	r0, #0
 8010232:	bfab      	itete	ge
 8010234:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010236:	89a3      	ldrhlt	r3, [r4, #12]
 8010238:	181b      	addge	r3, r3, r0
 801023a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801023e:	bfac      	ite	ge
 8010240:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010242:	81a3      	strhlt	r3, [r4, #12]
 8010244:	bd10      	pop	{r4, pc}

08010246 <__swrite>:
 8010246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801024a:	461f      	mov	r7, r3
 801024c:	898b      	ldrh	r3, [r1, #12]
 801024e:	05db      	lsls	r3, r3, #23
 8010250:	4605      	mov	r5, r0
 8010252:	460c      	mov	r4, r1
 8010254:	4616      	mov	r6, r2
 8010256:	d505      	bpl.n	8010264 <__swrite+0x1e>
 8010258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801025c:	2302      	movs	r3, #2
 801025e:	2200      	movs	r2, #0
 8010260:	f000 f840 	bl	80102e4 <_lseek_r>
 8010264:	89a3      	ldrh	r3, [r4, #12]
 8010266:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801026a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801026e:	81a3      	strh	r3, [r4, #12]
 8010270:	4632      	mov	r2, r6
 8010272:	463b      	mov	r3, r7
 8010274:	4628      	mov	r0, r5
 8010276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801027a:	f000 b857 	b.w	801032c <_write_r>

0801027e <__sseek>:
 801027e:	b510      	push	{r4, lr}
 8010280:	460c      	mov	r4, r1
 8010282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010286:	f000 f82d 	bl	80102e4 <_lseek_r>
 801028a:	1c43      	adds	r3, r0, #1
 801028c:	89a3      	ldrh	r3, [r4, #12]
 801028e:	bf15      	itete	ne
 8010290:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010292:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010296:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801029a:	81a3      	strheq	r3, [r4, #12]
 801029c:	bf18      	it	ne
 801029e:	81a3      	strhne	r3, [r4, #12]
 80102a0:	bd10      	pop	{r4, pc}

080102a2 <__sclose>:
 80102a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102a6:	f000 b80d 	b.w	80102c4 <_close_r>

080102aa <memset>:
 80102aa:	4402      	add	r2, r0
 80102ac:	4603      	mov	r3, r0
 80102ae:	4293      	cmp	r3, r2
 80102b0:	d100      	bne.n	80102b4 <memset+0xa>
 80102b2:	4770      	bx	lr
 80102b4:	f803 1b01 	strb.w	r1, [r3], #1
 80102b8:	e7f9      	b.n	80102ae <memset+0x4>
	...

080102bc <_localeconv_r>:
 80102bc:	4800      	ldr	r0, [pc, #0]	@ (80102c0 <_localeconv_r+0x4>)
 80102be:	4770      	bx	lr
 80102c0:	24000278 	.word	0x24000278

080102c4 <_close_r>:
 80102c4:	b538      	push	{r3, r4, r5, lr}
 80102c6:	4d06      	ldr	r5, [pc, #24]	@ (80102e0 <_close_r+0x1c>)
 80102c8:	2300      	movs	r3, #0
 80102ca:	4604      	mov	r4, r0
 80102cc:	4608      	mov	r0, r1
 80102ce:	602b      	str	r3, [r5, #0]
 80102d0:	f7f1 f9b8 	bl	8001644 <_close>
 80102d4:	1c43      	adds	r3, r0, #1
 80102d6:	d102      	bne.n	80102de <_close_r+0x1a>
 80102d8:	682b      	ldr	r3, [r5, #0]
 80102da:	b103      	cbz	r3, 80102de <_close_r+0x1a>
 80102dc:	6023      	str	r3, [r4, #0]
 80102de:	bd38      	pop	{r3, r4, r5, pc}
 80102e0:	240025d4 	.word	0x240025d4

080102e4 <_lseek_r>:
 80102e4:	b538      	push	{r3, r4, r5, lr}
 80102e6:	4d07      	ldr	r5, [pc, #28]	@ (8010304 <_lseek_r+0x20>)
 80102e8:	4604      	mov	r4, r0
 80102ea:	4608      	mov	r0, r1
 80102ec:	4611      	mov	r1, r2
 80102ee:	2200      	movs	r2, #0
 80102f0:	602a      	str	r2, [r5, #0]
 80102f2:	461a      	mov	r2, r3
 80102f4:	f7f1 f9cd 	bl	8001692 <_lseek>
 80102f8:	1c43      	adds	r3, r0, #1
 80102fa:	d102      	bne.n	8010302 <_lseek_r+0x1e>
 80102fc:	682b      	ldr	r3, [r5, #0]
 80102fe:	b103      	cbz	r3, 8010302 <_lseek_r+0x1e>
 8010300:	6023      	str	r3, [r4, #0]
 8010302:	bd38      	pop	{r3, r4, r5, pc}
 8010304:	240025d4 	.word	0x240025d4

08010308 <_read_r>:
 8010308:	b538      	push	{r3, r4, r5, lr}
 801030a:	4d07      	ldr	r5, [pc, #28]	@ (8010328 <_read_r+0x20>)
 801030c:	4604      	mov	r4, r0
 801030e:	4608      	mov	r0, r1
 8010310:	4611      	mov	r1, r2
 8010312:	2200      	movs	r2, #0
 8010314:	602a      	str	r2, [r5, #0]
 8010316:	461a      	mov	r2, r3
 8010318:	f7f1 f95b 	bl	80015d2 <_read>
 801031c:	1c43      	adds	r3, r0, #1
 801031e:	d102      	bne.n	8010326 <_read_r+0x1e>
 8010320:	682b      	ldr	r3, [r5, #0]
 8010322:	b103      	cbz	r3, 8010326 <_read_r+0x1e>
 8010324:	6023      	str	r3, [r4, #0]
 8010326:	bd38      	pop	{r3, r4, r5, pc}
 8010328:	240025d4 	.word	0x240025d4

0801032c <_write_r>:
 801032c:	b538      	push	{r3, r4, r5, lr}
 801032e:	4d07      	ldr	r5, [pc, #28]	@ (801034c <_write_r+0x20>)
 8010330:	4604      	mov	r4, r0
 8010332:	4608      	mov	r0, r1
 8010334:	4611      	mov	r1, r2
 8010336:	2200      	movs	r2, #0
 8010338:	602a      	str	r2, [r5, #0]
 801033a:	461a      	mov	r2, r3
 801033c:	f7f1 f966 	bl	800160c <_write>
 8010340:	1c43      	adds	r3, r0, #1
 8010342:	d102      	bne.n	801034a <_write_r+0x1e>
 8010344:	682b      	ldr	r3, [r5, #0]
 8010346:	b103      	cbz	r3, 801034a <_write_r+0x1e>
 8010348:	6023      	str	r3, [r4, #0]
 801034a:	bd38      	pop	{r3, r4, r5, pc}
 801034c:	240025d4 	.word	0x240025d4

08010350 <__errno>:
 8010350:	4b01      	ldr	r3, [pc, #4]	@ (8010358 <__errno+0x8>)
 8010352:	6818      	ldr	r0, [r3, #0]
 8010354:	4770      	bx	lr
 8010356:	bf00      	nop
 8010358:	24000138 	.word	0x24000138

0801035c <__libc_init_array>:
 801035c:	b570      	push	{r4, r5, r6, lr}
 801035e:	4d0d      	ldr	r5, [pc, #52]	@ (8010394 <__libc_init_array+0x38>)
 8010360:	4c0d      	ldr	r4, [pc, #52]	@ (8010398 <__libc_init_array+0x3c>)
 8010362:	1b64      	subs	r4, r4, r5
 8010364:	10a4      	asrs	r4, r4, #2
 8010366:	2600      	movs	r6, #0
 8010368:	42a6      	cmp	r6, r4
 801036a:	d109      	bne.n	8010380 <__libc_init_array+0x24>
 801036c:	4d0b      	ldr	r5, [pc, #44]	@ (801039c <__libc_init_array+0x40>)
 801036e:	4c0c      	ldr	r4, [pc, #48]	@ (80103a0 <__libc_init_array+0x44>)
 8010370:	f002 f838 	bl	80123e4 <_init>
 8010374:	1b64      	subs	r4, r4, r5
 8010376:	10a4      	asrs	r4, r4, #2
 8010378:	2600      	movs	r6, #0
 801037a:	42a6      	cmp	r6, r4
 801037c:	d105      	bne.n	801038a <__libc_init_array+0x2e>
 801037e:	bd70      	pop	{r4, r5, r6, pc}
 8010380:	f855 3b04 	ldr.w	r3, [r5], #4
 8010384:	4798      	blx	r3
 8010386:	3601      	adds	r6, #1
 8010388:	e7ee      	b.n	8010368 <__libc_init_array+0xc>
 801038a:	f855 3b04 	ldr.w	r3, [r5], #4
 801038e:	4798      	blx	r3
 8010390:	3601      	adds	r6, #1
 8010392:	e7f2      	b.n	801037a <__libc_init_array+0x1e>
 8010394:	08012810 	.word	0x08012810
 8010398:	08012810 	.word	0x08012810
 801039c:	08012810 	.word	0x08012810
 80103a0:	08012814 	.word	0x08012814

080103a4 <__retarget_lock_init_recursive>:
 80103a4:	4770      	bx	lr

080103a6 <__retarget_lock_acquire_recursive>:
 80103a6:	4770      	bx	lr

080103a8 <__retarget_lock_release_recursive>:
 80103a8:	4770      	bx	lr

080103aa <quorem>:
 80103aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103ae:	6903      	ldr	r3, [r0, #16]
 80103b0:	690c      	ldr	r4, [r1, #16]
 80103b2:	42a3      	cmp	r3, r4
 80103b4:	4607      	mov	r7, r0
 80103b6:	db7e      	blt.n	80104b6 <quorem+0x10c>
 80103b8:	3c01      	subs	r4, #1
 80103ba:	f101 0814 	add.w	r8, r1, #20
 80103be:	00a3      	lsls	r3, r4, #2
 80103c0:	f100 0514 	add.w	r5, r0, #20
 80103c4:	9300      	str	r3, [sp, #0]
 80103c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80103ca:	9301      	str	r3, [sp, #4]
 80103cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80103d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80103d4:	3301      	adds	r3, #1
 80103d6:	429a      	cmp	r2, r3
 80103d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80103dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80103e0:	d32e      	bcc.n	8010440 <quorem+0x96>
 80103e2:	f04f 0a00 	mov.w	sl, #0
 80103e6:	46c4      	mov	ip, r8
 80103e8:	46ae      	mov	lr, r5
 80103ea:	46d3      	mov	fp, sl
 80103ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80103f0:	b298      	uxth	r0, r3
 80103f2:	fb06 a000 	mla	r0, r6, r0, sl
 80103f6:	0c02      	lsrs	r2, r0, #16
 80103f8:	0c1b      	lsrs	r3, r3, #16
 80103fa:	fb06 2303 	mla	r3, r6, r3, r2
 80103fe:	f8de 2000 	ldr.w	r2, [lr]
 8010402:	b280      	uxth	r0, r0
 8010404:	b292      	uxth	r2, r2
 8010406:	1a12      	subs	r2, r2, r0
 8010408:	445a      	add	r2, fp
 801040a:	f8de 0000 	ldr.w	r0, [lr]
 801040e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010412:	b29b      	uxth	r3, r3
 8010414:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010418:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801041c:	b292      	uxth	r2, r2
 801041e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010422:	45e1      	cmp	r9, ip
 8010424:	f84e 2b04 	str.w	r2, [lr], #4
 8010428:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801042c:	d2de      	bcs.n	80103ec <quorem+0x42>
 801042e:	9b00      	ldr	r3, [sp, #0]
 8010430:	58eb      	ldr	r3, [r5, r3]
 8010432:	b92b      	cbnz	r3, 8010440 <quorem+0x96>
 8010434:	9b01      	ldr	r3, [sp, #4]
 8010436:	3b04      	subs	r3, #4
 8010438:	429d      	cmp	r5, r3
 801043a:	461a      	mov	r2, r3
 801043c:	d32f      	bcc.n	801049e <quorem+0xf4>
 801043e:	613c      	str	r4, [r7, #16]
 8010440:	4638      	mov	r0, r7
 8010442:	f001 f90d 	bl	8011660 <__mcmp>
 8010446:	2800      	cmp	r0, #0
 8010448:	db25      	blt.n	8010496 <quorem+0xec>
 801044a:	4629      	mov	r1, r5
 801044c:	2000      	movs	r0, #0
 801044e:	f858 2b04 	ldr.w	r2, [r8], #4
 8010452:	f8d1 c000 	ldr.w	ip, [r1]
 8010456:	fa1f fe82 	uxth.w	lr, r2
 801045a:	fa1f f38c 	uxth.w	r3, ip
 801045e:	eba3 030e 	sub.w	r3, r3, lr
 8010462:	4403      	add	r3, r0
 8010464:	0c12      	lsrs	r2, r2, #16
 8010466:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801046a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801046e:	b29b      	uxth	r3, r3
 8010470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010474:	45c1      	cmp	r9, r8
 8010476:	f841 3b04 	str.w	r3, [r1], #4
 801047a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801047e:	d2e6      	bcs.n	801044e <quorem+0xa4>
 8010480:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010484:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010488:	b922      	cbnz	r2, 8010494 <quorem+0xea>
 801048a:	3b04      	subs	r3, #4
 801048c:	429d      	cmp	r5, r3
 801048e:	461a      	mov	r2, r3
 8010490:	d30b      	bcc.n	80104aa <quorem+0x100>
 8010492:	613c      	str	r4, [r7, #16]
 8010494:	3601      	adds	r6, #1
 8010496:	4630      	mov	r0, r6
 8010498:	b003      	add	sp, #12
 801049a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801049e:	6812      	ldr	r2, [r2, #0]
 80104a0:	3b04      	subs	r3, #4
 80104a2:	2a00      	cmp	r2, #0
 80104a4:	d1cb      	bne.n	801043e <quorem+0x94>
 80104a6:	3c01      	subs	r4, #1
 80104a8:	e7c6      	b.n	8010438 <quorem+0x8e>
 80104aa:	6812      	ldr	r2, [r2, #0]
 80104ac:	3b04      	subs	r3, #4
 80104ae:	2a00      	cmp	r2, #0
 80104b0:	d1ef      	bne.n	8010492 <quorem+0xe8>
 80104b2:	3c01      	subs	r4, #1
 80104b4:	e7ea      	b.n	801048c <quorem+0xe2>
 80104b6:	2000      	movs	r0, #0
 80104b8:	e7ee      	b.n	8010498 <quorem+0xee>
 80104ba:	0000      	movs	r0, r0
 80104bc:	0000      	movs	r0, r0
	...

080104c0 <_dtoa_r>:
 80104c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104c4:	ed2d 8b02 	vpush	{d8}
 80104c8:	69c7      	ldr	r7, [r0, #28]
 80104ca:	b091      	sub	sp, #68	@ 0x44
 80104cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80104d0:	ec55 4b10 	vmov	r4, r5, d0
 80104d4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80104d6:	9107      	str	r1, [sp, #28]
 80104d8:	4681      	mov	r9, r0
 80104da:	9209      	str	r2, [sp, #36]	@ 0x24
 80104dc:	930d      	str	r3, [sp, #52]	@ 0x34
 80104de:	b97f      	cbnz	r7, 8010500 <_dtoa_r+0x40>
 80104e0:	2010      	movs	r0, #16
 80104e2:	f000 fd8d 	bl	8011000 <malloc>
 80104e6:	4602      	mov	r2, r0
 80104e8:	f8c9 001c 	str.w	r0, [r9, #28]
 80104ec:	b920      	cbnz	r0, 80104f8 <_dtoa_r+0x38>
 80104ee:	4ba0      	ldr	r3, [pc, #640]	@ (8010770 <_dtoa_r+0x2b0>)
 80104f0:	21ef      	movs	r1, #239	@ 0xef
 80104f2:	48a0      	ldr	r0, [pc, #640]	@ (8010774 <_dtoa_r+0x2b4>)
 80104f4:	f001 fbf8 	bl	8011ce8 <__assert_func>
 80104f8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80104fc:	6007      	str	r7, [r0, #0]
 80104fe:	60c7      	str	r7, [r0, #12]
 8010500:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010504:	6819      	ldr	r1, [r3, #0]
 8010506:	b159      	cbz	r1, 8010520 <_dtoa_r+0x60>
 8010508:	685a      	ldr	r2, [r3, #4]
 801050a:	604a      	str	r2, [r1, #4]
 801050c:	2301      	movs	r3, #1
 801050e:	4093      	lsls	r3, r2
 8010510:	608b      	str	r3, [r1, #8]
 8010512:	4648      	mov	r0, r9
 8010514:	f000 fe6a 	bl	80111ec <_Bfree>
 8010518:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801051c:	2200      	movs	r2, #0
 801051e:	601a      	str	r2, [r3, #0]
 8010520:	1e2b      	subs	r3, r5, #0
 8010522:	bfbb      	ittet	lt
 8010524:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010528:	9303      	strlt	r3, [sp, #12]
 801052a:	2300      	movge	r3, #0
 801052c:	2201      	movlt	r2, #1
 801052e:	bfac      	ite	ge
 8010530:	6033      	strge	r3, [r6, #0]
 8010532:	6032      	strlt	r2, [r6, #0]
 8010534:	4b90      	ldr	r3, [pc, #576]	@ (8010778 <_dtoa_r+0x2b8>)
 8010536:	9e03      	ldr	r6, [sp, #12]
 8010538:	43b3      	bics	r3, r6
 801053a:	d110      	bne.n	801055e <_dtoa_r+0x9e>
 801053c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801053e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010542:	6013      	str	r3, [r2, #0]
 8010544:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8010548:	4323      	orrs	r3, r4
 801054a:	f000 84de 	beq.w	8010f0a <_dtoa_r+0xa4a>
 801054e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010550:	4f8a      	ldr	r7, [pc, #552]	@ (801077c <_dtoa_r+0x2bc>)
 8010552:	2b00      	cmp	r3, #0
 8010554:	f000 84e0 	beq.w	8010f18 <_dtoa_r+0xa58>
 8010558:	1cfb      	adds	r3, r7, #3
 801055a:	f000 bcdb 	b.w	8010f14 <_dtoa_r+0xa54>
 801055e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8010562:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801056a:	d10a      	bne.n	8010582 <_dtoa_r+0xc2>
 801056c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801056e:	2301      	movs	r3, #1
 8010570:	6013      	str	r3, [r2, #0]
 8010572:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010574:	b113      	cbz	r3, 801057c <_dtoa_r+0xbc>
 8010576:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010578:	4b81      	ldr	r3, [pc, #516]	@ (8010780 <_dtoa_r+0x2c0>)
 801057a:	6013      	str	r3, [r2, #0]
 801057c:	4f81      	ldr	r7, [pc, #516]	@ (8010784 <_dtoa_r+0x2c4>)
 801057e:	f000 bccb 	b.w	8010f18 <_dtoa_r+0xa58>
 8010582:	aa0e      	add	r2, sp, #56	@ 0x38
 8010584:	a90f      	add	r1, sp, #60	@ 0x3c
 8010586:	4648      	mov	r0, r9
 8010588:	eeb0 0b48 	vmov.f64	d0, d8
 801058c:	f001 f918 	bl	80117c0 <__d2b>
 8010590:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8010594:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010596:	9001      	str	r0, [sp, #4]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d045      	beq.n	8010628 <_dtoa_r+0x168>
 801059c:	eeb0 7b48 	vmov.f64	d7, d8
 80105a0:	ee18 1a90 	vmov	r1, s17
 80105a4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80105a8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80105ac:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80105b0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80105b4:	2500      	movs	r5, #0
 80105b6:	ee07 1a90 	vmov	s15, r1
 80105ba:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80105be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010758 <_dtoa_r+0x298>
 80105c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80105c6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8010760 <_dtoa_r+0x2a0>
 80105ca:	eea7 6b05 	vfma.f64	d6, d7, d5
 80105ce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010768 <_dtoa_r+0x2a8>
 80105d2:	ee07 3a90 	vmov	s15, r3
 80105d6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80105da:	eeb0 7b46 	vmov.f64	d7, d6
 80105de:	eea4 7b05 	vfma.f64	d7, d4, d5
 80105e2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80105e6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80105ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105ee:	ee16 8a90 	vmov	r8, s13
 80105f2:	d508      	bpl.n	8010606 <_dtoa_r+0x146>
 80105f4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80105f8:	eeb4 6b47 	vcmp.f64	d6, d7
 80105fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010600:	bf18      	it	ne
 8010602:	f108 38ff 	addne.w	r8, r8, #4294967295
 8010606:	f1b8 0f16 	cmp.w	r8, #22
 801060a:	d82b      	bhi.n	8010664 <_dtoa_r+0x1a4>
 801060c:	495e      	ldr	r1, [pc, #376]	@ (8010788 <_dtoa_r+0x2c8>)
 801060e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8010612:	ed91 7b00 	vldr	d7, [r1]
 8010616:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801061a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801061e:	d501      	bpl.n	8010624 <_dtoa_r+0x164>
 8010620:	f108 38ff 	add.w	r8, r8, #4294967295
 8010624:	2100      	movs	r1, #0
 8010626:	e01e      	b.n	8010666 <_dtoa_r+0x1a6>
 8010628:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801062a:	4413      	add	r3, r2
 801062c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8010630:	2920      	cmp	r1, #32
 8010632:	bfc1      	itttt	gt
 8010634:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8010638:	408e      	lslgt	r6, r1
 801063a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801063e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8010642:	bfd6      	itet	le
 8010644:	f1c1 0120 	rsble	r1, r1, #32
 8010648:	4331      	orrgt	r1, r6
 801064a:	fa04 f101 	lslle.w	r1, r4, r1
 801064e:	ee07 1a90 	vmov	s15, r1
 8010652:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010656:	3b01      	subs	r3, #1
 8010658:	ee17 1a90 	vmov	r1, s15
 801065c:	2501      	movs	r5, #1
 801065e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8010662:	e7a8      	b.n	80105b6 <_dtoa_r+0xf6>
 8010664:	2101      	movs	r1, #1
 8010666:	1ad2      	subs	r2, r2, r3
 8010668:	1e53      	subs	r3, r2, #1
 801066a:	9306      	str	r3, [sp, #24]
 801066c:	bf45      	ittet	mi
 801066e:	f1c2 0301 	rsbmi	r3, r2, #1
 8010672:	9305      	strmi	r3, [sp, #20]
 8010674:	2300      	movpl	r3, #0
 8010676:	2300      	movmi	r3, #0
 8010678:	bf4c      	ite	mi
 801067a:	9306      	strmi	r3, [sp, #24]
 801067c:	9305      	strpl	r3, [sp, #20]
 801067e:	f1b8 0f00 	cmp.w	r8, #0
 8010682:	910c      	str	r1, [sp, #48]	@ 0x30
 8010684:	db18      	blt.n	80106b8 <_dtoa_r+0x1f8>
 8010686:	9b06      	ldr	r3, [sp, #24]
 8010688:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801068c:	4443      	add	r3, r8
 801068e:	9306      	str	r3, [sp, #24]
 8010690:	2300      	movs	r3, #0
 8010692:	9a07      	ldr	r2, [sp, #28]
 8010694:	2a09      	cmp	r2, #9
 8010696:	d849      	bhi.n	801072c <_dtoa_r+0x26c>
 8010698:	2a05      	cmp	r2, #5
 801069a:	bfc4      	itt	gt
 801069c:	3a04      	subgt	r2, #4
 801069e:	9207      	strgt	r2, [sp, #28]
 80106a0:	9a07      	ldr	r2, [sp, #28]
 80106a2:	f1a2 0202 	sub.w	r2, r2, #2
 80106a6:	bfcc      	ite	gt
 80106a8:	2400      	movgt	r4, #0
 80106aa:	2401      	movle	r4, #1
 80106ac:	2a03      	cmp	r2, #3
 80106ae:	d848      	bhi.n	8010742 <_dtoa_r+0x282>
 80106b0:	e8df f002 	tbb	[pc, r2]
 80106b4:	3a2c2e0b 	.word	0x3a2c2e0b
 80106b8:	9b05      	ldr	r3, [sp, #20]
 80106ba:	2200      	movs	r2, #0
 80106bc:	eba3 0308 	sub.w	r3, r3, r8
 80106c0:	9305      	str	r3, [sp, #20]
 80106c2:	920a      	str	r2, [sp, #40]	@ 0x28
 80106c4:	f1c8 0300 	rsb	r3, r8, #0
 80106c8:	e7e3      	b.n	8010692 <_dtoa_r+0x1d2>
 80106ca:	2200      	movs	r2, #0
 80106cc:	9208      	str	r2, [sp, #32]
 80106ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106d0:	2a00      	cmp	r2, #0
 80106d2:	dc39      	bgt.n	8010748 <_dtoa_r+0x288>
 80106d4:	f04f 0b01 	mov.w	fp, #1
 80106d8:	46da      	mov	sl, fp
 80106da:	465a      	mov	r2, fp
 80106dc:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80106e0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80106e4:	2100      	movs	r1, #0
 80106e6:	2004      	movs	r0, #4
 80106e8:	f100 0614 	add.w	r6, r0, #20
 80106ec:	4296      	cmp	r6, r2
 80106ee:	d930      	bls.n	8010752 <_dtoa_r+0x292>
 80106f0:	6079      	str	r1, [r7, #4]
 80106f2:	4648      	mov	r0, r9
 80106f4:	9304      	str	r3, [sp, #16]
 80106f6:	f000 fd39 	bl	801116c <_Balloc>
 80106fa:	9b04      	ldr	r3, [sp, #16]
 80106fc:	4607      	mov	r7, r0
 80106fe:	2800      	cmp	r0, #0
 8010700:	d146      	bne.n	8010790 <_dtoa_r+0x2d0>
 8010702:	4b22      	ldr	r3, [pc, #136]	@ (801078c <_dtoa_r+0x2cc>)
 8010704:	4602      	mov	r2, r0
 8010706:	f240 11af 	movw	r1, #431	@ 0x1af
 801070a:	e6f2      	b.n	80104f2 <_dtoa_r+0x32>
 801070c:	2201      	movs	r2, #1
 801070e:	e7dd      	b.n	80106cc <_dtoa_r+0x20c>
 8010710:	2200      	movs	r2, #0
 8010712:	9208      	str	r2, [sp, #32]
 8010714:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010716:	eb08 0b02 	add.w	fp, r8, r2
 801071a:	f10b 0a01 	add.w	sl, fp, #1
 801071e:	4652      	mov	r2, sl
 8010720:	2a01      	cmp	r2, #1
 8010722:	bfb8      	it	lt
 8010724:	2201      	movlt	r2, #1
 8010726:	e7db      	b.n	80106e0 <_dtoa_r+0x220>
 8010728:	2201      	movs	r2, #1
 801072a:	e7f2      	b.n	8010712 <_dtoa_r+0x252>
 801072c:	2401      	movs	r4, #1
 801072e:	2200      	movs	r2, #0
 8010730:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8010734:	f04f 3bff 	mov.w	fp, #4294967295
 8010738:	2100      	movs	r1, #0
 801073a:	46da      	mov	sl, fp
 801073c:	2212      	movs	r2, #18
 801073e:	9109      	str	r1, [sp, #36]	@ 0x24
 8010740:	e7ce      	b.n	80106e0 <_dtoa_r+0x220>
 8010742:	2201      	movs	r2, #1
 8010744:	9208      	str	r2, [sp, #32]
 8010746:	e7f5      	b.n	8010734 <_dtoa_r+0x274>
 8010748:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 801074c:	46da      	mov	sl, fp
 801074e:	465a      	mov	r2, fp
 8010750:	e7c6      	b.n	80106e0 <_dtoa_r+0x220>
 8010752:	3101      	adds	r1, #1
 8010754:	0040      	lsls	r0, r0, #1
 8010756:	e7c7      	b.n	80106e8 <_dtoa_r+0x228>
 8010758:	636f4361 	.word	0x636f4361
 801075c:	3fd287a7 	.word	0x3fd287a7
 8010760:	8b60c8b3 	.word	0x8b60c8b3
 8010764:	3fc68a28 	.word	0x3fc68a28
 8010768:	509f79fb 	.word	0x509f79fb
 801076c:	3fd34413 	.word	0x3fd34413
 8010770:	080124cd 	.word	0x080124cd
 8010774:	080124e4 	.word	0x080124e4
 8010778:	7ff00000 	.word	0x7ff00000
 801077c:	080124c9 	.word	0x080124c9
 8010780:	0801249d 	.word	0x0801249d
 8010784:	0801249c 	.word	0x0801249c
 8010788:	080125e0 	.word	0x080125e0
 801078c:	0801253c 	.word	0x0801253c
 8010790:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8010794:	f1ba 0f0e 	cmp.w	sl, #14
 8010798:	6010      	str	r0, [r2, #0]
 801079a:	d86f      	bhi.n	801087c <_dtoa_r+0x3bc>
 801079c:	2c00      	cmp	r4, #0
 801079e:	d06d      	beq.n	801087c <_dtoa_r+0x3bc>
 80107a0:	f1b8 0f00 	cmp.w	r8, #0
 80107a4:	f340 80c2 	ble.w	801092c <_dtoa_r+0x46c>
 80107a8:	4aca      	ldr	r2, [pc, #808]	@ (8010ad4 <_dtoa_r+0x614>)
 80107aa:	f008 010f 	and.w	r1, r8, #15
 80107ae:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80107b2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80107b6:	ed92 7b00 	vldr	d7, [r2]
 80107ba:	ea4f 1128 	mov.w	r1, r8, asr #4
 80107be:	f000 80a9 	beq.w	8010914 <_dtoa_r+0x454>
 80107c2:	4ac5      	ldr	r2, [pc, #788]	@ (8010ad8 <_dtoa_r+0x618>)
 80107c4:	ed92 6b08 	vldr	d6, [r2, #32]
 80107c8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80107cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80107d0:	f001 010f 	and.w	r1, r1, #15
 80107d4:	2203      	movs	r2, #3
 80107d6:	48c0      	ldr	r0, [pc, #768]	@ (8010ad8 <_dtoa_r+0x618>)
 80107d8:	2900      	cmp	r1, #0
 80107da:	f040 809d 	bne.w	8010918 <_dtoa_r+0x458>
 80107de:	ed9d 6b02 	vldr	d6, [sp, #8]
 80107e2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80107e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80107ea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80107ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 80107f0:	2900      	cmp	r1, #0
 80107f2:	f000 80c1 	beq.w	8010978 <_dtoa_r+0x4b8>
 80107f6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80107fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80107fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010802:	f140 80b9 	bpl.w	8010978 <_dtoa_r+0x4b8>
 8010806:	f1ba 0f00 	cmp.w	sl, #0
 801080a:	f000 80b5 	beq.w	8010978 <_dtoa_r+0x4b8>
 801080e:	f1bb 0f00 	cmp.w	fp, #0
 8010812:	dd31      	ble.n	8010878 <_dtoa_r+0x3b8>
 8010814:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8010818:	ee27 7b06 	vmul.f64	d7, d7, d6
 801081c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010820:	f108 31ff 	add.w	r1, r8, #4294967295
 8010824:	9104      	str	r1, [sp, #16]
 8010826:	3201      	adds	r2, #1
 8010828:	465c      	mov	r4, fp
 801082a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801082e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8010832:	ee07 2a90 	vmov	s15, r2
 8010836:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801083a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801083e:	ee15 2a90 	vmov	r2, s11
 8010842:	ec51 0b15 	vmov	r0, r1, d5
 8010846:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801084a:	2c00      	cmp	r4, #0
 801084c:	f040 8098 	bne.w	8010980 <_dtoa_r+0x4c0>
 8010850:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8010854:	ee36 6b47 	vsub.f64	d6, d6, d7
 8010858:	ec41 0b17 	vmov	d7, r0, r1
 801085c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010864:	f300 8261 	bgt.w	8010d2a <_dtoa_r+0x86a>
 8010868:	eeb1 7b47 	vneg.f64	d7, d7
 801086c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010874:	f100 80f5 	bmi.w	8010a62 <_dtoa_r+0x5a2>
 8010878:	ed8d 8b02 	vstr	d8, [sp, #8]
 801087c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801087e:	2a00      	cmp	r2, #0
 8010880:	f2c0 812c 	blt.w	8010adc <_dtoa_r+0x61c>
 8010884:	f1b8 0f0e 	cmp.w	r8, #14
 8010888:	f300 8128 	bgt.w	8010adc <_dtoa_r+0x61c>
 801088c:	4b91      	ldr	r3, [pc, #580]	@ (8010ad4 <_dtoa_r+0x614>)
 801088e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010892:	ed93 6b00 	vldr	d6, [r3]
 8010896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010898:	2b00      	cmp	r3, #0
 801089a:	da03      	bge.n	80108a4 <_dtoa_r+0x3e4>
 801089c:	f1ba 0f00 	cmp.w	sl, #0
 80108a0:	f340 80d2 	ble.w	8010a48 <_dtoa_r+0x588>
 80108a4:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80108a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80108ac:	463e      	mov	r6, r7
 80108ae:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80108b2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80108b6:	ee15 3a10 	vmov	r3, s10
 80108ba:	3330      	adds	r3, #48	@ 0x30
 80108bc:	f806 3b01 	strb.w	r3, [r6], #1
 80108c0:	1bf3      	subs	r3, r6, r7
 80108c2:	459a      	cmp	sl, r3
 80108c4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80108c8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80108cc:	f040 80f8 	bne.w	8010ac0 <_dtoa_r+0x600>
 80108d0:	ee37 7b07 	vadd.f64	d7, d7, d7
 80108d4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80108d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108dc:	f300 80dd 	bgt.w	8010a9a <_dtoa_r+0x5da>
 80108e0:	eeb4 7b46 	vcmp.f64	d7, d6
 80108e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108e8:	d104      	bne.n	80108f4 <_dtoa_r+0x434>
 80108ea:	ee15 3a10 	vmov	r3, s10
 80108ee:	07db      	lsls	r3, r3, #31
 80108f0:	f100 80d3 	bmi.w	8010a9a <_dtoa_r+0x5da>
 80108f4:	9901      	ldr	r1, [sp, #4]
 80108f6:	4648      	mov	r0, r9
 80108f8:	f000 fc78 	bl	80111ec <_Bfree>
 80108fc:	2300      	movs	r3, #0
 80108fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010900:	7033      	strb	r3, [r6, #0]
 8010902:	f108 0301 	add.w	r3, r8, #1
 8010906:	6013      	str	r3, [r2, #0]
 8010908:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801090a:	2b00      	cmp	r3, #0
 801090c:	f000 8304 	beq.w	8010f18 <_dtoa_r+0xa58>
 8010910:	601e      	str	r6, [r3, #0]
 8010912:	e301      	b.n	8010f18 <_dtoa_r+0xa58>
 8010914:	2202      	movs	r2, #2
 8010916:	e75e      	b.n	80107d6 <_dtoa_r+0x316>
 8010918:	07cc      	lsls	r4, r1, #31
 801091a:	d504      	bpl.n	8010926 <_dtoa_r+0x466>
 801091c:	ed90 6b00 	vldr	d6, [r0]
 8010920:	3201      	adds	r2, #1
 8010922:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010926:	1049      	asrs	r1, r1, #1
 8010928:	3008      	adds	r0, #8
 801092a:	e755      	b.n	80107d8 <_dtoa_r+0x318>
 801092c:	d022      	beq.n	8010974 <_dtoa_r+0x4b4>
 801092e:	f1c8 0100 	rsb	r1, r8, #0
 8010932:	4a68      	ldr	r2, [pc, #416]	@ (8010ad4 <_dtoa_r+0x614>)
 8010934:	f001 000f 	and.w	r0, r1, #15
 8010938:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801093c:	ed92 7b00 	vldr	d7, [r2]
 8010940:	ee28 7b07 	vmul.f64	d7, d8, d7
 8010944:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010948:	4863      	ldr	r0, [pc, #396]	@ (8010ad8 <_dtoa_r+0x618>)
 801094a:	1109      	asrs	r1, r1, #4
 801094c:	2400      	movs	r4, #0
 801094e:	2202      	movs	r2, #2
 8010950:	b929      	cbnz	r1, 801095e <_dtoa_r+0x49e>
 8010952:	2c00      	cmp	r4, #0
 8010954:	f43f af49 	beq.w	80107ea <_dtoa_r+0x32a>
 8010958:	ed8d 7b02 	vstr	d7, [sp, #8]
 801095c:	e745      	b.n	80107ea <_dtoa_r+0x32a>
 801095e:	07ce      	lsls	r6, r1, #31
 8010960:	d505      	bpl.n	801096e <_dtoa_r+0x4ae>
 8010962:	ed90 6b00 	vldr	d6, [r0]
 8010966:	3201      	adds	r2, #1
 8010968:	2401      	movs	r4, #1
 801096a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801096e:	1049      	asrs	r1, r1, #1
 8010970:	3008      	adds	r0, #8
 8010972:	e7ed      	b.n	8010950 <_dtoa_r+0x490>
 8010974:	2202      	movs	r2, #2
 8010976:	e738      	b.n	80107ea <_dtoa_r+0x32a>
 8010978:	f8cd 8010 	str.w	r8, [sp, #16]
 801097c:	4654      	mov	r4, sl
 801097e:	e754      	b.n	801082a <_dtoa_r+0x36a>
 8010980:	4a54      	ldr	r2, [pc, #336]	@ (8010ad4 <_dtoa_r+0x614>)
 8010982:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8010986:	ed12 4b02 	vldr	d4, [r2, #-8]
 801098a:	9a08      	ldr	r2, [sp, #32]
 801098c:	ec41 0b17 	vmov	d7, r0, r1
 8010990:	443c      	add	r4, r7
 8010992:	b34a      	cbz	r2, 80109e8 <_dtoa_r+0x528>
 8010994:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8010998:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801099c:	463e      	mov	r6, r7
 801099e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80109a2:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80109a6:	ee35 7b47 	vsub.f64	d7, d5, d7
 80109aa:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80109ae:	ee14 2a90 	vmov	r2, s9
 80109b2:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80109b6:	3230      	adds	r2, #48	@ 0x30
 80109b8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80109bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80109c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109c4:	f806 2b01 	strb.w	r2, [r6], #1
 80109c8:	d438      	bmi.n	8010a3c <_dtoa_r+0x57c>
 80109ca:	ee32 5b46 	vsub.f64	d5, d2, d6
 80109ce:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80109d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109d6:	d462      	bmi.n	8010a9e <_dtoa_r+0x5de>
 80109d8:	42a6      	cmp	r6, r4
 80109da:	f43f af4d 	beq.w	8010878 <_dtoa_r+0x3b8>
 80109de:	ee27 7b03 	vmul.f64	d7, d7, d3
 80109e2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80109e6:	e7e0      	b.n	80109aa <_dtoa_r+0x4ea>
 80109e8:	4621      	mov	r1, r4
 80109ea:	463e      	mov	r6, r7
 80109ec:	ee27 7b04 	vmul.f64	d7, d7, d4
 80109f0:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80109f4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80109f8:	ee14 2a90 	vmov	r2, s9
 80109fc:	3230      	adds	r2, #48	@ 0x30
 80109fe:	f806 2b01 	strb.w	r2, [r6], #1
 8010a02:	42a6      	cmp	r6, r4
 8010a04:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010a08:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010a0c:	d119      	bne.n	8010a42 <_dtoa_r+0x582>
 8010a0e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8010a12:	ee37 4b05 	vadd.f64	d4, d7, d5
 8010a16:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8010a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a1e:	dc3e      	bgt.n	8010a9e <_dtoa_r+0x5de>
 8010a20:	ee35 5b47 	vsub.f64	d5, d5, d7
 8010a24:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8010a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a2c:	f57f af24 	bpl.w	8010878 <_dtoa_r+0x3b8>
 8010a30:	460e      	mov	r6, r1
 8010a32:	3901      	subs	r1, #1
 8010a34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010a38:	2b30      	cmp	r3, #48	@ 0x30
 8010a3a:	d0f9      	beq.n	8010a30 <_dtoa_r+0x570>
 8010a3c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010a40:	e758      	b.n	80108f4 <_dtoa_r+0x434>
 8010a42:	ee26 6b03 	vmul.f64	d6, d6, d3
 8010a46:	e7d5      	b.n	80109f4 <_dtoa_r+0x534>
 8010a48:	d10b      	bne.n	8010a62 <_dtoa_r+0x5a2>
 8010a4a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8010a4e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8010a52:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010a56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a5e:	f2c0 8161 	blt.w	8010d24 <_dtoa_r+0x864>
 8010a62:	2400      	movs	r4, #0
 8010a64:	4625      	mov	r5, r4
 8010a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a68:	43db      	mvns	r3, r3
 8010a6a:	9304      	str	r3, [sp, #16]
 8010a6c:	463e      	mov	r6, r7
 8010a6e:	f04f 0800 	mov.w	r8, #0
 8010a72:	4621      	mov	r1, r4
 8010a74:	4648      	mov	r0, r9
 8010a76:	f000 fbb9 	bl	80111ec <_Bfree>
 8010a7a:	2d00      	cmp	r5, #0
 8010a7c:	d0de      	beq.n	8010a3c <_dtoa_r+0x57c>
 8010a7e:	f1b8 0f00 	cmp.w	r8, #0
 8010a82:	d005      	beq.n	8010a90 <_dtoa_r+0x5d0>
 8010a84:	45a8      	cmp	r8, r5
 8010a86:	d003      	beq.n	8010a90 <_dtoa_r+0x5d0>
 8010a88:	4641      	mov	r1, r8
 8010a8a:	4648      	mov	r0, r9
 8010a8c:	f000 fbae 	bl	80111ec <_Bfree>
 8010a90:	4629      	mov	r1, r5
 8010a92:	4648      	mov	r0, r9
 8010a94:	f000 fbaa 	bl	80111ec <_Bfree>
 8010a98:	e7d0      	b.n	8010a3c <_dtoa_r+0x57c>
 8010a9a:	f8cd 8010 	str.w	r8, [sp, #16]
 8010a9e:	4633      	mov	r3, r6
 8010aa0:	461e      	mov	r6, r3
 8010aa2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010aa6:	2a39      	cmp	r2, #57	@ 0x39
 8010aa8:	d106      	bne.n	8010ab8 <_dtoa_r+0x5f8>
 8010aaa:	429f      	cmp	r7, r3
 8010aac:	d1f8      	bne.n	8010aa0 <_dtoa_r+0x5e0>
 8010aae:	9a04      	ldr	r2, [sp, #16]
 8010ab0:	3201      	adds	r2, #1
 8010ab2:	9204      	str	r2, [sp, #16]
 8010ab4:	2230      	movs	r2, #48	@ 0x30
 8010ab6:	703a      	strb	r2, [r7, #0]
 8010ab8:	781a      	ldrb	r2, [r3, #0]
 8010aba:	3201      	adds	r2, #1
 8010abc:	701a      	strb	r2, [r3, #0]
 8010abe:	e7bd      	b.n	8010a3c <_dtoa_r+0x57c>
 8010ac0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010ac4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010acc:	f47f aeef 	bne.w	80108ae <_dtoa_r+0x3ee>
 8010ad0:	e710      	b.n	80108f4 <_dtoa_r+0x434>
 8010ad2:	bf00      	nop
 8010ad4:	080125e0 	.word	0x080125e0
 8010ad8:	080125b8 	.word	0x080125b8
 8010adc:	9908      	ldr	r1, [sp, #32]
 8010ade:	2900      	cmp	r1, #0
 8010ae0:	f000 80e3 	beq.w	8010caa <_dtoa_r+0x7ea>
 8010ae4:	9907      	ldr	r1, [sp, #28]
 8010ae6:	2901      	cmp	r1, #1
 8010ae8:	f300 80c8 	bgt.w	8010c7c <_dtoa_r+0x7bc>
 8010aec:	2d00      	cmp	r5, #0
 8010aee:	f000 80c1 	beq.w	8010c74 <_dtoa_r+0x7b4>
 8010af2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010af6:	9e05      	ldr	r6, [sp, #20]
 8010af8:	461c      	mov	r4, r3
 8010afa:	9304      	str	r3, [sp, #16]
 8010afc:	9b05      	ldr	r3, [sp, #20]
 8010afe:	4413      	add	r3, r2
 8010b00:	9305      	str	r3, [sp, #20]
 8010b02:	9b06      	ldr	r3, [sp, #24]
 8010b04:	2101      	movs	r1, #1
 8010b06:	4413      	add	r3, r2
 8010b08:	4648      	mov	r0, r9
 8010b0a:	9306      	str	r3, [sp, #24]
 8010b0c:	f000 fc22 	bl	8011354 <__i2b>
 8010b10:	9b04      	ldr	r3, [sp, #16]
 8010b12:	4605      	mov	r5, r0
 8010b14:	b166      	cbz	r6, 8010b30 <_dtoa_r+0x670>
 8010b16:	9a06      	ldr	r2, [sp, #24]
 8010b18:	2a00      	cmp	r2, #0
 8010b1a:	dd09      	ble.n	8010b30 <_dtoa_r+0x670>
 8010b1c:	42b2      	cmp	r2, r6
 8010b1e:	9905      	ldr	r1, [sp, #20]
 8010b20:	bfa8      	it	ge
 8010b22:	4632      	movge	r2, r6
 8010b24:	1a89      	subs	r1, r1, r2
 8010b26:	9105      	str	r1, [sp, #20]
 8010b28:	9906      	ldr	r1, [sp, #24]
 8010b2a:	1ab6      	subs	r6, r6, r2
 8010b2c:	1a8a      	subs	r2, r1, r2
 8010b2e:	9206      	str	r2, [sp, #24]
 8010b30:	b1fb      	cbz	r3, 8010b72 <_dtoa_r+0x6b2>
 8010b32:	9a08      	ldr	r2, [sp, #32]
 8010b34:	2a00      	cmp	r2, #0
 8010b36:	f000 80bc 	beq.w	8010cb2 <_dtoa_r+0x7f2>
 8010b3a:	b19c      	cbz	r4, 8010b64 <_dtoa_r+0x6a4>
 8010b3c:	4629      	mov	r1, r5
 8010b3e:	4622      	mov	r2, r4
 8010b40:	4648      	mov	r0, r9
 8010b42:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010b44:	f000 fcc6 	bl	80114d4 <__pow5mult>
 8010b48:	9a01      	ldr	r2, [sp, #4]
 8010b4a:	4601      	mov	r1, r0
 8010b4c:	4605      	mov	r5, r0
 8010b4e:	4648      	mov	r0, r9
 8010b50:	f000 fc16 	bl	8011380 <__multiply>
 8010b54:	9901      	ldr	r1, [sp, #4]
 8010b56:	9004      	str	r0, [sp, #16]
 8010b58:	4648      	mov	r0, r9
 8010b5a:	f000 fb47 	bl	80111ec <_Bfree>
 8010b5e:	9a04      	ldr	r2, [sp, #16]
 8010b60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010b62:	9201      	str	r2, [sp, #4]
 8010b64:	1b1a      	subs	r2, r3, r4
 8010b66:	d004      	beq.n	8010b72 <_dtoa_r+0x6b2>
 8010b68:	9901      	ldr	r1, [sp, #4]
 8010b6a:	4648      	mov	r0, r9
 8010b6c:	f000 fcb2 	bl	80114d4 <__pow5mult>
 8010b70:	9001      	str	r0, [sp, #4]
 8010b72:	2101      	movs	r1, #1
 8010b74:	4648      	mov	r0, r9
 8010b76:	f000 fbed 	bl	8011354 <__i2b>
 8010b7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b7c:	4604      	mov	r4, r0
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	f000 81d0 	beq.w	8010f24 <_dtoa_r+0xa64>
 8010b84:	461a      	mov	r2, r3
 8010b86:	4601      	mov	r1, r0
 8010b88:	4648      	mov	r0, r9
 8010b8a:	f000 fca3 	bl	80114d4 <__pow5mult>
 8010b8e:	9b07      	ldr	r3, [sp, #28]
 8010b90:	2b01      	cmp	r3, #1
 8010b92:	4604      	mov	r4, r0
 8010b94:	f300 8095 	bgt.w	8010cc2 <_dtoa_r+0x802>
 8010b98:	9b02      	ldr	r3, [sp, #8]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	f040 808b 	bne.w	8010cb6 <_dtoa_r+0x7f6>
 8010ba0:	9b03      	ldr	r3, [sp, #12]
 8010ba2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8010ba6:	2a00      	cmp	r2, #0
 8010ba8:	f040 8087 	bne.w	8010cba <_dtoa_r+0x7fa>
 8010bac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010bb0:	0d12      	lsrs	r2, r2, #20
 8010bb2:	0512      	lsls	r2, r2, #20
 8010bb4:	2a00      	cmp	r2, #0
 8010bb6:	f000 8082 	beq.w	8010cbe <_dtoa_r+0x7fe>
 8010bba:	9b05      	ldr	r3, [sp, #20]
 8010bbc:	3301      	adds	r3, #1
 8010bbe:	9305      	str	r3, [sp, #20]
 8010bc0:	9b06      	ldr	r3, [sp, #24]
 8010bc2:	3301      	adds	r3, #1
 8010bc4:	9306      	str	r3, [sp, #24]
 8010bc6:	2301      	movs	r3, #1
 8010bc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010bca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	f000 81af 	beq.w	8010f30 <_dtoa_r+0xa70>
 8010bd2:	6922      	ldr	r2, [r4, #16]
 8010bd4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8010bd8:	6910      	ldr	r0, [r2, #16]
 8010bda:	f000 fb6f 	bl	80112bc <__hi0bits>
 8010bde:	f1c0 0020 	rsb	r0, r0, #32
 8010be2:	9b06      	ldr	r3, [sp, #24]
 8010be4:	4418      	add	r0, r3
 8010be6:	f010 001f 	ands.w	r0, r0, #31
 8010bea:	d076      	beq.n	8010cda <_dtoa_r+0x81a>
 8010bec:	f1c0 0220 	rsb	r2, r0, #32
 8010bf0:	2a04      	cmp	r2, #4
 8010bf2:	dd69      	ble.n	8010cc8 <_dtoa_r+0x808>
 8010bf4:	9b05      	ldr	r3, [sp, #20]
 8010bf6:	f1c0 001c 	rsb	r0, r0, #28
 8010bfa:	4403      	add	r3, r0
 8010bfc:	9305      	str	r3, [sp, #20]
 8010bfe:	9b06      	ldr	r3, [sp, #24]
 8010c00:	4406      	add	r6, r0
 8010c02:	4403      	add	r3, r0
 8010c04:	9306      	str	r3, [sp, #24]
 8010c06:	9b05      	ldr	r3, [sp, #20]
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	dd05      	ble.n	8010c18 <_dtoa_r+0x758>
 8010c0c:	9901      	ldr	r1, [sp, #4]
 8010c0e:	461a      	mov	r2, r3
 8010c10:	4648      	mov	r0, r9
 8010c12:	f000 fcb9 	bl	8011588 <__lshift>
 8010c16:	9001      	str	r0, [sp, #4]
 8010c18:	9b06      	ldr	r3, [sp, #24]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	dd05      	ble.n	8010c2a <_dtoa_r+0x76a>
 8010c1e:	4621      	mov	r1, r4
 8010c20:	461a      	mov	r2, r3
 8010c22:	4648      	mov	r0, r9
 8010c24:	f000 fcb0 	bl	8011588 <__lshift>
 8010c28:	4604      	mov	r4, r0
 8010c2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d056      	beq.n	8010cde <_dtoa_r+0x81e>
 8010c30:	9801      	ldr	r0, [sp, #4]
 8010c32:	4621      	mov	r1, r4
 8010c34:	f000 fd14 	bl	8011660 <__mcmp>
 8010c38:	2800      	cmp	r0, #0
 8010c3a:	da50      	bge.n	8010cde <_dtoa_r+0x81e>
 8010c3c:	f108 33ff 	add.w	r3, r8, #4294967295
 8010c40:	9304      	str	r3, [sp, #16]
 8010c42:	9901      	ldr	r1, [sp, #4]
 8010c44:	2300      	movs	r3, #0
 8010c46:	220a      	movs	r2, #10
 8010c48:	4648      	mov	r0, r9
 8010c4a:	f000 faf1 	bl	8011230 <__multadd>
 8010c4e:	9b08      	ldr	r3, [sp, #32]
 8010c50:	9001      	str	r0, [sp, #4]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	f000 816e 	beq.w	8010f34 <_dtoa_r+0xa74>
 8010c58:	4629      	mov	r1, r5
 8010c5a:	2300      	movs	r3, #0
 8010c5c:	220a      	movs	r2, #10
 8010c5e:	4648      	mov	r0, r9
 8010c60:	f000 fae6 	bl	8011230 <__multadd>
 8010c64:	f1bb 0f00 	cmp.w	fp, #0
 8010c68:	4605      	mov	r5, r0
 8010c6a:	dc64      	bgt.n	8010d36 <_dtoa_r+0x876>
 8010c6c:	9b07      	ldr	r3, [sp, #28]
 8010c6e:	2b02      	cmp	r3, #2
 8010c70:	dc3e      	bgt.n	8010cf0 <_dtoa_r+0x830>
 8010c72:	e060      	b.n	8010d36 <_dtoa_r+0x876>
 8010c74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010c76:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010c7a:	e73c      	b.n	8010af6 <_dtoa_r+0x636>
 8010c7c:	f10a 34ff 	add.w	r4, sl, #4294967295
 8010c80:	42a3      	cmp	r3, r4
 8010c82:	bfbf      	itttt	lt
 8010c84:	1ae2      	sublt	r2, r4, r3
 8010c86:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010c88:	189b      	addlt	r3, r3, r2
 8010c8a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8010c8c:	bfae      	itee	ge
 8010c8e:	1b1c      	subge	r4, r3, r4
 8010c90:	4623      	movlt	r3, r4
 8010c92:	2400      	movlt	r4, #0
 8010c94:	f1ba 0f00 	cmp.w	sl, #0
 8010c98:	bfb5      	itete	lt
 8010c9a:	9a05      	ldrlt	r2, [sp, #20]
 8010c9c:	9e05      	ldrge	r6, [sp, #20]
 8010c9e:	eba2 060a 	sublt.w	r6, r2, sl
 8010ca2:	4652      	movge	r2, sl
 8010ca4:	bfb8      	it	lt
 8010ca6:	2200      	movlt	r2, #0
 8010ca8:	e727      	b.n	8010afa <_dtoa_r+0x63a>
 8010caa:	9e05      	ldr	r6, [sp, #20]
 8010cac:	9d08      	ldr	r5, [sp, #32]
 8010cae:	461c      	mov	r4, r3
 8010cb0:	e730      	b.n	8010b14 <_dtoa_r+0x654>
 8010cb2:	461a      	mov	r2, r3
 8010cb4:	e758      	b.n	8010b68 <_dtoa_r+0x6a8>
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	e786      	b.n	8010bc8 <_dtoa_r+0x708>
 8010cba:	9b02      	ldr	r3, [sp, #8]
 8010cbc:	e784      	b.n	8010bc8 <_dtoa_r+0x708>
 8010cbe:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010cc0:	e783      	b.n	8010bca <_dtoa_r+0x70a>
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010cc6:	e784      	b.n	8010bd2 <_dtoa_r+0x712>
 8010cc8:	d09d      	beq.n	8010c06 <_dtoa_r+0x746>
 8010cca:	9b05      	ldr	r3, [sp, #20]
 8010ccc:	321c      	adds	r2, #28
 8010cce:	4413      	add	r3, r2
 8010cd0:	9305      	str	r3, [sp, #20]
 8010cd2:	9b06      	ldr	r3, [sp, #24]
 8010cd4:	4416      	add	r6, r2
 8010cd6:	4413      	add	r3, r2
 8010cd8:	e794      	b.n	8010c04 <_dtoa_r+0x744>
 8010cda:	4602      	mov	r2, r0
 8010cdc:	e7f5      	b.n	8010cca <_dtoa_r+0x80a>
 8010cde:	f1ba 0f00 	cmp.w	sl, #0
 8010ce2:	f8cd 8010 	str.w	r8, [sp, #16]
 8010ce6:	46d3      	mov	fp, sl
 8010ce8:	dc21      	bgt.n	8010d2e <_dtoa_r+0x86e>
 8010cea:	9b07      	ldr	r3, [sp, #28]
 8010cec:	2b02      	cmp	r3, #2
 8010cee:	dd1e      	ble.n	8010d2e <_dtoa_r+0x86e>
 8010cf0:	f1bb 0f00 	cmp.w	fp, #0
 8010cf4:	f47f aeb7 	bne.w	8010a66 <_dtoa_r+0x5a6>
 8010cf8:	4621      	mov	r1, r4
 8010cfa:	465b      	mov	r3, fp
 8010cfc:	2205      	movs	r2, #5
 8010cfe:	4648      	mov	r0, r9
 8010d00:	f000 fa96 	bl	8011230 <__multadd>
 8010d04:	4601      	mov	r1, r0
 8010d06:	4604      	mov	r4, r0
 8010d08:	9801      	ldr	r0, [sp, #4]
 8010d0a:	f000 fca9 	bl	8011660 <__mcmp>
 8010d0e:	2800      	cmp	r0, #0
 8010d10:	f77f aea9 	ble.w	8010a66 <_dtoa_r+0x5a6>
 8010d14:	463e      	mov	r6, r7
 8010d16:	2331      	movs	r3, #49	@ 0x31
 8010d18:	f806 3b01 	strb.w	r3, [r6], #1
 8010d1c:	9b04      	ldr	r3, [sp, #16]
 8010d1e:	3301      	adds	r3, #1
 8010d20:	9304      	str	r3, [sp, #16]
 8010d22:	e6a4      	b.n	8010a6e <_dtoa_r+0x5ae>
 8010d24:	f8cd 8010 	str.w	r8, [sp, #16]
 8010d28:	4654      	mov	r4, sl
 8010d2a:	4625      	mov	r5, r4
 8010d2c:	e7f2      	b.n	8010d14 <_dtoa_r+0x854>
 8010d2e:	9b08      	ldr	r3, [sp, #32]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	f000 8103 	beq.w	8010f3c <_dtoa_r+0xa7c>
 8010d36:	2e00      	cmp	r6, #0
 8010d38:	dd05      	ble.n	8010d46 <_dtoa_r+0x886>
 8010d3a:	4629      	mov	r1, r5
 8010d3c:	4632      	mov	r2, r6
 8010d3e:	4648      	mov	r0, r9
 8010d40:	f000 fc22 	bl	8011588 <__lshift>
 8010d44:	4605      	mov	r5, r0
 8010d46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d058      	beq.n	8010dfe <_dtoa_r+0x93e>
 8010d4c:	6869      	ldr	r1, [r5, #4]
 8010d4e:	4648      	mov	r0, r9
 8010d50:	f000 fa0c 	bl	801116c <_Balloc>
 8010d54:	4606      	mov	r6, r0
 8010d56:	b928      	cbnz	r0, 8010d64 <_dtoa_r+0x8a4>
 8010d58:	4b82      	ldr	r3, [pc, #520]	@ (8010f64 <_dtoa_r+0xaa4>)
 8010d5a:	4602      	mov	r2, r0
 8010d5c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010d60:	f7ff bbc7 	b.w	80104f2 <_dtoa_r+0x32>
 8010d64:	692a      	ldr	r2, [r5, #16]
 8010d66:	3202      	adds	r2, #2
 8010d68:	0092      	lsls	r2, r2, #2
 8010d6a:	f105 010c 	add.w	r1, r5, #12
 8010d6e:	300c      	adds	r0, #12
 8010d70:	f000 ffac 	bl	8011ccc <memcpy>
 8010d74:	2201      	movs	r2, #1
 8010d76:	4631      	mov	r1, r6
 8010d78:	4648      	mov	r0, r9
 8010d7a:	f000 fc05 	bl	8011588 <__lshift>
 8010d7e:	1c7b      	adds	r3, r7, #1
 8010d80:	9305      	str	r3, [sp, #20]
 8010d82:	eb07 030b 	add.w	r3, r7, fp
 8010d86:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d88:	9b02      	ldr	r3, [sp, #8]
 8010d8a:	f003 0301 	and.w	r3, r3, #1
 8010d8e:	46a8      	mov	r8, r5
 8010d90:	9308      	str	r3, [sp, #32]
 8010d92:	4605      	mov	r5, r0
 8010d94:	9b05      	ldr	r3, [sp, #20]
 8010d96:	9801      	ldr	r0, [sp, #4]
 8010d98:	4621      	mov	r1, r4
 8010d9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8010d9e:	f7ff fb04 	bl	80103aa <quorem>
 8010da2:	4641      	mov	r1, r8
 8010da4:	9002      	str	r0, [sp, #8]
 8010da6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010daa:	9801      	ldr	r0, [sp, #4]
 8010dac:	f000 fc58 	bl	8011660 <__mcmp>
 8010db0:	462a      	mov	r2, r5
 8010db2:	9006      	str	r0, [sp, #24]
 8010db4:	4621      	mov	r1, r4
 8010db6:	4648      	mov	r0, r9
 8010db8:	f000 fc6e 	bl	8011698 <__mdiff>
 8010dbc:	68c2      	ldr	r2, [r0, #12]
 8010dbe:	4606      	mov	r6, r0
 8010dc0:	b9fa      	cbnz	r2, 8010e02 <_dtoa_r+0x942>
 8010dc2:	4601      	mov	r1, r0
 8010dc4:	9801      	ldr	r0, [sp, #4]
 8010dc6:	f000 fc4b 	bl	8011660 <__mcmp>
 8010dca:	4602      	mov	r2, r0
 8010dcc:	4631      	mov	r1, r6
 8010dce:	4648      	mov	r0, r9
 8010dd0:	920a      	str	r2, [sp, #40]	@ 0x28
 8010dd2:	f000 fa0b 	bl	80111ec <_Bfree>
 8010dd6:	9b07      	ldr	r3, [sp, #28]
 8010dd8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010dda:	9e05      	ldr	r6, [sp, #20]
 8010ddc:	ea43 0102 	orr.w	r1, r3, r2
 8010de0:	9b08      	ldr	r3, [sp, #32]
 8010de2:	4319      	orrs	r1, r3
 8010de4:	d10f      	bne.n	8010e06 <_dtoa_r+0x946>
 8010de6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010dea:	d028      	beq.n	8010e3e <_dtoa_r+0x97e>
 8010dec:	9b06      	ldr	r3, [sp, #24]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	dd02      	ble.n	8010df8 <_dtoa_r+0x938>
 8010df2:	9b02      	ldr	r3, [sp, #8]
 8010df4:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8010df8:	f88b a000 	strb.w	sl, [fp]
 8010dfc:	e639      	b.n	8010a72 <_dtoa_r+0x5b2>
 8010dfe:	4628      	mov	r0, r5
 8010e00:	e7bd      	b.n	8010d7e <_dtoa_r+0x8be>
 8010e02:	2201      	movs	r2, #1
 8010e04:	e7e2      	b.n	8010dcc <_dtoa_r+0x90c>
 8010e06:	9b06      	ldr	r3, [sp, #24]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	db04      	blt.n	8010e16 <_dtoa_r+0x956>
 8010e0c:	9907      	ldr	r1, [sp, #28]
 8010e0e:	430b      	orrs	r3, r1
 8010e10:	9908      	ldr	r1, [sp, #32]
 8010e12:	430b      	orrs	r3, r1
 8010e14:	d120      	bne.n	8010e58 <_dtoa_r+0x998>
 8010e16:	2a00      	cmp	r2, #0
 8010e18:	ddee      	ble.n	8010df8 <_dtoa_r+0x938>
 8010e1a:	9901      	ldr	r1, [sp, #4]
 8010e1c:	2201      	movs	r2, #1
 8010e1e:	4648      	mov	r0, r9
 8010e20:	f000 fbb2 	bl	8011588 <__lshift>
 8010e24:	4621      	mov	r1, r4
 8010e26:	9001      	str	r0, [sp, #4]
 8010e28:	f000 fc1a 	bl	8011660 <__mcmp>
 8010e2c:	2800      	cmp	r0, #0
 8010e2e:	dc03      	bgt.n	8010e38 <_dtoa_r+0x978>
 8010e30:	d1e2      	bne.n	8010df8 <_dtoa_r+0x938>
 8010e32:	f01a 0f01 	tst.w	sl, #1
 8010e36:	d0df      	beq.n	8010df8 <_dtoa_r+0x938>
 8010e38:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010e3c:	d1d9      	bne.n	8010df2 <_dtoa_r+0x932>
 8010e3e:	2339      	movs	r3, #57	@ 0x39
 8010e40:	f88b 3000 	strb.w	r3, [fp]
 8010e44:	4633      	mov	r3, r6
 8010e46:	461e      	mov	r6, r3
 8010e48:	3b01      	subs	r3, #1
 8010e4a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010e4e:	2a39      	cmp	r2, #57	@ 0x39
 8010e50:	d053      	beq.n	8010efa <_dtoa_r+0xa3a>
 8010e52:	3201      	adds	r2, #1
 8010e54:	701a      	strb	r2, [r3, #0]
 8010e56:	e60c      	b.n	8010a72 <_dtoa_r+0x5b2>
 8010e58:	2a00      	cmp	r2, #0
 8010e5a:	dd07      	ble.n	8010e6c <_dtoa_r+0x9ac>
 8010e5c:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010e60:	d0ed      	beq.n	8010e3e <_dtoa_r+0x97e>
 8010e62:	f10a 0301 	add.w	r3, sl, #1
 8010e66:	f88b 3000 	strb.w	r3, [fp]
 8010e6a:	e602      	b.n	8010a72 <_dtoa_r+0x5b2>
 8010e6c:	9b05      	ldr	r3, [sp, #20]
 8010e6e:	9a05      	ldr	r2, [sp, #20]
 8010e70:	f803 ac01 	strb.w	sl, [r3, #-1]
 8010e74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e76:	4293      	cmp	r3, r2
 8010e78:	d029      	beq.n	8010ece <_dtoa_r+0xa0e>
 8010e7a:	9901      	ldr	r1, [sp, #4]
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	220a      	movs	r2, #10
 8010e80:	4648      	mov	r0, r9
 8010e82:	f000 f9d5 	bl	8011230 <__multadd>
 8010e86:	45a8      	cmp	r8, r5
 8010e88:	9001      	str	r0, [sp, #4]
 8010e8a:	f04f 0300 	mov.w	r3, #0
 8010e8e:	f04f 020a 	mov.w	r2, #10
 8010e92:	4641      	mov	r1, r8
 8010e94:	4648      	mov	r0, r9
 8010e96:	d107      	bne.n	8010ea8 <_dtoa_r+0x9e8>
 8010e98:	f000 f9ca 	bl	8011230 <__multadd>
 8010e9c:	4680      	mov	r8, r0
 8010e9e:	4605      	mov	r5, r0
 8010ea0:	9b05      	ldr	r3, [sp, #20]
 8010ea2:	3301      	adds	r3, #1
 8010ea4:	9305      	str	r3, [sp, #20]
 8010ea6:	e775      	b.n	8010d94 <_dtoa_r+0x8d4>
 8010ea8:	f000 f9c2 	bl	8011230 <__multadd>
 8010eac:	4629      	mov	r1, r5
 8010eae:	4680      	mov	r8, r0
 8010eb0:	2300      	movs	r3, #0
 8010eb2:	220a      	movs	r2, #10
 8010eb4:	4648      	mov	r0, r9
 8010eb6:	f000 f9bb 	bl	8011230 <__multadd>
 8010eba:	4605      	mov	r5, r0
 8010ebc:	e7f0      	b.n	8010ea0 <_dtoa_r+0x9e0>
 8010ebe:	f1bb 0f00 	cmp.w	fp, #0
 8010ec2:	bfcc      	ite	gt
 8010ec4:	465e      	movgt	r6, fp
 8010ec6:	2601      	movle	r6, #1
 8010ec8:	443e      	add	r6, r7
 8010eca:	f04f 0800 	mov.w	r8, #0
 8010ece:	9901      	ldr	r1, [sp, #4]
 8010ed0:	2201      	movs	r2, #1
 8010ed2:	4648      	mov	r0, r9
 8010ed4:	f000 fb58 	bl	8011588 <__lshift>
 8010ed8:	4621      	mov	r1, r4
 8010eda:	9001      	str	r0, [sp, #4]
 8010edc:	f000 fbc0 	bl	8011660 <__mcmp>
 8010ee0:	2800      	cmp	r0, #0
 8010ee2:	dcaf      	bgt.n	8010e44 <_dtoa_r+0x984>
 8010ee4:	d102      	bne.n	8010eec <_dtoa_r+0xa2c>
 8010ee6:	f01a 0f01 	tst.w	sl, #1
 8010eea:	d1ab      	bne.n	8010e44 <_dtoa_r+0x984>
 8010eec:	4633      	mov	r3, r6
 8010eee:	461e      	mov	r6, r3
 8010ef0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010ef4:	2a30      	cmp	r2, #48	@ 0x30
 8010ef6:	d0fa      	beq.n	8010eee <_dtoa_r+0xa2e>
 8010ef8:	e5bb      	b.n	8010a72 <_dtoa_r+0x5b2>
 8010efa:	429f      	cmp	r7, r3
 8010efc:	d1a3      	bne.n	8010e46 <_dtoa_r+0x986>
 8010efe:	9b04      	ldr	r3, [sp, #16]
 8010f00:	3301      	adds	r3, #1
 8010f02:	9304      	str	r3, [sp, #16]
 8010f04:	2331      	movs	r3, #49	@ 0x31
 8010f06:	703b      	strb	r3, [r7, #0]
 8010f08:	e5b3      	b.n	8010a72 <_dtoa_r+0x5b2>
 8010f0a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010f0c:	4f16      	ldr	r7, [pc, #88]	@ (8010f68 <_dtoa_r+0xaa8>)
 8010f0e:	b11b      	cbz	r3, 8010f18 <_dtoa_r+0xa58>
 8010f10:	f107 0308 	add.w	r3, r7, #8
 8010f14:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010f16:	6013      	str	r3, [r2, #0]
 8010f18:	4638      	mov	r0, r7
 8010f1a:	b011      	add	sp, #68	@ 0x44
 8010f1c:	ecbd 8b02 	vpop	{d8}
 8010f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f24:	9b07      	ldr	r3, [sp, #28]
 8010f26:	2b01      	cmp	r3, #1
 8010f28:	f77f ae36 	ble.w	8010b98 <_dtoa_r+0x6d8>
 8010f2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010f30:	2001      	movs	r0, #1
 8010f32:	e656      	b.n	8010be2 <_dtoa_r+0x722>
 8010f34:	f1bb 0f00 	cmp.w	fp, #0
 8010f38:	f77f aed7 	ble.w	8010cea <_dtoa_r+0x82a>
 8010f3c:	463e      	mov	r6, r7
 8010f3e:	9801      	ldr	r0, [sp, #4]
 8010f40:	4621      	mov	r1, r4
 8010f42:	f7ff fa32 	bl	80103aa <quorem>
 8010f46:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010f4a:	f806 ab01 	strb.w	sl, [r6], #1
 8010f4e:	1bf2      	subs	r2, r6, r7
 8010f50:	4593      	cmp	fp, r2
 8010f52:	ddb4      	ble.n	8010ebe <_dtoa_r+0x9fe>
 8010f54:	9901      	ldr	r1, [sp, #4]
 8010f56:	2300      	movs	r3, #0
 8010f58:	220a      	movs	r2, #10
 8010f5a:	4648      	mov	r0, r9
 8010f5c:	f000 f968 	bl	8011230 <__multadd>
 8010f60:	9001      	str	r0, [sp, #4]
 8010f62:	e7ec      	b.n	8010f3e <_dtoa_r+0xa7e>
 8010f64:	0801253c 	.word	0x0801253c
 8010f68:	080124c0 	.word	0x080124c0

08010f6c <_free_r>:
 8010f6c:	b538      	push	{r3, r4, r5, lr}
 8010f6e:	4605      	mov	r5, r0
 8010f70:	2900      	cmp	r1, #0
 8010f72:	d041      	beq.n	8010ff8 <_free_r+0x8c>
 8010f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010f78:	1f0c      	subs	r4, r1, #4
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	bfb8      	it	lt
 8010f7e:	18e4      	addlt	r4, r4, r3
 8010f80:	f000 f8e8 	bl	8011154 <__malloc_lock>
 8010f84:	4a1d      	ldr	r2, [pc, #116]	@ (8010ffc <_free_r+0x90>)
 8010f86:	6813      	ldr	r3, [r2, #0]
 8010f88:	b933      	cbnz	r3, 8010f98 <_free_r+0x2c>
 8010f8a:	6063      	str	r3, [r4, #4]
 8010f8c:	6014      	str	r4, [r2, #0]
 8010f8e:	4628      	mov	r0, r5
 8010f90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f94:	f000 b8e4 	b.w	8011160 <__malloc_unlock>
 8010f98:	42a3      	cmp	r3, r4
 8010f9a:	d908      	bls.n	8010fae <_free_r+0x42>
 8010f9c:	6820      	ldr	r0, [r4, #0]
 8010f9e:	1821      	adds	r1, r4, r0
 8010fa0:	428b      	cmp	r3, r1
 8010fa2:	bf01      	itttt	eq
 8010fa4:	6819      	ldreq	r1, [r3, #0]
 8010fa6:	685b      	ldreq	r3, [r3, #4]
 8010fa8:	1809      	addeq	r1, r1, r0
 8010faa:	6021      	streq	r1, [r4, #0]
 8010fac:	e7ed      	b.n	8010f8a <_free_r+0x1e>
 8010fae:	461a      	mov	r2, r3
 8010fb0:	685b      	ldr	r3, [r3, #4]
 8010fb2:	b10b      	cbz	r3, 8010fb8 <_free_r+0x4c>
 8010fb4:	42a3      	cmp	r3, r4
 8010fb6:	d9fa      	bls.n	8010fae <_free_r+0x42>
 8010fb8:	6811      	ldr	r1, [r2, #0]
 8010fba:	1850      	adds	r0, r2, r1
 8010fbc:	42a0      	cmp	r0, r4
 8010fbe:	d10b      	bne.n	8010fd8 <_free_r+0x6c>
 8010fc0:	6820      	ldr	r0, [r4, #0]
 8010fc2:	4401      	add	r1, r0
 8010fc4:	1850      	adds	r0, r2, r1
 8010fc6:	4283      	cmp	r3, r0
 8010fc8:	6011      	str	r1, [r2, #0]
 8010fca:	d1e0      	bne.n	8010f8e <_free_r+0x22>
 8010fcc:	6818      	ldr	r0, [r3, #0]
 8010fce:	685b      	ldr	r3, [r3, #4]
 8010fd0:	6053      	str	r3, [r2, #4]
 8010fd2:	4408      	add	r0, r1
 8010fd4:	6010      	str	r0, [r2, #0]
 8010fd6:	e7da      	b.n	8010f8e <_free_r+0x22>
 8010fd8:	d902      	bls.n	8010fe0 <_free_r+0x74>
 8010fda:	230c      	movs	r3, #12
 8010fdc:	602b      	str	r3, [r5, #0]
 8010fde:	e7d6      	b.n	8010f8e <_free_r+0x22>
 8010fe0:	6820      	ldr	r0, [r4, #0]
 8010fe2:	1821      	adds	r1, r4, r0
 8010fe4:	428b      	cmp	r3, r1
 8010fe6:	bf04      	itt	eq
 8010fe8:	6819      	ldreq	r1, [r3, #0]
 8010fea:	685b      	ldreq	r3, [r3, #4]
 8010fec:	6063      	str	r3, [r4, #4]
 8010fee:	bf04      	itt	eq
 8010ff0:	1809      	addeq	r1, r1, r0
 8010ff2:	6021      	streq	r1, [r4, #0]
 8010ff4:	6054      	str	r4, [r2, #4]
 8010ff6:	e7ca      	b.n	8010f8e <_free_r+0x22>
 8010ff8:	bd38      	pop	{r3, r4, r5, pc}
 8010ffa:	bf00      	nop
 8010ffc:	240025e0 	.word	0x240025e0

08011000 <malloc>:
 8011000:	4b02      	ldr	r3, [pc, #8]	@ (801100c <malloc+0xc>)
 8011002:	4601      	mov	r1, r0
 8011004:	6818      	ldr	r0, [r3, #0]
 8011006:	f000 b825 	b.w	8011054 <_malloc_r>
 801100a:	bf00      	nop
 801100c:	24000138 	.word	0x24000138

08011010 <sbrk_aligned>:
 8011010:	b570      	push	{r4, r5, r6, lr}
 8011012:	4e0f      	ldr	r6, [pc, #60]	@ (8011050 <sbrk_aligned+0x40>)
 8011014:	460c      	mov	r4, r1
 8011016:	6831      	ldr	r1, [r6, #0]
 8011018:	4605      	mov	r5, r0
 801101a:	b911      	cbnz	r1, 8011022 <sbrk_aligned+0x12>
 801101c:	f000 fe46 	bl	8011cac <_sbrk_r>
 8011020:	6030      	str	r0, [r6, #0]
 8011022:	4621      	mov	r1, r4
 8011024:	4628      	mov	r0, r5
 8011026:	f000 fe41 	bl	8011cac <_sbrk_r>
 801102a:	1c43      	adds	r3, r0, #1
 801102c:	d103      	bne.n	8011036 <sbrk_aligned+0x26>
 801102e:	f04f 34ff 	mov.w	r4, #4294967295
 8011032:	4620      	mov	r0, r4
 8011034:	bd70      	pop	{r4, r5, r6, pc}
 8011036:	1cc4      	adds	r4, r0, #3
 8011038:	f024 0403 	bic.w	r4, r4, #3
 801103c:	42a0      	cmp	r0, r4
 801103e:	d0f8      	beq.n	8011032 <sbrk_aligned+0x22>
 8011040:	1a21      	subs	r1, r4, r0
 8011042:	4628      	mov	r0, r5
 8011044:	f000 fe32 	bl	8011cac <_sbrk_r>
 8011048:	3001      	adds	r0, #1
 801104a:	d1f2      	bne.n	8011032 <sbrk_aligned+0x22>
 801104c:	e7ef      	b.n	801102e <sbrk_aligned+0x1e>
 801104e:	bf00      	nop
 8011050:	240025dc 	.word	0x240025dc

08011054 <_malloc_r>:
 8011054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011058:	1ccd      	adds	r5, r1, #3
 801105a:	f025 0503 	bic.w	r5, r5, #3
 801105e:	3508      	adds	r5, #8
 8011060:	2d0c      	cmp	r5, #12
 8011062:	bf38      	it	cc
 8011064:	250c      	movcc	r5, #12
 8011066:	2d00      	cmp	r5, #0
 8011068:	4606      	mov	r6, r0
 801106a:	db01      	blt.n	8011070 <_malloc_r+0x1c>
 801106c:	42a9      	cmp	r1, r5
 801106e:	d904      	bls.n	801107a <_malloc_r+0x26>
 8011070:	230c      	movs	r3, #12
 8011072:	6033      	str	r3, [r6, #0]
 8011074:	2000      	movs	r0, #0
 8011076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801107a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011150 <_malloc_r+0xfc>
 801107e:	f000 f869 	bl	8011154 <__malloc_lock>
 8011082:	f8d8 3000 	ldr.w	r3, [r8]
 8011086:	461c      	mov	r4, r3
 8011088:	bb44      	cbnz	r4, 80110dc <_malloc_r+0x88>
 801108a:	4629      	mov	r1, r5
 801108c:	4630      	mov	r0, r6
 801108e:	f7ff ffbf 	bl	8011010 <sbrk_aligned>
 8011092:	1c43      	adds	r3, r0, #1
 8011094:	4604      	mov	r4, r0
 8011096:	d158      	bne.n	801114a <_malloc_r+0xf6>
 8011098:	f8d8 4000 	ldr.w	r4, [r8]
 801109c:	4627      	mov	r7, r4
 801109e:	2f00      	cmp	r7, #0
 80110a0:	d143      	bne.n	801112a <_malloc_r+0xd6>
 80110a2:	2c00      	cmp	r4, #0
 80110a4:	d04b      	beq.n	801113e <_malloc_r+0xea>
 80110a6:	6823      	ldr	r3, [r4, #0]
 80110a8:	4639      	mov	r1, r7
 80110aa:	4630      	mov	r0, r6
 80110ac:	eb04 0903 	add.w	r9, r4, r3
 80110b0:	f000 fdfc 	bl	8011cac <_sbrk_r>
 80110b4:	4581      	cmp	r9, r0
 80110b6:	d142      	bne.n	801113e <_malloc_r+0xea>
 80110b8:	6821      	ldr	r1, [r4, #0]
 80110ba:	1a6d      	subs	r5, r5, r1
 80110bc:	4629      	mov	r1, r5
 80110be:	4630      	mov	r0, r6
 80110c0:	f7ff ffa6 	bl	8011010 <sbrk_aligned>
 80110c4:	3001      	adds	r0, #1
 80110c6:	d03a      	beq.n	801113e <_malloc_r+0xea>
 80110c8:	6823      	ldr	r3, [r4, #0]
 80110ca:	442b      	add	r3, r5
 80110cc:	6023      	str	r3, [r4, #0]
 80110ce:	f8d8 3000 	ldr.w	r3, [r8]
 80110d2:	685a      	ldr	r2, [r3, #4]
 80110d4:	bb62      	cbnz	r2, 8011130 <_malloc_r+0xdc>
 80110d6:	f8c8 7000 	str.w	r7, [r8]
 80110da:	e00f      	b.n	80110fc <_malloc_r+0xa8>
 80110dc:	6822      	ldr	r2, [r4, #0]
 80110de:	1b52      	subs	r2, r2, r5
 80110e0:	d420      	bmi.n	8011124 <_malloc_r+0xd0>
 80110e2:	2a0b      	cmp	r2, #11
 80110e4:	d917      	bls.n	8011116 <_malloc_r+0xc2>
 80110e6:	1961      	adds	r1, r4, r5
 80110e8:	42a3      	cmp	r3, r4
 80110ea:	6025      	str	r5, [r4, #0]
 80110ec:	bf18      	it	ne
 80110ee:	6059      	strne	r1, [r3, #4]
 80110f0:	6863      	ldr	r3, [r4, #4]
 80110f2:	bf08      	it	eq
 80110f4:	f8c8 1000 	streq.w	r1, [r8]
 80110f8:	5162      	str	r2, [r4, r5]
 80110fa:	604b      	str	r3, [r1, #4]
 80110fc:	4630      	mov	r0, r6
 80110fe:	f000 f82f 	bl	8011160 <__malloc_unlock>
 8011102:	f104 000b 	add.w	r0, r4, #11
 8011106:	1d23      	adds	r3, r4, #4
 8011108:	f020 0007 	bic.w	r0, r0, #7
 801110c:	1ac2      	subs	r2, r0, r3
 801110e:	bf1c      	itt	ne
 8011110:	1a1b      	subne	r3, r3, r0
 8011112:	50a3      	strne	r3, [r4, r2]
 8011114:	e7af      	b.n	8011076 <_malloc_r+0x22>
 8011116:	6862      	ldr	r2, [r4, #4]
 8011118:	42a3      	cmp	r3, r4
 801111a:	bf0c      	ite	eq
 801111c:	f8c8 2000 	streq.w	r2, [r8]
 8011120:	605a      	strne	r2, [r3, #4]
 8011122:	e7eb      	b.n	80110fc <_malloc_r+0xa8>
 8011124:	4623      	mov	r3, r4
 8011126:	6864      	ldr	r4, [r4, #4]
 8011128:	e7ae      	b.n	8011088 <_malloc_r+0x34>
 801112a:	463c      	mov	r4, r7
 801112c:	687f      	ldr	r7, [r7, #4]
 801112e:	e7b6      	b.n	801109e <_malloc_r+0x4a>
 8011130:	461a      	mov	r2, r3
 8011132:	685b      	ldr	r3, [r3, #4]
 8011134:	42a3      	cmp	r3, r4
 8011136:	d1fb      	bne.n	8011130 <_malloc_r+0xdc>
 8011138:	2300      	movs	r3, #0
 801113a:	6053      	str	r3, [r2, #4]
 801113c:	e7de      	b.n	80110fc <_malloc_r+0xa8>
 801113e:	230c      	movs	r3, #12
 8011140:	6033      	str	r3, [r6, #0]
 8011142:	4630      	mov	r0, r6
 8011144:	f000 f80c 	bl	8011160 <__malloc_unlock>
 8011148:	e794      	b.n	8011074 <_malloc_r+0x20>
 801114a:	6005      	str	r5, [r0, #0]
 801114c:	e7d6      	b.n	80110fc <_malloc_r+0xa8>
 801114e:	bf00      	nop
 8011150:	240025e0 	.word	0x240025e0

08011154 <__malloc_lock>:
 8011154:	4801      	ldr	r0, [pc, #4]	@ (801115c <__malloc_lock+0x8>)
 8011156:	f7ff b926 	b.w	80103a6 <__retarget_lock_acquire_recursive>
 801115a:	bf00      	nop
 801115c:	240025d8 	.word	0x240025d8

08011160 <__malloc_unlock>:
 8011160:	4801      	ldr	r0, [pc, #4]	@ (8011168 <__malloc_unlock+0x8>)
 8011162:	f7ff b921 	b.w	80103a8 <__retarget_lock_release_recursive>
 8011166:	bf00      	nop
 8011168:	240025d8 	.word	0x240025d8

0801116c <_Balloc>:
 801116c:	b570      	push	{r4, r5, r6, lr}
 801116e:	69c6      	ldr	r6, [r0, #28]
 8011170:	4604      	mov	r4, r0
 8011172:	460d      	mov	r5, r1
 8011174:	b976      	cbnz	r6, 8011194 <_Balloc+0x28>
 8011176:	2010      	movs	r0, #16
 8011178:	f7ff ff42 	bl	8011000 <malloc>
 801117c:	4602      	mov	r2, r0
 801117e:	61e0      	str	r0, [r4, #28]
 8011180:	b920      	cbnz	r0, 801118c <_Balloc+0x20>
 8011182:	4b18      	ldr	r3, [pc, #96]	@ (80111e4 <_Balloc+0x78>)
 8011184:	4818      	ldr	r0, [pc, #96]	@ (80111e8 <_Balloc+0x7c>)
 8011186:	216b      	movs	r1, #107	@ 0x6b
 8011188:	f000 fdae 	bl	8011ce8 <__assert_func>
 801118c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011190:	6006      	str	r6, [r0, #0]
 8011192:	60c6      	str	r6, [r0, #12]
 8011194:	69e6      	ldr	r6, [r4, #28]
 8011196:	68f3      	ldr	r3, [r6, #12]
 8011198:	b183      	cbz	r3, 80111bc <_Balloc+0x50>
 801119a:	69e3      	ldr	r3, [r4, #28]
 801119c:	68db      	ldr	r3, [r3, #12]
 801119e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80111a2:	b9b8      	cbnz	r0, 80111d4 <_Balloc+0x68>
 80111a4:	2101      	movs	r1, #1
 80111a6:	fa01 f605 	lsl.w	r6, r1, r5
 80111aa:	1d72      	adds	r2, r6, #5
 80111ac:	0092      	lsls	r2, r2, #2
 80111ae:	4620      	mov	r0, r4
 80111b0:	f000 fdb8 	bl	8011d24 <_calloc_r>
 80111b4:	b160      	cbz	r0, 80111d0 <_Balloc+0x64>
 80111b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80111ba:	e00e      	b.n	80111da <_Balloc+0x6e>
 80111bc:	2221      	movs	r2, #33	@ 0x21
 80111be:	2104      	movs	r1, #4
 80111c0:	4620      	mov	r0, r4
 80111c2:	f000 fdaf 	bl	8011d24 <_calloc_r>
 80111c6:	69e3      	ldr	r3, [r4, #28]
 80111c8:	60f0      	str	r0, [r6, #12]
 80111ca:	68db      	ldr	r3, [r3, #12]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d1e4      	bne.n	801119a <_Balloc+0x2e>
 80111d0:	2000      	movs	r0, #0
 80111d2:	bd70      	pop	{r4, r5, r6, pc}
 80111d4:	6802      	ldr	r2, [r0, #0]
 80111d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80111da:	2300      	movs	r3, #0
 80111dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80111e0:	e7f7      	b.n	80111d2 <_Balloc+0x66>
 80111e2:	bf00      	nop
 80111e4:	080124cd 	.word	0x080124cd
 80111e8:	0801254d 	.word	0x0801254d

080111ec <_Bfree>:
 80111ec:	b570      	push	{r4, r5, r6, lr}
 80111ee:	69c6      	ldr	r6, [r0, #28]
 80111f0:	4605      	mov	r5, r0
 80111f2:	460c      	mov	r4, r1
 80111f4:	b976      	cbnz	r6, 8011214 <_Bfree+0x28>
 80111f6:	2010      	movs	r0, #16
 80111f8:	f7ff ff02 	bl	8011000 <malloc>
 80111fc:	4602      	mov	r2, r0
 80111fe:	61e8      	str	r0, [r5, #28]
 8011200:	b920      	cbnz	r0, 801120c <_Bfree+0x20>
 8011202:	4b09      	ldr	r3, [pc, #36]	@ (8011228 <_Bfree+0x3c>)
 8011204:	4809      	ldr	r0, [pc, #36]	@ (801122c <_Bfree+0x40>)
 8011206:	218f      	movs	r1, #143	@ 0x8f
 8011208:	f000 fd6e 	bl	8011ce8 <__assert_func>
 801120c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011210:	6006      	str	r6, [r0, #0]
 8011212:	60c6      	str	r6, [r0, #12]
 8011214:	b13c      	cbz	r4, 8011226 <_Bfree+0x3a>
 8011216:	69eb      	ldr	r3, [r5, #28]
 8011218:	6862      	ldr	r2, [r4, #4]
 801121a:	68db      	ldr	r3, [r3, #12]
 801121c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011220:	6021      	str	r1, [r4, #0]
 8011222:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011226:	bd70      	pop	{r4, r5, r6, pc}
 8011228:	080124cd 	.word	0x080124cd
 801122c:	0801254d 	.word	0x0801254d

08011230 <__multadd>:
 8011230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011234:	690d      	ldr	r5, [r1, #16]
 8011236:	4607      	mov	r7, r0
 8011238:	460c      	mov	r4, r1
 801123a:	461e      	mov	r6, r3
 801123c:	f101 0c14 	add.w	ip, r1, #20
 8011240:	2000      	movs	r0, #0
 8011242:	f8dc 3000 	ldr.w	r3, [ip]
 8011246:	b299      	uxth	r1, r3
 8011248:	fb02 6101 	mla	r1, r2, r1, r6
 801124c:	0c1e      	lsrs	r6, r3, #16
 801124e:	0c0b      	lsrs	r3, r1, #16
 8011250:	fb02 3306 	mla	r3, r2, r6, r3
 8011254:	b289      	uxth	r1, r1
 8011256:	3001      	adds	r0, #1
 8011258:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801125c:	4285      	cmp	r5, r0
 801125e:	f84c 1b04 	str.w	r1, [ip], #4
 8011262:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011266:	dcec      	bgt.n	8011242 <__multadd+0x12>
 8011268:	b30e      	cbz	r6, 80112ae <__multadd+0x7e>
 801126a:	68a3      	ldr	r3, [r4, #8]
 801126c:	42ab      	cmp	r3, r5
 801126e:	dc19      	bgt.n	80112a4 <__multadd+0x74>
 8011270:	6861      	ldr	r1, [r4, #4]
 8011272:	4638      	mov	r0, r7
 8011274:	3101      	adds	r1, #1
 8011276:	f7ff ff79 	bl	801116c <_Balloc>
 801127a:	4680      	mov	r8, r0
 801127c:	b928      	cbnz	r0, 801128a <__multadd+0x5a>
 801127e:	4602      	mov	r2, r0
 8011280:	4b0c      	ldr	r3, [pc, #48]	@ (80112b4 <__multadd+0x84>)
 8011282:	480d      	ldr	r0, [pc, #52]	@ (80112b8 <__multadd+0x88>)
 8011284:	21ba      	movs	r1, #186	@ 0xba
 8011286:	f000 fd2f 	bl	8011ce8 <__assert_func>
 801128a:	6922      	ldr	r2, [r4, #16]
 801128c:	3202      	adds	r2, #2
 801128e:	f104 010c 	add.w	r1, r4, #12
 8011292:	0092      	lsls	r2, r2, #2
 8011294:	300c      	adds	r0, #12
 8011296:	f000 fd19 	bl	8011ccc <memcpy>
 801129a:	4621      	mov	r1, r4
 801129c:	4638      	mov	r0, r7
 801129e:	f7ff ffa5 	bl	80111ec <_Bfree>
 80112a2:	4644      	mov	r4, r8
 80112a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80112a8:	3501      	adds	r5, #1
 80112aa:	615e      	str	r6, [r3, #20]
 80112ac:	6125      	str	r5, [r4, #16]
 80112ae:	4620      	mov	r0, r4
 80112b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112b4:	0801253c 	.word	0x0801253c
 80112b8:	0801254d 	.word	0x0801254d

080112bc <__hi0bits>:
 80112bc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80112c0:	4603      	mov	r3, r0
 80112c2:	bf36      	itet	cc
 80112c4:	0403      	lslcc	r3, r0, #16
 80112c6:	2000      	movcs	r0, #0
 80112c8:	2010      	movcc	r0, #16
 80112ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80112ce:	bf3c      	itt	cc
 80112d0:	021b      	lslcc	r3, r3, #8
 80112d2:	3008      	addcc	r0, #8
 80112d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80112d8:	bf3c      	itt	cc
 80112da:	011b      	lslcc	r3, r3, #4
 80112dc:	3004      	addcc	r0, #4
 80112de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80112e2:	bf3c      	itt	cc
 80112e4:	009b      	lslcc	r3, r3, #2
 80112e6:	3002      	addcc	r0, #2
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	db05      	blt.n	80112f8 <__hi0bits+0x3c>
 80112ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80112f0:	f100 0001 	add.w	r0, r0, #1
 80112f4:	bf08      	it	eq
 80112f6:	2020      	moveq	r0, #32
 80112f8:	4770      	bx	lr

080112fa <__lo0bits>:
 80112fa:	6803      	ldr	r3, [r0, #0]
 80112fc:	4602      	mov	r2, r0
 80112fe:	f013 0007 	ands.w	r0, r3, #7
 8011302:	d00b      	beq.n	801131c <__lo0bits+0x22>
 8011304:	07d9      	lsls	r1, r3, #31
 8011306:	d421      	bmi.n	801134c <__lo0bits+0x52>
 8011308:	0798      	lsls	r0, r3, #30
 801130a:	bf49      	itett	mi
 801130c:	085b      	lsrmi	r3, r3, #1
 801130e:	089b      	lsrpl	r3, r3, #2
 8011310:	2001      	movmi	r0, #1
 8011312:	6013      	strmi	r3, [r2, #0]
 8011314:	bf5c      	itt	pl
 8011316:	6013      	strpl	r3, [r2, #0]
 8011318:	2002      	movpl	r0, #2
 801131a:	4770      	bx	lr
 801131c:	b299      	uxth	r1, r3
 801131e:	b909      	cbnz	r1, 8011324 <__lo0bits+0x2a>
 8011320:	0c1b      	lsrs	r3, r3, #16
 8011322:	2010      	movs	r0, #16
 8011324:	b2d9      	uxtb	r1, r3
 8011326:	b909      	cbnz	r1, 801132c <__lo0bits+0x32>
 8011328:	3008      	adds	r0, #8
 801132a:	0a1b      	lsrs	r3, r3, #8
 801132c:	0719      	lsls	r1, r3, #28
 801132e:	bf04      	itt	eq
 8011330:	091b      	lsreq	r3, r3, #4
 8011332:	3004      	addeq	r0, #4
 8011334:	0799      	lsls	r1, r3, #30
 8011336:	bf04      	itt	eq
 8011338:	089b      	lsreq	r3, r3, #2
 801133a:	3002      	addeq	r0, #2
 801133c:	07d9      	lsls	r1, r3, #31
 801133e:	d403      	bmi.n	8011348 <__lo0bits+0x4e>
 8011340:	085b      	lsrs	r3, r3, #1
 8011342:	f100 0001 	add.w	r0, r0, #1
 8011346:	d003      	beq.n	8011350 <__lo0bits+0x56>
 8011348:	6013      	str	r3, [r2, #0]
 801134a:	4770      	bx	lr
 801134c:	2000      	movs	r0, #0
 801134e:	4770      	bx	lr
 8011350:	2020      	movs	r0, #32
 8011352:	4770      	bx	lr

08011354 <__i2b>:
 8011354:	b510      	push	{r4, lr}
 8011356:	460c      	mov	r4, r1
 8011358:	2101      	movs	r1, #1
 801135a:	f7ff ff07 	bl	801116c <_Balloc>
 801135e:	4602      	mov	r2, r0
 8011360:	b928      	cbnz	r0, 801136e <__i2b+0x1a>
 8011362:	4b05      	ldr	r3, [pc, #20]	@ (8011378 <__i2b+0x24>)
 8011364:	4805      	ldr	r0, [pc, #20]	@ (801137c <__i2b+0x28>)
 8011366:	f240 1145 	movw	r1, #325	@ 0x145
 801136a:	f000 fcbd 	bl	8011ce8 <__assert_func>
 801136e:	2301      	movs	r3, #1
 8011370:	6144      	str	r4, [r0, #20]
 8011372:	6103      	str	r3, [r0, #16]
 8011374:	bd10      	pop	{r4, pc}
 8011376:	bf00      	nop
 8011378:	0801253c 	.word	0x0801253c
 801137c:	0801254d 	.word	0x0801254d

08011380 <__multiply>:
 8011380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011384:	4614      	mov	r4, r2
 8011386:	690a      	ldr	r2, [r1, #16]
 8011388:	6923      	ldr	r3, [r4, #16]
 801138a:	429a      	cmp	r2, r3
 801138c:	bfa8      	it	ge
 801138e:	4623      	movge	r3, r4
 8011390:	460f      	mov	r7, r1
 8011392:	bfa4      	itt	ge
 8011394:	460c      	movge	r4, r1
 8011396:	461f      	movge	r7, r3
 8011398:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801139c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80113a0:	68a3      	ldr	r3, [r4, #8]
 80113a2:	6861      	ldr	r1, [r4, #4]
 80113a4:	eb0a 0609 	add.w	r6, sl, r9
 80113a8:	42b3      	cmp	r3, r6
 80113aa:	b085      	sub	sp, #20
 80113ac:	bfb8      	it	lt
 80113ae:	3101      	addlt	r1, #1
 80113b0:	f7ff fedc 	bl	801116c <_Balloc>
 80113b4:	b930      	cbnz	r0, 80113c4 <__multiply+0x44>
 80113b6:	4602      	mov	r2, r0
 80113b8:	4b44      	ldr	r3, [pc, #272]	@ (80114cc <__multiply+0x14c>)
 80113ba:	4845      	ldr	r0, [pc, #276]	@ (80114d0 <__multiply+0x150>)
 80113bc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80113c0:	f000 fc92 	bl	8011ce8 <__assert_func>
 80113c4:	f100 0514 	add.w	r5, r0, #20
 80113c8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80113cc:	462b      	mov	r3, r5
 80113ce:	2200      	movs	r2, #0
 80113d0:	4543      	cmp	r3, r8
 80113d2:	d321      	bcc.n	8011418 <__multiply+0x98>
 80113d4:	f107 0114 	add.w	r1, r7, #20
 80113d8:	f104 0214 	add.w	r2, r4, #20
 80113dc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80113e0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80113e4:	9302      	str	r3, [sp, #8]
 80113e6:	1b13      	subs	r3, r2, r4
 80113e8:	3b15      	subs	r3, #21
 80113ea:	f023 0303 	bic.w	r3, r3, #3
 80113ee:	3304      	adds	r3, #4
 80113f0:	f104 0715 	add.w	r7, r4, #21
 80113f4:	42ba      	cmp	r2, r7
 80113f6:	bf38      	it	cc
 80113f8:	2304      	movcc	r3, #4
 80113fa:	9301      	str	r3, [sp, #4]
 80113fc:	9b02      	ldr	r3, [sp, #8]
 80113fe:	9103      	str	r1, [sp, #12]
 8011400:	428b      	cmp	r3, r1
 8011402:	d80c      	bhi.n	801141e <__multiply+0x9e>
 8011404:	2e00      	cmp	r6, #0
 8011406:	dd03      	ble.n	8011410 <__multiply+0x90>
 8011408:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801140c:	2b00      	cmp	r3, #0
 801140e:	d05b      	beq.n	80114c8 <__multiply+0x148>
 8011410:	6106      	str	r6, [r0, #16]
 8011412:	b005      	add	sp, #20
 8011414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011418:	f843 2b04 	str.w	r2, [r3], #4
 801141c:	e7d8      	b.n	80113d0 <__multiply+0x50>
 801141e:	f8b1 a000 	ldrh.w	sl, [r1]
 8011422:	f1ba 0f00 	cmp.w	sl, #0
 8011426:	d024      	beq.n	8011472 <__multiply+0xf2>
 8011428:	f104 0e14 	add.w	lr, r4, #20
 801142c:	46a9      	mov	r9, r5
 801142e:	f04f 0c00 	mov.w	ip, #0
 8011432:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011436:	f8d9 3000 	ldr.w	r3, [r9]
 801143a:	fa1f fb87 	uxth.w	fp, r7
 801143e:	b29b      	uxth	r3, r3
 8011440:	fb0a 330b 	mla	r3, sl, fp, r3
 8011444:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011448:	f8d9 7000 	ldr.w	r7, [r9]
 801144c:	4463      	add	r3, ip
 801144e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011452:	fb0a c70b 	mla	r7, sl, fp, ip
 8011456:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801145a:	b29b      	uxth	r3, r3
 801145c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011460:	4572      	cmp	r2, lr
 8011462:	f849 3b04 	str.w	r3, [r9], #4
 8011466:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801146a:	d8e2      	bhi.n	8011432 <__multiply+0xb2>
 801146c:	9b01      	ldr	r3, [sp, #4]
 801146e:	f845 c003 	str.w	ip, [r5, r3]
 8011472:	9b03      	ldr	r3, [sp, #12]
 8011474:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011478:	3104      	adds	r1, #4
 801147a:	f1b9 0f00 	cmp.w	r9, #0
 801147e:	d021      	beq.n	80114c4 <__multiply+0x144>
 8011480:	682b      	ldr	r3, [r5, #0]
 8011482:	f104 0c14 	add.w	ip, r4, #20
 8011486:	46ae      	mov	lr, r5
 8011488:	f04f 0a00 	mov.w	sl, #0
 801148c:	f8bc b000 	ldrh.w	fp, [ip]
 8011490:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011494:	fb09 770b 	mla	r7, r9, fp, r7
 8011498:	4457      	add	r7, sl
 801149a:	b29b      	uxth	r3, r3
 801149c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80114a0:	f84e 3b04 	str.w	r3, [lr], #4
 80114a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80114a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80114ac:	f8be 3000 	ldrh.w	r3, [lr]
 80114b0:	fb09 330a 	mla	r3, r9, sl, r3
 80114b4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80114b8:	4562      	cmp	r2, ip
 80114ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80114be:	d8e5      	bhi.n	801148c <__multiply+0x10c>
 80114c0:	9f01      	ldr	r7, [sp, #4]
 80114c2:	51eb      	str	r3, [r5, r7]
 80114c4:	3504      	adds	r5, #4
 80114c6:	e799      	b.n	80113fc <__multiply+0x7c>
 80114c8:	3e01      	subs	r6, #1
 80114ca:	e79b      	b.n	8011404 <__multiply+0x84>
 80114cc:	0801253c 	.word	0x0801253c
 80114d0:	0801254d 	.word	0x0801254d

080114d4 <__pow5mult>:
 80114d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114d8:	4615      	mov	r5, r2
 80114da:	f012 0203 	ands.w	r2, r2, #3
 80114de:	4607      	mov	r7, r0
 80114e0:	460e      	mov	r6, r1
 80114e2:	d007      	beq.n	80114f4 <__pow5mult+0x20>
 80114e4:	4c25      	ldr	r4, [pc, #148]	@ (801157c <__pow5mult+0xa8>)
 80114e6:	3a01      	subs	r2, #1
 80114e8:	2300      	movs	r3, #0
 80114ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80114ee:	f7ff fe9f 	bl	8011230 <__multadd>
 80114f2:	4606      	mov	r6, r0
 80114f4:	10ad      	asrs	r5, r5, #2
 80114f6:	d03d      	beq.n	8011574 <__pow5mult+0xa0>
 80114f8:	69fc      	ldr	r4, [r7, #28]
 80114fa:	b97c      	cbnz	r4, 801151c <__pow5mult+0x48>
 80114fc:	2010      	movs	r0, #16
 80114fe:	f7ff fd7f 	bl	8011000 <malloc>
 8011502:	4602      	mov	r2, r0
 8011504:	61f8      	str	r0, [r7, #28]
 8011506:	b928      	cbnz	r0, 8011514 <__pow5mult+0x40>
 8011508:	4b1d      	ldr	r3, [pc, #116]	@ (8011580 <__pow5mult+0xac>)
 801150a:	481e      	ldr	r0, [pc, #120]	@ (8011584 <__pow5mult+0xb0>)
 801150c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011510:	f000 fbea 	bl	8011ce8 <__assert_func>
 8011514:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011518:	6004      	str	r4, [r0, #0]
 801151a:	60c4      	str	r4, [r0, #12]
 801151c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011520:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011524:	b94c      	cbnz	r4, 801153a <__pow5mult+0x66>
 8011526:	f240 2171 	movw	r1, #625	@ 0x271
 801152a:	4638      	mov	r0, r7
 801152c:	f7ff ff12 	bl	8011354 <__i2b>
 8011530:	2300      	movs	r3, #0
 8011532:	f8c8 0008 	str.w	r0, [r8, #8]
 8011536:	4604      	mov	r4, r0
 8011538:	6003      	str	r3, [r0, #0]
 801153a:	f04f 0900 	mov.w	r9, #0
 801153e:	07eb      	lsls	r3, r5, #31
 8011540:	d50a      	bpl.n	8011558 <__pow5mult+0x84>
 8011542:	4631      	mov	r1, r6
 8011544:	4622      	mov	r2, r4
 8011546:	4638      	mov	r0, r7
 8011548:	f7ff ff1a 	bl	8011380 <__multiply>
 801154c:	4631      	mov	r1, r6
 801154e:	4680      	mov	r8, r0
 8011550:	4638      	mov	r0, r7
 8011552:	f7ff fe4b 	bl	80111ec <_Bfree>
 8011556:	4646      	mov	r6, r8
 8011558:	106d      	asrs	r5, r5, #1
 801155a:	d00b      	beq.n	8011574 <__pow5mult+0xa0>
 801155c:	6820      	ldr	r0, [r4, #0]
 801155e:	b938      	cbnz	r0, 8011570 <__pow5mult+0x9c>
 8011560:	4622      	mov	r2, r4
 8011562:	4621      	mov	r1, r4
 8011564:	4638      	mov	r0, r7
 8011566:	f7ff ff0b 	bl	8011380 <__multiply>
 801156a:	6020      	str	r0, [r4, #0]
 801156c:	f8c0 9000 	str.w	r9, [r0]
 8011570:	4604      	mov	r4, r0
 8011572:	e7e4      	b.n	801153e <__pow5mult+0x6a>
 8011574:	4630      	mov	r0, r6
 8011576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801157a:	bf00      	nop
 801157c:	080125a8 	.word	0x080125a8
 8011580:	080124cd 	.word	0x080124cd
 8011584:	0801254d 	.word	0x0801254d

08011588 <__lshift>:
 8011588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801158c:	460c      	mov	r4, r1
 801158e:	6849      	ldr	r1, [r1, #4]
 8011590:	6923      	ldr	r3, [r4, #16]
 8011592:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011596:	68a3      	ldr	r3, [r4, #8]
 8011598:	4607      	mov	r7, r0
 801159a:	4691      	mov	r9, r2
 801159c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80115a0:	f108 0601 	add.w	r6, r8, #1
 80115a4:	42b3      	cmp	r3, r6
 80115a6:	db0b      	blt.n	80115c0 <__lshift+0x38>
 80115a8:	4638      	mov	r0, r7
 80115aa:	f7ff fddf 	bl	801116c <_Balloc>
 80115ae:	4605      	mov	r5, r0
 80115b0:	b948      	cbnz	r0, 80115c6 <__lshift+0x3e>
 80115b2:	4602      	mov	r2, r0
 80115b4:	4b28      	ldr	r3, [pc, #160]	@ (8011658 <__lshift+0xd0>)
 80115b6:	4829      	ldr	r0, [pc, #164]	@ (801165c <__lshift+0xd4>)
 80115b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80115bc:	f000 fb94 	bl	8011ce8 <__assert_func>
 80115c0:	3101      	adds	r1, #1
 80115c2:	005b      	lsls	r3, r3, #1
 80115c4:	e7ee      	b.n	80115a4 <__lshift+0x1c>
 80115c6:	2300      	movs	r3, #0
 80115c8:	f100 0114 	add.w	r1, r0, #20
 80115cc:	f100 0210 	add.w	r2, r0, #16
 80115d0:	4618      	mov	r0, r3
 80115d2:	4553      	cmp	r3, sl
 80115d4:	db33      	blt.n	801163e <__lshift+0xb6>
 80115d6:	6920      	ldr	r0, [r4, #16]
 80115d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80115dc:	f104 0314 	add.w	r3, r4, #20
 80115e0:	f019 091f 	ands.w	r9, r9, #31
 80115e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80115e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80115ec:	d02b      	beq.n	8011646 <__lshift+0xbe>
 80115ee:	f1c9 0e20 	rsb	lr, r9, #32
 80115f2:	468a      	mov	sl, r1
 80115f4:	2200      	movs	r2, #0
 80115f6:	6818      	ldr	r0, [r3, #0]
 80115f8:	fa00 f009 	lsl.w	r0, r0, r9
 80115fc:	4310      	orrs	r0, r2
 80115fe:	f84a 0b04 	str.w	r0, [sl], #4
 8011602:	f853 2b04 	ldr.w	r2, [r3], #4
 8011606:	459c      	cmp	ip, r3
 8011608:	fa22 f20e 	lsr.w	r2, r2, lr
 801160c:	d8f3      	bhi.n	80115f6 <__lshift+0x6e>
 801160e:	ebac 0304 	sub.w	r3, ip, r4
 8011612:	3b15      	subs	r3, #21
 8011614:	f023 0303 	bic.w	r3, r3, #3
 8011618:	3304      	adds	r3, #4
 801161a:	f104 0015 	add.w	r0, r4, #21
 801161e:	4584      	cmp	ip, r0
 8011620:	bf38      	it	cc
 8011622:	2304      	movcc	r3, #4
 8011624:	50ca      	str	r2, [r1, r3]
 8011626:	b10a      	cbz	r2, 801162c <__lshift+0xa4>
 8011628:	f108 0602 	add.w	r6, r8, #2
 801162c:	3e01      	subs	r6, #1
 801162e:	4638      	mov	r0, r7
 8011630:	612e      	str	r6, [r5, #16]
 8011632:	4621      	mov	r1, r4
 8011634:	f7ff fdda 	bl	80111ec <_Bfree>
 8011638:	4628      	mov	r0, r5
 801163a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801163e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011642:	3301      	adds	r3, #1
 8011644:	e7c5      	b.n	80115d2 <__lshift+0x4a>
 8011646:	3904      	subs	r1, #4
 8011648:	f853 2b04 	ldr.w	r2, [r3], #4
 801164c:	f841 2f04 	str.w	r2, [r1, #4]!
 8011650:	459c      	cmp	ip, r3
 8011652:	d8f9      	bhi.n	8011648 <__lshift+0xc0>
 8011654:	e7ea      	b.n	801162c <__lshift+0xa4>
 8011656:	bf00      	nop
 8011658:	0801253c 	.word	0x0801253c
 801165c:	0801254d 	.word	0x0801254d

08011660 <__mcmp>:
 8011660:	690a      	ldr	r2, [r1, #16]
 8011662:	4603      	mov	r3, r0
 8011664:	6900      	ldr	r0, [r0, #16]
 8011666:	1a80      	subs	r0, r0, r2
 8011668:	b530      	push	{r4, r5, lr}
 801166a:	d10e      	bne.n	801168a <__mcmp+0x2a>
 801166c:	3314      	adds	r3, #20
 801166e:	3114      	adds	r1, #20
 8011670:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011674:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011678:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801167c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011680:	4295      	cmp	r5, r2
 8011682:	d003      	beq.n	801168c <__mcmp+0x2c>
 8011684:	d205      	bcs.n	8011692 <__mcmp+0x32>
 8011686:	f04f 30ff 	mov.w	r0, #4294967295
 801168a:	bd30      	pop	{r4, r5, pc}
 801168c:	42a3      	cmp	r3, r4
 801168e:	d3f3      	bcc.n	8011678 <__mcmp+0x18>
 8011690:	e7fb      	b.n	801168a <__mcmp+0x2a>
 8011692:	2001      	movs	r0, #1
 8011694:	e7f9      	b.n	801168a <__mcmp+0x2a>
	...

08011698 <__mdiff>:
 8011698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801169c:	4689      	mov	r9, r1
 801169e:	4606      	mov	r6, r0
 80116a0:	4611      	mov	r1, r2
 80116a2:	4648      	mov	r0, r9
 80116a4:	4614      	mov	r4, r2
 80116a6:	f7ff ffdb 	bl	8011660 <__mcmp>
 80116aa:	1e05      	subs	r5, r0, #0
 80116ac:	d112      	bne.n	80116d4 <__mdiff+0x3c>
 80116ae:	4629      	mov	r1, r5
 80116b0:	4630      	mov	r0, r6
 80116b2:	f7ff fd5b 	bl	801116c <_Balloc>
 80116b6:	4602      	mov	r2, r0
 80116b8:	b928      	cbnz	r0, 80116c6 <__mdiff+0x2e>
 80116ba:	4b3f      	ldr	r3, [pc, #252]	@ (80117b8 <__mdiff+0x120>)
 80116bc:	f240 2137 	movw	r1, #567	@ 0x237
 80116c0:	483e      	ldr	r0, [pc, #248]	@ (80117bc <__mdiff+0x124>)
 80116c2:	f000 fb11 	bl	8011ce8 <__assert_func>
 80116c6:	2301      	movs	r3, #1
 80116c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80116cc:	4610      	mov	r0, r2
 80116ce:	b003      	add	sp, #12
 80116d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116d4:	bfbc      	itt	lt
 80116d6:	464b      	movlt	r3, r9
 80116d8:	46a1      	movlt	r9, r4
 80116da:	4630      	mov	r0, r6
 80116dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80116e0:	bfba      	itte	lt
 80116e2:	461c      	movlt	r4, r3
 80116e4:	2501      	movlt	r5, #1
 80116e6:	2500      	movge	r5, #0
 80116e8:	f7ff fd40 	bl	801116c <_Balloc>
 80116ec:	4602      	mov	r2, r0
 80116ee:	b918      	cbnz	r0, 80116f8 <__mdiff+0x60>
 80116f0:	4b31      	ldr	r3, [pc, #196]	@ (80117b8 <__mdiff+0x120>)
 80116f2:	f240 2145 	movw	r1, #581	@ 0x245
 80116f6:	e7e3      	b.n	80116c0 <__mdiff+0x28>
 80116f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80116fc:	6926      	ldr	r6, [r4, #16]
 80116fe:	60c5      	str	r5, [r0, #12]
 8011700:	f109 0310 	add.w	r3, r9, #16
 8011704:	f109 0514 	add.w	r5, r9, #20
 8011708:	f104 0e14 	add.w	lr, r4, #20
 801170c:	f100 0b14 	add.w	fp, r0, #20
 8011710:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011714:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011718:	9301      	str	r3, [sp, #4]
 801171a:	46d9      	mov	r9, fp
 801171c:	f04f 0c00 	mov.w	ip, #0
 8011720:	9b01      	ldr	r3, [sp, #4]
 8011722:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011726:	f853 af04 	ldr.w	sl, [r3, #4]!
 801172a:	9301      	str	r3, [sp, #4]
 801172c:	fa1f f38a 	uxth.w	r3, sl
 8011730:	4619      	mov	r1, r3
 8011732:	b283      	uxth	r3, r0
 8011734:	1acb      	subs	r3, r1, r3
 8011736:	0c00      	lsrs	r0, r0, #16
 8011738:	4463      	add	r3, ip
 801173a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801173e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011742:	b29b      	uxth	r3, r3
 8011744:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011748:	4576      	cmp	r6, lr
 801174a:	f849 3b04 	str.w	r3, [r9], #4
 801174e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011752:	d8e5      	bhi.n	8011720 <__mdiff+0x88>
 8011754:	1b33      	subs	r3, r6, r4
 8011756:	3b15      	subs	r3, #21
 8011758:	f023 0303 	bic.w	r3, r3, #3
 801175c:	3415      	adds	r4, #21
 801175e:	3304      	adds	r3, #4
 8011760:	42a6      	cmp	r6, r4
 8011762:	bf38      	it	cc
 8011764:	2304      	movcc	r3, #4
 8011766:	441d      	add	r5, r3
 8011768:	445b      	add	r3, fp
 801176a:	461e      	mov	r6, r3
 801176c:	462c      	mov	r4, r5
 801176e:	4544      	cmp	r4, r8
 8011770:	d30e      	bcc.n	8011790 <__mdiff+0xf8>
 8011772:	f108 0103 	add.w	r1, r8, #3
 8011776:	1b49      	subs	r1, r1, r5
 8011778:	f021 0103 	bic.w	r1, r1, #3
 801177c:	3d03      	subs	r5, #3
 801177e:	45a8      	cmp	r8, r5
 8011780:	bf38      	it	cc
 8011782:	2100      	movcc	r1, #0
 8011784:	440b      	add	r3, r1
 8011786:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801178a:	b191      	cbz	r1, 80117b2 <__mdiff+0x11a>
 801178c:	6117      	str	r7, [r2, #16]
 801178e:	e79d      	b.n	80116cc <__mdiff+0x34>
 8011790:	f854 1b04 	ldr.w	r1, [r4], #4
 8011794:	46e6      	mov	lr, ip
 8011796:	0c08      	lsrs	r0, r1, #16
 8011798:	fa1c fc81 	uxtah	ip, ip, r1
 801179c:	4471      	add	r1, lr
 801179e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80117a2:	b289      	uxth	r1, r1
 80117a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80117a8:	f846 1b04 	str.w	r1, [r6], #4
 80117ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80117b0:	e7dd      	b.n	801176e <__mdiff+0xd6>
 80117b2:	3f01      	subs	r7, #1
 80117b4:	e7e7      	b.n	8011786 <__mdiff+0xee>
 80117b6:	bf00      	nop
 80117b8:	0801253c 	.word	0x0801253c
 80117bc:	0801254d 	.word	0x0801254d

080117c0 <__d2b>:
 80117c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80117c4:	460f      	mov	r7, r1
 80117c6:	2101      	movs	r1, #1
 80117c8:	ec59 8b10 	vmov	r8, r9, d0
 80117cc:	4616      	mov	r6, r2
 80117ce:	f7ff fccd 	bl	801116c <_Balloc>
 80117d2:	4604      	mov	r4, r0
 80117d4:	b930      	cbnz	r0, 80117e4 <__d2b+0x24>
 80117d6:	4602      	mov	r2, r0
 80117d8:	4b23      	ldr	r3, [pc, #140]	@ (8011868 <__d2b+0xa8>)
 80117da:	4824      	ldr	r0, [pc, #144]	@ (801186c <__d2b+0xac>)
 80117dc:	f240 310f 	movw	r1, #783	@ 0x30f
 80117e0:	f000 fa82 	bl	8011ce8 <__assert_func>
 80117e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80117e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80117ec:	b10d      	cbz	r5, 80117f2 <__d2b+0x32>
 80117ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80117f2:	9301      	str	r3, [sp, #4]
 80117f4:	f1b8 0300 	subs.w	r3, r8, #0
 80117f8:	d023      	beq.n	8011842 <__d2b+0x82>
 80117fa:	4668      	mov	r0, sp
 80117fc:	9300      	str	r3, [sp, #0]
 80117fe:	f7ff fd7c 	bl	80112fa <__lo0bits>
 8011802:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011806:	b1d0      	cbz	r0, 801183e <__d2b+0x7e>
 8011808:	f1c0 0320 	rsb	r3, r0, #32
 801180c:	fa02 f303 	lsl.w	r3, r2, r3
 8011810:	430b      	orrs	r3, r1
 8011812:	40c2      	lsrs	r2, r0
 8011814:	6163      	str	r3, [r4, #20]
 8011816:	9201      	str	r2, [sp, #4]
 8011818:	9b01      	ldr	r3, [sp, #4]
 801181a:	61a3      	str	r3, [r4, #24]
 801181c:	2b00      	cmp	r3, #0
 801181e:	bf0c      	ite	eq
 8011820:	2201      	moveq	r2, #1
 8011822:	2202      	movne	r2, #2
 8011824:	6122      	str	r2, [r4, #16]
 8011826:	b1a5      	cbz	r5, 8011852 <__d2b+0x92>
 8011828:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801182c:	4405      	add	r5, r0
 801182e:	603d      	str	r5, [r7, #0]
 8011830:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011834:	6030      	str	r0, [r6, #0]
 8011836:	4620      	mov	r0, r4
 8011838:	b003      	add	sp, #12
 801183a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801183e:	6161      	str	r1, [r4, #20]
 8011840:	e7ea      	b.n	8011818 <__d2b+0x58>
 8011842:	a801      	add	r0, sp, #4
 8011844:	f7ff fd59 	bl	80112fa <__lo0bits>
 8011848:	9b01      	ldr	r3, [sp, #4]
 801184a:	6163      	str	r3, [r4, #20]
 801184c:	3020      	adds	r0, #32
 801184e:	2201      	movs	r2, #1
 8011850:	e7e8      	b.n	8011824 <__d2b+0x64>
 8011852:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011856:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801185a:	6038      	str	r0, [r7, #0]
 801185c:	6918      	ldr	r0, [r3, #16]
 801185e:	f7ff fd2d 	bl	80112bc <__hi0bits>
 8011862:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011866:	e7e5      	b.n	8011834 <__d2b+0x74>
 8011868:	0801253c 	.word	0x0801253c
 801186c:	0801254d 	.word	0x0801254d

08011870 <__ssputs_r>:
 8011870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011874:	688e      	ldr	r6, [r1, #8]
 8011876:	461f      	mov	r7, r3
 8011878:	42be      	cmp	r6, r7
 801187a:	680b      	ldr	r3, [r1, #0]
 801187c:	4682      	mov	sl, r0
 801187e:	460c      	mov	r4, r1
 8011880:	4690      	mov	r8, r2
 8011882:	d82d      	bhi.n	80118e0 <__ssputs_r+0x70>
 8011884:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011888:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801188c:	d026      	beq.n	80118dc <__ssputs_r+0x6c>
 801188e:	6965      	ldr	r5, [r4, #20]
 8011890:	6909      	ldr	r1, [r1, #16]
 8011892:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011896:	eba3 0901 	sub.w	r9, r3, r1
 801189a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801189e:	1c7b      	adds	r3, r7, #1
 80118a0:	444b      	add	r3, r9
 80118a2:	106d      	asrs	r5, r5, #1
 80118a4:	429d      	cmp	r5, r3
 80118a6:	bf38      	it	cc
 80118a8:	461d      	movcc	r5, r3
 80118aa:	0553      	lsls	r3, r2, #21
 80118ac:	d527      	bpl.n	80118fe <__ssputs_r+0x8e>
 80118ae:	4629      	mov	r1, r5
 80118b0:	f7ff fbd0 	bl	8011054 <_malloc_r>
 80118b4:	4606      	mov	r6, r0
 80118b6:	b360      	cbz	r0, 8011912 <__ssputs_r+0xa2>
 80118b8:	6921      	ldr	r1, [r4, #16]
 80118ba:	464a      	mov	r2, r9
 80118bc:	f000 fa06 	bl	8011ccc <memcpy>
 80118c0:	89a3      	ldrh	r3, [r4, #12]
 80118c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80118c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118ca:	81a3      	strh	r3, [r4, #12]
 80118cc:	6126      	str	r6, [r4, #16]
 80118ce:	6165      	str	r5, [r4, #20]
 80118d0:	444e      	add	r6, r9
 80118d2:	eba5 0509 	sub.w	r5, r5, r9
 80118d6:	6026      	str	r6, [r4, #0]
 80118d8:	60a5      	str	r5, [r4, #8]
 80118da:	463e      	mov	r6, r7
 80118dc:	42be      	cmp	r6, r7
 80118de:	d900      	bls.n	80118e2 <__ssputs_r+0x72>
 80118e0:	463e      	mov	r6, r7
 80118e2:	6820      	ldr	r0, [r4, #0]
 80118e4:	4632      	mov	r2, r6
 80118e6:	4641      	mov	r1, r8
 80118e8:	f000 f9c6 	bl	8011c78 <memmove>
 80118ec:	68a3      	ldr	r3, [r4, #8]
 80118ee:	1b9b      	subs	r3, r3, r6
 80118f0:	60a3      	str	r3, [r4, #8]
 80118f2:	6823      	ldr	r3, [r4, #0]
 80118f4:	4433      	add	r3, r6
 80118f6:	6023      	str	r3, [r4, #0]
 80118f8:	2000      	movs	r0, #0
 80118fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118fe:	462a      	mov	r2, r5
 8011900:	f000 fa36 	bl	8011d70 <_realloc_r>
 8011904:	4606      	mov	r6, r0
 8011906:	2800      	cmp	r0, #0
 8011908:	d1e0      	bne.n	80118cc <__ssputs_r+0x5c>
 801190a:	6921      	ldr	r1, [r4, #16]
 801190c:	4650      	mov	r0, sl
 801190e:	f7ff fb2d 	bl	8010f6c <_free_r>
 8011912:	230c      	movs	r3, #12
 8011914:	f8ca 3000 	str.w	r3, [sl]
 8011918:	89a3      	ldrh	r3, [r4, #12]
 801191a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801191e:	81a3      	strh	r3, [r4, #12]
 8011920:	f04f 30ff 	mov.w	r0, #4294967295
 8011924:	e7e9      	b.n	80118fa <__ssputs_r+0x8a>
	...

08011928 <_svfiprintf_r>:
 8011928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801192c:	4698      	mov	r8, r3
 801192e:	898b      	ldrh	r3, [r1, #12]
 8011930:	061b      	lsls	r3, r3, #24
 8011932:	b09d      	sub	sp, #116	@ 0x74
 8011934:	4607      	mov	r7, r0
 8011936:	460d      	mov	r5, r1
 8011938:	4614      	mov	r4, r2
 801193a:	d510      	bpl.n	801195e <_svfiprintf_r+0x36>
 801193c:	690b      	ldr	r3, [r1, #16]
 801193e:	b973      	cbnz	r3, 801195e <_svfiprintf_r+0x36>
 8011940:	2140      	movs	r1, #64	@ 0x40
 8011942:	f7ff fb87 	bl	8011054 <_malloc_r>
 8011946:	6028      	str	r0, [r5, #0]
 8011948:	6128      	str	r0, [r5, #16]
 801194a:	b930      	cbnz	r0, 801195a <_svfiprintf_r+0x32>
 801194c:	230c      	movs	r3, #12
 801194e:	603b      	str	r3, [r7, #0]
 8011950:	f04f 30ff 	mov.w	r0, #4294967295
 8011954:	b01d      	add	sp, #116	@ 0x74
 8011956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801195a:	2340      	movs	r3, #64	@ 0x40
 801195c:	616b      	str	r3, [r5, #20]
 801195e:	2300      	movs	r3, #0
 8011960:	9309      	str	r3, [sp, #36]	@ 0x24
 8011962:	2320      	movs	r3, #32
 8011964:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011968:	f8cd 800c 	str.w	r8, [sp, #12]
 801196c:	2330      	movs	r3, #48	@ 0x30
 801196e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011b0c <_svfiprintf_r+0x1e4>
 8011972:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011976:	f04f 0901 	mov.w	r9, #1
 801197a:	4623      	mov	r3, r4
 801197c:	469a      	mov	sl, r3
 801197e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011982:	b10a      	cbz	r2, 8011988 <_svfiprintf_r+0x60>
 8011984:	2a25      	cmp	r2, #37	@ 0x25
 8011986:	d1f9      	bne.n	801197c <_svfiprintf_r+0x54>
 8011988:	ebba 0b04 	subs.w	fp, sl, r4
 801198c:	d00b      	beq.n	80119a6 <_svfiprintf_r+0x7e>
 801198e:	465b      	mov	r3, fp
 8011990:	4622      	mov	r2, r4
 8011992:	4629      	mov	r1, r5
 8011994:	4638      	mov	r0, r7
 8011996:	f7ff ff6b 	bl	8011870 <__ssputs_r>
 801199a:	3001      	adds	r0, #1
 801199c:	f000 80a7 	beq.w	8011aee <_svfiprintf_r+0x1c6>
 80119a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80119a2:	445a      	add	r2, fp
 80119a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80119a6:	f89a 3000 	ldrb.w	r3, [sl]
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	f000 809f 	beq.w	8011aee <_svfiprintf_r+0x1c6>
 80119b0:	2300      	movs	r3, #0
 80119b2:	f04f 32ff 	mov.w	r2, #4294967295
 80119b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80119ba:	f10a 0a01 	add.w	sl, sl, #1
 80119be:	9304      	str	r3, [sp, #16]
 80119c0:	9307      	str	r3, [sp, #28]
 80119c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80119c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80119c8:	4654      	mov	r4, sl
 80119ca:	2205      	movs	r2, #5
 80119cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119d0:	484e      	ldr	r0, [pc, #312]	@ (8011b0c <_svfiprintf_r+0x1e4>)
 80119d2:	f7ee fc85 	bl	80002e0 <memchr>
 80119d6:	9a04      	ldr	r2, [sp, #16]
 80119d8:	b9d8      	cbnz	r0, 8011a12 <_svfiprintf_r+0xea>
 80119da:	06d0      	lsls	r0, r2, #27
 80119dc:	bf44      	itt	mi
 80119de:	2320      	movmi	r3, #32
 80119e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80119e4:	0711      	lsls	r1, r2, #28
 80119e6:	bf44      	itt	mi
 80119e8:	232b      	movmi	r3, #43	@ 0x2b
 80119ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80119ee:	f89a 3000 	ldrb.w	r3, [sl]
 80119f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80119f4:	d015      	beq.n	8011a22 <_svfiprintf_r+0xfa>
 80119f6:	9a07      	ldr	r2, [sp, #28]
 80119f8:	4654      	mov	r4, sl
 80119fa:	2000      	movs	r0, #0
 80119fc:	f04f 0c0a 	mov.w	ip, #10
 8011a00:	4621      	mov	r1, r4
 8011a02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a06:	3b30      	subs	r3, #48	@ 0x30
 8011a08:	2b09      	cmp	r3, #9
 8011a0a:	d94b      	bls.n	8011aa4 <_svfiprintf_r+0x17c>
 8011a0c:	b1b0      	cbz	r0, 8011a3c <_svfiprintf_r+0x114>
 8011a0e:	9207      	str	r2, [sp, #28]
 8011a10:	e014      	b.n	8011a3c <_svfiprintf_r+0x114>
 8011a12:	eba0 0308 	sub.w	r3, r0, r8
 8011a16:	fa09 f303 	lsl.w	r3, r9, r3
 8011a1a:	4313      	orrs	r3, r2
 8011a1c:	9304      	str	r3, [sp, #16]
 8011a1e:	46a2      	mov	sl, r4
 8011a20:	e7d2      	b.n	80119c8 <_svfiprintf_r+0xa0>
 8011a22:	9b03      	ldr	r3, [sp, #12]
 8011a24:	1d19      	adds	r1, r3, #4
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	9103      	str	r1, [sp, #12]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	bfbb      	ittet	lt
 8011a2e:	425b      	neglt	r3, r3
 8011a30:	f042 0202 	orrlt.w	r2, r2, #2
 8011a34:	9307      	strge	r3, [sp, #28]
 8011a36:	9307      	strlt	r3, [sp, #28]
 8011a38:	bfb8      	it	lt
 8011a3a:	9204      	strlt	r2, [sp, #16]
 8011a3c:	7823      	ldrb	r3, [r4, #0]
 8011a3e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011a40:	d10a      	bne.n	8011a58 <_svfiprintf_r+0x130>
 8011a42:	7863      	ldrb	r3, [r4, #1]
 8011a44:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a46:	d132      	bne.n	8011aae <_svfiprintf_r+0x186>
 8011a48:	9b03      	ldr	r3, [sp, #12]
 8011a4a:	1d1a      	adds	r2, r3, #4
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	9203      	str	r2, [sp, #12]
 8011a50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011a54:	3402      	adds	r4, #2
 8011a56:	9305      	str	r3, [sp, #20]
 8011a58:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011b1c <_svfiprintf_r+0x1f4>
 8011a5c:	7821      	ldrb	r1, [r4, #0]
 8011a5e:	2203      	movs	r2, #3
 8011a60:	4650      	mov	r0, sl
 8011a62:	f7ee fc3d 	bl	80002e0 <memchr>
 8011a66:	b138      	cbz	r0, 8011a78 <_svfiprintf_r+0x150>
 8011a68:	9b04      	ldr	r3, [sp, #16]
 8011a6a:	eba0 000a 	sub.w	r0, r0, sl
 8011a6e:	2240      	movs	r2, #64	@ 0x40
 8011a70:	4082      	lsls	r2, r0
 8011a72:	4313      	orrs	r3, r2
 8011a74:	3401      	adds	r4, #1
 8011a76:	9304      	str	r3, [sp, #16]
 8011a78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a7c:	4824      	ldr	r0, [pc, #144]	@ (8011b10 <_svfiprintf_r+0x1e8>)
 8011a7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011a82:	2206      	movs	r2, #6
 8011a84:	f7ee fc2c 	bl	80002e0 <memchr>
 8011a88:	2800      	cmp	r0, #0
 8011a8a:	d036      	beq.n	8011afa <_svfiprintf_r+0x1d2>
 8011a8c:	4b21      	ldr	r3, [pc, #132]	@ (8011b14 <_svfiprintf_r+0x1ec>)
 8011a8e:	bb1b      	cbnz	r3, 8011ad8 <_svfiprintf_r+0x1b0>
 8011a90:	9b03      	ldr	r3, [sp, #12]
 8011a92:	3307      	adds	r3, #7
 8011a94:	f023 0307 	bic.w	r3, r3, #7
 8011a98:	3308      	adds	r3, #8
 8011a9a:	9303      	str	r3, [sp, #12]
 8011a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a9e:	4433      	add	r3, r6
 8011aa0:	9309      	str	r3, [sp, #36]	@ 0x24
 8011aa2:	e76a      	b.n	801197a <_svfiprintf_r+0x52>
 8011aa4:	fb0c 3202 	mla	r2, ip, r2, r3
 8011aa8:	460c      	mov	r4, r1
 8011aaa:	2001      	movs	r0, #1
 8011aac:	e7a8      	b.n	8011a00 <_svfiprintf_r+0xd8>
 8011aae:	2300      	movs	r3, #0
 8011ab0:	3401      	adds	r4, #1
 8011ab2:	9305      	str	r3, [sp, #20]
 8011ab4:	4619      	mov	r1, r3
 8011ab6:	f04f 0c0a 	mov.w	ip, #10
 8011aba:	4620      	mov	r0, r4
 8011abc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ac0:	3a30      	subs	r2, #48	@ 0x30
 8011ac2:	2a09      	cmp	r2, #9
 8011ac4:	d903      	bls.n	8011ace <_svfiprintf_r+0x1a6>
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d0c6      	beq.n	8011a58 <_svfiprintf_r+0x130>
 8011aca:	9105      	str	r1, [sp, #20]
 8011acc:	e7c4      	b.n	8011a58 <_svfiprintf_r+0x130>
 8011ace:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ad2:	4604      	mov	r4, r0
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	e7f0      	b.n	8011aba <_svfiprintf_r+0x192>
 8011ad8:	ab03      	add	r3, sp, #12
 8011ada:	9300      	str	r3, [sp, #0]
 8011adc:	462a      	mov	r2, r5
 8011ade:	4b0e      	ldr	r3, [pc, #56]	@ (8011b18 <_svfiprintf_r+0x1f0>)
 8011ae0:	a904      	add	r1, sp, #16
 8011ae2:	4638      	mov	r0, r7
 8011ae4:	f7fd ff14 	bl	800f910 <_printf_float>
 8011ae8:	1c42      	adds	r2, r0, #1
 8011aea:	4606      	mov	r6, r0
 8011aec:	d1d6      	bne.n	8011a9c <_svfiprintf_r+0x174>
 8011aee:	89ab      	ldrh	r3, [r5, #12]
 8011af0:	065b      	lsls	r3, r3, #25
 8011af2:	f53f af2d 	bmi.w	8011950 <_svfiprintf_r+0x28>
 8011af6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011af8:	e72c      	b.n	8011954 <_svfiprintf_r+0x2c>
 8011afa:	ab03      	add	r3, sp, #12
 8011afc:	9300      	str	r3, [sp, #0]
 8011afe:	462a      	mov	r2, r5
 8011b00:	4b05      	ldr	r3, [pc, #20]	@ (8011b18 <_svfiprintf_r+0x1f0>)
 8011b02:	a904      	add	r1, sp, #16
 8011b04:	4638      	mov	r0, r7
 8011b06:	f7fe f98b 	bl	800fe20 <_printf_i>
 8011b0a:	e7ed      	b.n	8011ae8 <_svfiprintf_r+0x1c0>
 8011b0c:	080126a8 	.word	0x080126a8
 8011b10:	080126b2 	.word	0x080126b2
 8011b14:	0800f911 	.word	0x0800f911
 8011b18:	08011871 	.word	0x08011871
 8011b1c:	080126ae 	.word	0x080126ae

08011b20 <__sflush_r>:
 8011b20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b28:	0716      	lsls	r6, r2, #28
 8011b2a:	4605      	mov	r5, r0
 8011b2c:	460c      	mov	r4, r1
 8011b2e:	d454      	bmi.n	8011bda <__sflush_r+0xba>
 8011b30:	684b      	ldr	r3, [r1, #4]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	dc02      	bgt.n	8011b3c <__sflush_r+0x1c>
 8011b36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	dd48      	ble.n	8011bce <__sflush_r+0xae>
 8011b3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011b3e:	2e00      	cmp	r6, #0
 8011b40:	d045      	beq.n	8011bce <__sflush_r+0xae>
 8011b42:	2300      	movs	r3, #0
 8011b44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011b48:	682f      	ldr	r7, [r5, #0]
 8011b4a:	6a21      	ldr	r1, [r4, #32]
 8011b4c:	602b      	str	r3, [r5, #0]
 8011b4e:	d030      	beq.n	8011bb2 <__sflush_r+0x92>
 8011b50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011b52:	89a3      	ldrh	r3, [r4, #12]
 8011b54:	0759      	lsls	r1, r3, #29
 8011b56:	d505      	bpl.n	8011b64 <__sflush_r+0x44>
 8011b58:	6863      	ldr	r3, [r4, #4]
 8011b5a:	1ad2      	subs	r2, r2, r3
 8011b5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011b5e:	b10b      	cbz	r3, 8011b64 <__sflush_r+0x44>
 8011b60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011b62:	1ad2      	subs	r2, r2, r3
 8011b64:	2300      	movs	r3, #0
 8011b66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011b68:	6a21      	ldr	r1, [r4, #32]
 8011b6a:	4628      	mov	r0, r5
 8011b6c:	47b0      	blx	r6
 8011b6e:	1c43      	adds	r3, r0, #1
 8011b70:	89a3      	ldrh	r3, [r4, #12]
 8011b72:	d106      	bne.n	8011b82 <__sflush_r+0x62>
 8011b74:	6829      	ldr	r1, [r5, #0]
 8011b76:	291d      	cmp	r1, #29
 8011b78:	d82b      	bhi.n	8011bd2 <__sflush_r+0xb2>
 8011b7a:	4a2a      	ldr	r2, [pc, #168]	@ (8011c24 <__sflush_r+0x104>)
 8011b7c:	410a      	asrs	r2, r1
 8011b7e:	07d6      	lsls	r6, r2, #31
 8011b80:	d427      	bmi.n	8011bd2 <__sflush_r+0xb2>
 8011b82:	2200      	movs	r2, #0
 8011b84:	6062      	str	r2, [r4, #4]
 8011b86:	04d9      	lsls	r1, r3, #19
 8011b88:	6922      	ldr	r2, [r4, #16]
 8011b8a:	6022      	str	r2, [r4, #0]
 8011b8c:	d504      	bpl.n	8011b98 <__sflush_r+0x78>
 8011b8e:	1c42      	adds	r2, r0, #1
 8011b90:	d101      	bne.n	8011b96 <__sflush_r+0x76>
 8011b92:	682b      	ldr	r3, [r5, #0]
 8011b94:	b903      	cbnz	r3, 8011b98 <__sflush_r+0x78>
 8011b96:	6560      	str	r0, [r4, #84]	@ 0x54
 8011b98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011b9a:	602f      	str	r7, [r5, #0]
 8011b9c:	b1b9      	cbz	r1, 8011bce <__sflush_r+0xae>
 8011b9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011ba2:	4299      	cmp	r1, r3
 8011ba4:	d002      	beq.n	8011bac <__sflush_r+0x8c>
 8011ba6:	4628      	mov	r0, r5
 8011ba8:	f7ff f9e0 	bl	8010f6c <_free_r>
 8011bac:	2300      	movs	r3, #0
 8011bae:	6363      	str	r3, [r4, #52]	@ 0x34
 8011bb0:	e00d      	b.n	8011bce <__sflush_r+0xae>
 8011bb2:	2301      	movs	r3, #1
 8011bb4:	4628      	mov	r0, r5
 8011bb6:	47b0      	blx	r6
 8011bb8:	4602      	mov	r2, r0
 8011bba:	1c50      	adds	r0, r2, #1
 8011bbc:	d1c9      	bne.n	8011b52 <__sflush_r+0x32>
 8011bbe:	682b      	ldr	r3, [r5, #0]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d0c6      	beq.n	8011b52 <__sflush_r+0x32>
 8011bc4:	2b1d      	cmp	r3, #29
 8011bc6:	d001      	beq.n	8011bcc <__sflush_r+0xac>
 8011bc8:	2b16      	cmp	r3, #22
 8011bca:	d11e      	bne.n	8011c0a <__sflush_r+0xea>
 8011bcc:	602f      	str	r7, [r5, #0]
 8011bce:	2000      	movs	r0, #0
 8011bd0:	e022      	b.n	8011c18 <__sflush_r+0xf8>
 8011bd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011bd6:	b21b      	sxth	r3, r3
 8011bd8:	e01b      	b.n	8011c12 <__sflush_r+0xf2>
 8011bda:	690f      	ldr	r7, [r1, #16]
 8011bdc:	2f00      	cmp	r7, #0
 8011bde:	d0f6      	beq.n	8011bce <__sflush_r+0xae>
 8011be0:	0793      	lsls	r3, r2, #30
 8011be2:	680e      	ldr	r6, [r1, #0]
 8011be4:	bf08      	it	eq
 8011be6:	694b      	ldreq	r3, [r1, #20]
 8011be8:	600f      	str	r7, [r1, #0]
 8011bea:	bf18      	it	ne
 8011bec:	2300      	movne	r3, #0
 8011bee:	eba6 0807 	sub.w	r8, r6, r7
 8011bf2:	608b      	str	r3, [r1, #8]
 8011bf4:	f1b8 0f00 	cmp.w	r8, #0
 8011bf8:	dde9      	ble.n	8011bce <__sflush_r+0xae>
 8011bfa:	6a21      	ldr	r1, [r4, #32]
 8011bfc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011bfe:	4643      	mov	r3, r8
 8011c00:	463a      	mov	r2, r7
 8011c02:	4628      	mov	r0, r5
 8011c04:	47b0      	blx	r6
 8011c06:	2800      	cmp	r0, #0
 8011c08:	dc08      	bgt.n	8011c1c <__sflush_r+0xfc>
 8011c0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c12:	81a3      	strh	r3, [r4, #12]
 8011c14:	f04f 30ff 	mov.w	r0, #4294967295
 8011c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c1c:	4407      	add	r7, r0
 8011c1e:	eba8 0800 	sub.w	r8, r8, r0
 8011c22:	e7e7      	b.n	8011bf4 <__sflush_r+0xd4>
 8011c24:	dfbffffe 	.word	0xdfbffffe

08011c28 <_fflush_r>:
 8011c28:	b538      	push	{r3, r4, r5, lr}
 8011c2a:	690b      	ldr	r3, [r1, #16]
 8011c2c:	4605      	mov	r5, r0
 8011c2e:	460c      	mov	r4, r1
 8011c30:	b913      	cbnz	r3, 8011c38 <_fflush_r+0x10>
 8011c32:	2500      	movs	r5, #0
 8011c34:	4628      	mov	r0, r5
 8011c36:	bd38      	pop	{r3, r4, r5, pc}
 8011c38:	b118      	cbz	r0, 8011c42 <_fflush_r+0x1a>
 8011c3a:	6a03      	ldr	r3, [r0, #32]
 8011c3c:	b90b      	cbnz	r3, 8011c42 <_fflush_r+0x1a>
 8011c3e:	f7fe fa9b 	bl	8010178 <__sinit>
 8011c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d0f3      	beq.n	8011c32 <_fflush_r+0xa>
 8011c4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011c4c:	07d0      	lsls	r0, r2, #31
 8011c4e:	d404      	bmi.n	8011c5a <_fflush_r+0x32>
 8011c50:	0599      	lsls	r1, r3, #22
 8011c52:	d402      	bmi.n	8011c5a <_fflush_r+0x32>
 8011c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c56:	f7fe fba6 	bl	80103a6 <__retarget_lock_acquire_recursive>
 8011c5a:	4628      	mov	r0, r5
 8011c5c:	4621      	mov	r1, r4
 8011c5e:	f7ff ff5f 	bl	8011b20 <__sflush_r>
 8011c62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011c64:	07da      	lsls	r2, r3, #31
 8011c66:	4605      	mov	r5, r0
 8011c68:	d4e4      	bmi.n	8011c34 <_fflush_r+0xc>
 8011c6a:	89a3      	ldrh	r3, [r4, #12]
 8011c6c:	059b      	lsls	r3, r3, #22
 8011c6e:	d4e1      	bmi.n	8011c34 <_fflush_r+0xc>
 8011c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c72:	f7fe fb99 	bl	80103a8 <__retarget_lock_release_recursive>
 8011c76:	e7dd      	b.n	8011c34 <_fflush_r+0xc>

08011c78 <memmove>:
 8011c78:	4288      	cmp	r0, r1
 8011c7a:	b510      	push	{r4, lr}
 8011c7c:	eb01 0402 	add.w	r4, r1, r2
 8011c80:	d902      	bls.n	8011c88 <memmove+0x10>
 8011c82:	4284      	cmp	r4, r0
 8011c84:	4623      	mov	r3, r4
 8011c86:	d807      	bhi.n	8011c98 <memmove+0x20>
 8011c88:	1e43      	subs	r3, r0, #1
 8011c8a:	42a1      	cmp	r1, r4
 8011c8c:	d008      	beq.n	8011ca0 <memmove+0x28>
 8011c8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011c92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011c96:	e7f8      	b.n	8011c8a <memmove+0x12>
 8011c98:	4402      	add	r2, r0
 8011c9a:	4601      	mov	r1, r0
 8011c9c:	428a      	cmp	r2, r1
 8011c9e:	d100      	bne.n	8011ca2 <memmove+0x2a>
 8011ca0:	bd10      	pop	{r4, pc}
 8011ca2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ca6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011caa:	e7f7      	b.n	8011c9c <memmove+0x24>

08011cac <_sbrk_r>:
 8011cac:	b538      	push	{r3, r4, r5, lr}
 8011cae:	4d06      	ldr	r5, [pc, #24]	@ (8011cc8 <_sbrk_r+0x1c>)
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	4604      	mov	r4, r0
 8011cb4:	4608      	mov	r0, r1
 8011cb6:	602b      	str	r3, [r5, #0]
 8011cb8:	f7ef fcf8 	bl	80016ac <_sbrk>
 8011cbc:	1c43      	adds	r3, r0, #1
 8011cbe:	d102      	bne.n	8011cc6 <_sbrk_r+0x1a>
 8011cc0:	682b      	ldr	r3, [r5, #0]
 8011cc2:	b103      	cbz	r3, 8011cc6 <_sbrk_r+0x1a>
 8011cc4:	6023      	str	r3, [r4, #0]
 8011cc6:	bd38      	pop	{r3, r4, r5, pc}
 8011cc8:	240025d4 	.word	0x240025d4

08011ccc <memcpy>:
 8011ccc:	440a      	add	r2, r1
 8011cce:	4291      	cmp	r1, r2
 8011cd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8011cd4:	d100      	bne.n	8011cd8 <memcpy+0xc>
 8011cd6:	4770      	bx	lr
 8011cd8:	b510      	push	{r4, lr}
 8011cda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011cde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011ce2:	4291      	cmp	r1, r2
 8011ce4:	d1f9      	bne.n	8011cda <memcpy+0xe>
 8011ce6:	bd10      	pop	{r4, pc}

08011ce8 <__assert_func>:
 8011ce8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011cea:	4614      	mov	r4, r2
 8011cec:	461a      	mov	r2, r3
 8011cee:	4b09      	ldr	r3, [pc, #36]	@ (8011d14 <__assert_func+0x2c>)
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	4605      	mov	r5, r0
 8011cf4:	68d8      	ldr	r0, [r3, #12]
 8011cf6:	b954      	cbnz	r4, 8011d0e <__assert_func+0x26>
 8011cf8:	4b07      	ldr	r3, [pc, #28]	@ (8011d18 <__assert_func+0x30>)
 8011cfa:	461c      	mov	r4, r3
 8011cfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011d00:	9100      	str	r1, [sp, #0]
 8011d02:	462b      	mov	r3, r5
 8011d04:	4905      	ldr	r1, [pc, #20]	@ (8011d1c <__assert_func+0x34>)
 8011d06:	f000 f86f 	bl	8011de8 <fiprintf>
 8011d0a:	f000 f87f 	bl	8011e0c <abort>
 8011d0e:	4b04      	ldr	r3, [pc, #16]	@ (8011d20 <__assert_func+0x38>)
 8011d10:	e7f4      	b.n	8011cfc <__assert_func+0x14>
 8011d12:	bf00      	nop
 8011d14:	24000138 	.word	0x24000138
 8011d18:	080126fe 	.word	0x080126fe
 8011d1c:	080126d0 	.word	0x080126d0
 8011d20:	080126c3 	.word	0x080126c3

08011d24 <_calloc_r>:
 8011d24:	b570      	push	{r4, r5, r6, lr}
 8011d26:	fba1 5402 	umull	r5, r4, r1, r2
 8011d2a:	b93c      	cbnz	r4, 8011d3c <_calloc_r+0x18>
 8011d2c:	4629      	mov	r1, r5
 8011d2e:	f7ff f991 	bl	8011054 <_malloc_r>
 8011d32:	4606      	mov	r6, r0
 8011d34:	b928      	cbnz	r0, 8011d42 <_calloc_r+0x1e>
 8011d36:	2600      	movs	r6, #0
 8011d38:	4630      	mov	r0, r6
 8011d3a:	bd70      	pop	{r4, r5, r6, pc}
 8011d3c:	220c      	movs	r2, #12
 8011d3e:	6002      	str	r2, [r0, #0]
 8011d40:	e7f9      	b.n	8011d36 <_calloc_r+0x12>
 8011d42:	462a      	mov	r2, r5
 8011d44:	4621      	mov	r1, r4
 8011d46:	f7fe fab0 	bl	80102aa <memset>
 8011d4a:	e7f5      	b.n	8011d38 <_calloc_r+0x14>

08011d4c <__ascii_mbtowc>:
 8011d4c:	b082      	sub	sp, #8
 8011d4e:	b901      	cbnz	r1, 8011d52 <__ascii_mbtowc+0x6>
 8011d50:	a901      	add	r1, sp, #4
 8011d52:	b142      	cbz	r2, 8011d66 <__ascii_mbtowc+0x1a>
 8011d54:	b14b      	cbz	r3, 8011d6a <__ascii_mbtowc+0x1e>
 8011d56:	7813      	ldrb	r3, [r2, #0]
 8011d58:	600b      	str	r3, [r1, #0]
 8011d5a:	7812      	ldrb	r2, [r2, #0]
 8011d5c:	1e10      	subs	r0, r2, #0
 8011d5e:	bf18      	it	ne
 8011d60:	2001      	movne	r0, #1
 8011d62:	b002      	add	sp, #8
 8011d64:	4770      	bx	lr
 8011d66:	4610      	mov	r0, r2
 8011d68:	e7fb      	b.n	8011d62 <__ascii_mbtowc+0x16>
 8011d6a:	f06f 0001 	mvn.w	r0, #1
 8011d6e:	e7f8      	b.n	8011d62 <__ascii_mbtowc+0x16>

08011d70 <_realloc_r>:
 8011d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d74:	4680      	mov	r8, r0
 8011d76:	4615      	mov	r5, r2
 8011d78:	460c      	mov	r4, r1
 8011d7a:	b921      	cbnz	r1, 8011d86 <_realloc_r+0x16>
 8011d7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d80:	4611      	mov	r1, r2
 8011d82:	f7ff b967 	b.w	8011054 <_malloc_r>
 8011d86:	b92a      	cbnz	r2, 8011d94 <_realloc_r+0x24>
 8011d88:	f7ff f8f0 	bl	8010f6c <_free_r>
 8011d8c:	2400      	movs	r4, #0
 8011d8e:	4620      	mov	r0, r4
 8011d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d94:	f000 f841 	bl	8011e1a <_malloc_usable_size_r>
 8011d98:	4285      	cmp	r5, r0
 8011d9a:	4606      	mov	r6, r0
 8011d9c:	d802      	bhi.n	8011da4 <_realloc_r+0x34>
 8011d9e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011da2:	d8f4      	bhi.n	8011d8e <_realloc_r+0x1e>
 8011da4:	4629      	mov	r1, r5
 8011da6:	4640      	mov	r0, r8
 8011da8:	f7ff f954 	bl	8011054 <_malloc_r>
 8011dac:	4607      	mov	r7, r0
 8011dae:	2800      	cmp	r0, #0
 8011db0:	d0ec      	beq.n	8011d8c <_realloc_r+0x1c>
 8011db2:	42b5      	cmp	r5, r6
 8011db4:	462a      	mov	r2, r5
 8011db6:	4621      	mov	r1, r4
 8011db8:	bf28      	it	cs
 8011dba:	4632      	movcs	r2, r6
 8011dbc:	f7ff ff86 	bl	8011ccc <memcpy>
 8011dc0:	4621      	mov	r1, r4
 8011dc2:	4640      	mov	r0, r8
 8011dc4:	f7ff f8d2 	bl	8010f6c <_free_r>
 8011dc8:	463c      	mov	r4, r7
 8011dca:	e7e0      	b.n	8011d8e <_realloc_r+0x1e>

08011dcc <__ascii_wctomb>:
 8011dcc:	4603      	mov	r3, r0
 8011dce:	4608      	mov	r0, r1
 8011dd0:	b141      	cbz	r1, 8011de4 <__ascii_wctomb+0x18>
 8011dd2:	2aff      	cmp	r2, #255	@ 0xff
 8011dd4:	d904      	bls.n	8011de0 <__ascii_wctomb+0x14>
 8011dd6:	228a      	movs	r2, #138	@ 0x8a
 8011dd8:	601a      	str	r2, [r3, #0]
 8011dda:	f04f 30ff 	mov.w	r0, #4294967295
 8011dde:	4770      	bx	lr
 8011de0:	700a      	strb	r2, [r1, #0]
 8011de2:	2001      	movs	r0, #1
 8011de4:	4770      	bx	lr
	...

08011de8 <fiprintf>:
 8011de8:	b40e      	push	{r1, r2, r3}
 8011dea:	b503      	push	{r0, r1, lr}
 8011dec:	4601      	mov	r1, r0
 8011dee:	ab03      	add	r3, sp, #12
 8011df0:	4805      	ldr	r0, [pc, #20]	@ (8011e08 <fiprintf+0x20>)
 8011df2:	f853 2b04 	ldr.w	r2, [r3], #4
 8011df6:	6800      	ldr	r0, [r0, #0]
 8011df8:	9301      	str	r3, [sp, #4]
 8011dfa:	f000 f83f 	bl	8011e7c <_vfiprintf_r>
 8011dfe:	b002      	add	sp, #8
 8011e00:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e04:	b003      	add	sp, #12
 8011e06:	4770      	bx	lr
 8011e08:	24000138 	.word	0x24000138

08011e0c <abort>:
 8011e0c:	b508      	push	{r3, lr}
 8011e0e:	2006      	movs	r0, #6
 8011e10:	f000 fa08 	bl	8012224 <raise>
 8011e14:	2001      	movs	r0, #1
 8011e16:	f7ef fbd1 	bl	80015bc <_exit>

08011e1a <_malloc_usable_size_r>:
 8011e1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e1e:	1f18      	subs	r0, r3, #4
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	bfbc      	itt	lt
 8011e24:	580b      	ldrlt	r3, [r1, r0]
 8011e26:	18c0      	addlt	r0, r0, r3
 8011e28:	4770      	bx	lr

08011e2a <__sfputc_r>:
 8011e2a:	6893      	ldr	r3, [r2, #8]
 8011e2c:	3b01      	subs	r3, #1
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	b410      	push	{r4}
 8011e32:	6093      	str	r3, [r2, #8]
 8011e34:	da08      	bge.n	8011e48 <__sfputc_r+0x1e>
 8011e36:	6994      	ldr	r4, [r2, #24]
 8011e38:	42a3      	cmp	r3, r4
 8011e3a:	db01      	blt.n	8011e40 <__sfputc_r+0x16>
 8011e3c:	290a      	cmp	r1, #10
 8011e3e:	d103      	bne.n	8011e48 <__sfputc_r+0x1e>
 8011e40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e44:	f000 b932 	b.w	80120ac <__swbuf_r>
 8011e48:	6813      	ldr	r3, [r2, #0]
 8011e4a:	1c58      	adds	r0, r3, #1
 8011e4c:	6010      	str	r0, [r2, #0]
 8011e4e:	7019      	strb	r1, [r3, #0]
 8011e50:	4608      	mov	r0, r1
 8011e52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e56:	4770      	bx	lr

08011e58 <__sfputs_r>:
 8011e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e5a:	4606      	mov	r6, r0
 8011e5c:	460f      	mov	r7, r1
 8011e5e:	4614      	mov	r4, r2
 8011e60:	18d5      	adds	r5, r2, r3
 8011e62:	42ac      	cmp	r4, r5
 8011e64:	d101      	bne.n	8011e6a <__sfputs_r+0x12>
 8011e66:	2000      	movs	r0, #0
 8011e68:	e007      	b.n	8011e7a <__sfputs_r+0x22>
 8011e6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e6e:	463a      	mov	r2, r7
 8011e70:	4630      	mov	r0, r6
 8011e72:	f7ff ffda 	bl	8011e2a <__sfputc_r>
 8011e76:	1c43      	adds	r3, r0, #1
 8011e78:	d1f3      	bne.n	8011e62 <__sfputs_r+0xa>
 8011e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011e7c <_vfiprintf_r>:
 8011e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e80:	460d      	mov	r5, r1
 8011e82:	b09d      	sub	sp, #116	@ 0x74
 8011e84:	4614      	mov	r4, r2
 8011e86:	4698      	mov	r8, r3
 8011e88:	4606      	mov	r6, r0
 8011e8a:	b118      	cbz	r0, 8011e94 <_vfiprintf_r+0x18>
 8011e8c:	6a03      	ldr	r3, [r0, #32]
 8011e8e:	b90b      	cbnz	r3, 8011e94 <_vfiprintf_r+0x18>
 8011e90:	f7fe f972 	bl	8010178 <__sinit>
 8011e94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011e96:	07d9      	lsls	r1, r3, #31
 8011e98:	d405      	bmi.n	8011ea6 <_vfiprintf_r+0x2a>
 8011e9a:	89ab      	ldrh	r3, [r5, #12]
 8011e9c:	059a      	lsls	r2, r3, #22
 8011e9e:	d402      	bmi.n	8011ea6 <_vfiprintf_r+0x2a>
 8011ea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011ea2:	f7fe fa80 	bl	80103a6 <__retarget_lock_acquire_recursive>
 8011ea6:	89ab      	ldrh	r3, [r5, #12]
 8011ea8:	071b      	lsls	r3, r3, #28
 8011eaa:	d501      	bpl.n	8011eb0 <_vfiprintf_r+0x34>
 8011eac:	692b      	ldr	r3, [r5, #16]
 8011eae:	b99b      	cbnz	r3, 8011ed8 <_vfiprintf_r+0x5c>
 8011eb0:	4629      	mov	r1, r5
 8011eb2:	4630      	mov	r0, r6
 8011eb4:	f000 f938 	bl	8012128 <__swsetup_r>
 8011eb8:	b170      	cbz	r0, 8011ed8 <_vfiprintf_r+0x5c>
 8011eba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ebc:	07dc      	lsls	r4, r3, #31
 8011ebe:	d504      	bpl.n	8011eca <_vfiprintf_r+0x4e>
 8011ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8011ec4:	b01d      	add	sp, #116	@ 0x74
 8011ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011eca:	89ab      	ldrh	r3, [r5, #12]
 8011ecc:	0598      	lsls	r0, r3, #22
 8011ece:	d4f7      	bmi.n	8011ec0 <_vfiprintf_r+0x44>
 8011ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011ed2:	f7fe fa69 	bl	80103a8 <__retarget_lock_release_recursive>
 8011ed6:	e7f3      	b.n	8011ec0 <_vfiprintf_r+0x44>
 8011ed8:	2300      	movs	r3, #0
 8011eda:	9309      	str	r3, [sp, #36]	@ 0x24
 8011edc:	2320      	movs	r3, #32
 8011ede:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011ee2:	f8cd 800c 	str.w	r8, [sp, #12]
 8011ee6:	2330      	movs	r3, #48	@ 0x30
 8011ee8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012098 <_vfiprintf_r+0x21c>
 8011eec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011ef0:	f04f 0901 	mov.w	r9, #1
 8011ef4:	4623      	mov	r3, r4
 8011ef6:	469a      	mov	sl, r3
 8011ef8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011efc:	b10a      	cbz	r2, 8011f02 <_vfiprintf_r+0x86>
 8011efe:	2a25      	cmp	r2, #37	@ 0x25
 8011f00:	d1f9      	bne.n	8011ef6 <_vfiprintf_r+0x7a>
 8011f02:	ebba 0b04 	subs.w	fp, sl, r4
 8011f06:	d00b      	beq.n	8011f20 <_vfiprintf_r+0xa4>
 8011f08:	465b      	mov	r3, fp
 8011f0a:	4622      	mov	r2, r4
 8011f0c:	4629      	mov	r1, r5
 8011f0e:	4630      	mov	r0, r6
 8011f10:	f7ff ffa2 	bl	8011e58 <__sfputs_r>
 8011f14:	3001      	adds	r0, #1
 8011f16:	f000 80a7 	beq.w	8012068 <_vfiprintf_r+0x1ec>
 8011f1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011f1c:	445a      	add	r2, fp
 8011f1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8011f20:	f89a 3000 	ldrb.w	r3, [sl]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	f000 809f 	beq.w	8012068 <_vfiprintf_r+0x1ec>
 8011f2a:	2300      	movs	r3, #0
 8011f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8011f30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f34:	f10a 0a01 	add.w	sl, sl, #1
 8011f38:	9304      	str	r3, [sp, #16]
 8011f3a:	9307      	str	r3, [sp, #28]
 8011f3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011f40:	931a      	str	r3, [sp, #104]	@ 0x68
 8011f42:	4654      	mov	r4, sl
 8011f44:	2205      	movs	r2, #5
 8011f46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f4a:	4853      	ldr	r0, [pc, #332]	@ (8012098 <_vfiprintf_r+0x21c>)
 8011f4c:	f7ee f9c8 	bl	80002e0 <memchr>
 8011f50:	9a04      	ldr	r2, [sp, #16]
 8011f52:	b9d8      	cbnz	r0, 8011f8c <_vfiprintf_r+0x110>
 8011f54:	06d1      	lsls	r1, r2, #27
 8011f56:	bf44      	itt	mi
 8011f58:	2320      	movmi	r3, #32
 8011f5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f5e:	0713      	lsls	r3, r2, #28
 8011f60:	bf44      	itt	mi
 8011f62:	232b      	movmi	r3, #43	@ 0x2b
 8011f64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f68:	f89a 3000 	ldrb.w	r3, [sl]
 8011f6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f6e:	d015      	beq.n	8011f9c <_vfiprintf_r+0x120>
 8011f70:	9a07      	ldr	r2, [sp, #28]
 8011f72:	4654      	mov	r4, sl
 8011f74:	2000      	movs	r0, #0
 8011f76:	f04f 0c0a 	mov.w	ip, #10
 8011f7a:	4621      	mov	r1, r4
 8011f7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011f80:	3b30      	subs	r3, #48	@ 0x30
 8011f82:	2b09      	cmp	r3, #9
 8011f84:	d94b      	bls.n	801201e <_vfiprintf_r+0x1a2>
 8011f86:	b1b0      	cbz	r0, 8011fb6 <_vfiprintf_r+0x13a>
 8011f88:	9207      	str	r2, [sp, #28]
 8011f8a:	e014      	b.n	8011fb6 <_vfiprintf_r+0x13a>
 8011f8c:	eba0 0308 	sub.w	r3, r0, r8
 8011f90:	fa09 f303 	lsl.w	r3, r9, r3
 8011f94:	4313      	orrs	r3, r2
 8011f96:	9304      	str	r3, [sp, #16]
 8011f98:	46a2      	mov	sl, r4
 8011f9a:	e7d2      	b.n	8011f42 <_vfiprintf_r+0xc6>
 8011f9c:	9b03      	ldr	r3, [sp, #12]
 8011f9e:	1d19      	adds	r1, r3, #4
 8011fa0:	681b      	ldr	r3, [r3, #0]
 8011fa2:	9103      	str	r1, [sp, #12]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	bfbb      	ittet	lt
 8011fa8:	425b      	neglt	r3, r3
 8011faa:	f042 0202 	orrlt.w	r2, r2, #2
 8011fae:	9307      	strge	r3, [sp, #28]
 8011fb0:	9307      	strlt	r3, [sp, #28]
 8011fb2:	bfb8      	it	lt
 8011fb4:	9204      	strlt	r2, [sp, #16]
 8011fb6:	7823      	ldrb	r3, [r4, #0]
 8011fb8:	2b2e      	cmp	r3, #46	@ 0x2e
 8011fba:	d10a      	bne.n	8011fd2 <_vfiprintf_r+0x156>
 8011fbc:	7863      	ldrb	r3, [r4, #1]
 8011fbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8011fc0:	d132      	bne.n	8012028 <_vfiprintf_r+0x1ac>
 8011fc2:	9b03      	ldr	r3, [sp, #12]
 8011fc4:	1d1a      	adds	r2, r3, #4
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	9203      	str	r2, [sp, #12]
 8011fca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011fce:	3402      	adds	r4, #2
 8011fd0:	9305      	str	r3, [sp, #20]
 8011fd2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80120a8 <_vfiprintf_r+0x22c>
 8011fd6:	7821      	ldrb	r1, [r4, #0]
 8011fd8:	2203      	movs	r2, #3
 8011fda:	4650      	mov	r0, sl
 8011fdc:	f7ee f980 	bl	80002e0 <memchr>
 8011fe0:	b138      	cbz	r0, 8011ff2 <_vfiprintf_r+0x176>
 8011fe2:	9b04      	ldr	r3, [sp, #16]
 8011fe4:	eba0 000a 	sub.w	r0, r0, sl
 8011fe8:	2240      	movs	r2, #64	@ 0x40
 8011fea:	4082      	lsls	r2, r0
 8011fec:	4313      	orrs	r3, r2
 8011fee:	3401      	adds	r4, #1
 8011ff0:	9304      	str	r3, [sp, #16]
 8011ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ff6:	4829      	ldr	r0, [pc, #164]	@ (801209c <_vfiprintf_r+0x220>)
 8011ff8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011ffc:	2206      	movs	r2, #6
 8011ffe:	f7ee f96f 	bl	80002e0 <memchr>
 8012002:	2800      	cmp	r0, #0
 8012004:	d03f      	beq.n	8012086 <_vfiprintf_r+0x20a>
 8012006:	4b26      	ldr	r3, [pc, #152]	@ (80120a0 <_vfiprintf_r+0x224>)
 8012008:	bb1b      	cbnz	r3, 8012052 <_vfiprintf_r+0x1d6>
 801200a:	9b03      	ldr	r3, [sp, #12]
 801200c:	3307      	adds	r3, #7
 801200e:	f023 0307 	bic.w	r3, r3, #7
 8012012:	3308      	adds	r3, #8
 8012014:	9303      	str	r3, [sp, #12]
 8012016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012018:	443b      	add	r3, r7
 801201a:	9309      	str	r3, [sp, #36]	@ 0x24
 801201c:	e76a      	b.n	8011ef4 <_vfiprintf_r+0x78>
 801201e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012022:	460c      	mov	r4, r1
 8012024:	2001      	movs	r0, #1
 8012026:	e7a8      	b.n	8011f7a <_vfiprintf_r+0xfe>
 8012028:	2300      	movs	r3, #0
 801202a:	3401      	adds	r4, #1
 801202c:	9305      	str	r3, [sp, #20]
 801202e:	4619      	mov	r1, r3
 8012030:	f04f 0c0a 	mov.w	ip, #10
 8012034:	4620      	mov	r0, r4
 8012036:	f810 2b01 	ldrb.w	r2, [r0], #1
 801203a:	3a30      	subs	r2, #48	@ 0x30
 801203c:	2a09      	cmp	r2, #9
 801203e:	d903      	bls.n	8012048 <_vfiprintf_r+0x1cc>
 8012040:	2b00      	cmp	r3, #0
 8012042:	d0c6      	beq.n	8011fd2 <_vfiprintf_r+0x156>
 8012044:	9105      	str	r1, [sp, #20]
 8012046:	e7c4      	b.n	8011fd2 <_vfiprintf_r+0x156>
 8012048:	fb0c 2101 	mla	r1, ip, r1, r2
 801204c:	4604      	mov	r4, r0
 801204e:	2301      	movs	r3, #1
 8012050:	e7f0      	b.n	8012034 <_vfiprintf_r+0x1b8>
 8012052:	ab03      	add	r3, sp, #12
 8012054:	9300      	str	r3, [sp, #0]
 8012056:	462a      	mov	r2, r5
 8012058:	4b12      	ldr	r3, [pc, #72]	@ (80120a4 <_vfiprintf_r+0x228>)
 801205a:	a904      	add	r1, sp, #16
 801205c:	4630      	mov	r0, r6
 801205e:	f7fd fc57 	bl	800f910 <_printf_float>
 8012062:	4607      	mov	r7, r0
 8012064:	1c78      	adds	r0, r7, #1
 8012066:	d1d6      	bne.n	8012016 <_vfiprintf_r+0x19a>
 8012068:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801206a:	07d9      	lsls	r1, r3, #31
 801206c:	d405      	bmi.n	801207a <_vfiprintf_r+0x1fe>
 801206e:	89ab      	ldrh	r3, [r5, #12]
 8012070:	059a      	lsls	r2, r3, #22
 8012072:	d402      	bmi.n	801207a <_vfiprintf_r+0x1fe>
 8012074:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012076:	f7fe f997 	bl	80103a8 <__retarget_lock_release_recursive>
 801207a:	89ab      	ldrh	r3, [r5, #12]
 801207c:	065b      	lsls	r3, r3, #25
 801207e:	f53f af1f 	bmi.w	8011ec0 <_vfiprintf_r+0x44>
 8012082:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012084:	e71e      	b.n	8011ec4 <_vfiprintf_r+0x48>
 8012086:	ab03      	add	r3, sp, #12
 8012088:	9300      	str	r3, [sp, #0]
 801208a:	462a      	mov	r2, r5
 801208c:	4b05      	ldr	r3, [pc, #20]	@ (80120a4 <_vfiprintf_r+0x228>)
 801208e:	a904      	add	r1, sp, #16
 8012090:	4630      	mov	r0, r6
 8012092:	f7fd fec5 	bl	800fe20 <_printf_i>
 8012096:	e7e4      	b.n	8012062 <_vfiprintf_r+0x1e6>
 8012098:	080126a8 	.word	0x080126a8
 801209c:	080126b2 	.word	0x080126b2
 80120a0:	0800f911 	.word	0x0800f911
 80120a4:	08011e59 	.word	0x08011e59
 80120a8:	080126ae 	.word	0x080126ae

080120ac <__swbuf_r>:
 80120ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120ae:	460e      	mov	r6, r1
 80120b0:	4614      	mov	r4, r2
 80120b2:	4605      	mov	r5, r0
 80120b4:	b118      	cbz	r0, 80120be <__swbuf_r+0x12>
 80120b6:	6a03      	ldr	r3, [r0, #32]
 80120b8:	b90b      	cbnz	r3, 80120be <__swbuf_r+0x12>
 80120ba:	f7fe f85d 	bl	8010178 <__sinit>
 80120be:	69a3      	ldr	r3, [r4, #24]
 80120c0:	60a3      	str	r3, [r4, #8]
 80120c2:	89a3      	ldrh	r3, [r4, #12]
 80120c4:	071a      	lsls	r2, r3, #28
 80120c6:	d501      	bpl.n	80120cc <__swbuf_r+0x20>
 80120c8:	6923      	ldr	r3, [r4, #16]
 80120ca:	b943      	cbnz	r3, 80120de <__swbuf_r+0x32>
 80120cc:	4621      	mov	r1, r4
 80120ce:	4628      	mov	r0, r5
 80120d0:	f000 f82a 	bl	8012128 <__swsetup_r>
 80120d4:	b118      	cbz	r0, 80120de <__swbuf_r+0x32>
 80120d6:	f04f 37ff 	mov.w	r7, #4294967295
 80120da:	4638      	mov	r0, r7
 80120dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80120de:	6823      	ldr	r3, [r4, #0]
 80120e0:	6922      	ldr	r2, [r4, #16]
 80120e2:	1a98      	subs	r0, r3, r2
 80120e4:	6963      	ldr	r3, [r4, #20]
 80120e6:	b2f6      	uxtb	r6, r6
 80120e8:	4283      	cmp	r3, r0
 80120ea:	4637      	mov	r7, r6
 80120ec:	dc05      	bgt.n	80120fa <__swbuf_r+0x4e>
 80120ee:	4621      	mov	r1, r4
 80120f0:	4628      	mov	r0, r5
 80120f2:	f7ff fd99 	bl	8011c28 <_fflush_r>
 80120f6:	2800      	cmp	r0, #0
 80120f8:	d1ed      	bne.n	80120d6 <__swbuf_r+0x2a>
 80120fa:	68a3      	ldr	r3, [r4, #8]
 80120fc:	3b01      	subs	r3, #1
 80120fe:	60a3      	str	r3, [r4, #8]
 8012100:	6823      	ldr	r3, [r4, #0]
 8012102:	1c5a      	adds	r2, r3, #1
 8012104:	6022      	str	r2, [r4, #0]
 8012106:	701e      	strb	r6, [r3, #0]
 8012108:	6962      	ldr	r2, [r4, #20]
 801210a:	1c43      	adds	r3, r0, #1
 801210c:	429a      	cmp	r2, r3
 801210e:	d004      	beq.n	801211a <__swbuf_r+0x6e>
 8012110:	89a3      	ldrh	r3, [r4, #12]
 8012112:	07db      	lsls	r3, r3, #31
 8012114:	d5e1      	bpl.n	80120da <__swbuf_r+0x2e>
 8012116:	2e0a      	cmp	r6, #10
 8012118:	d1df      	bne.n	80120da <__swbuf_r+0x2e>
 801211a:	4621      	mov	r1, r4
 801211c:	4628      	mov	r0, r5
 801211e:	f7ff fd83 	bl	8011c28 <_fflush_r>
 8012122:	2800      	cmp	r0, #0
 8012124:	d0d9      	beq.n	80120da <__swbuf_r+0x2e>
 8012126:	e7d6      	b.n	80120d6 <__swbuf_r+0x2a>

08012128 <__swsetup_r>:
 8012128:	b538      	push	{r3, r4, r5, lr}
 801212a:	4b29      	ldr	r3, [pc, #164]	@ (80121d0 <__swsetup_r+0xa8>)
 801212c:	4605      	mov	r5, r0
 801212e:	6818      	ldr	r0, [r3, #0]
 8012130:	460c      	mov	r4, r1
 8012132:	b118      	cbz	r0, 801213c <__swsetup_r+0x14>
 8012134:	6a03      	ldr	r3, [r0, #32]
 8012136:	b90b      	cbnz	r3, 801213c <__swsetup_r+0x14>
 8012138:	f7fe f81e 	bl	8010178 <__sinit>
 801213c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012140:	0719      	lsls	r1, r3, #28
 8012142:	d422      	bmi.n	801218a <__swsetup_r+0x62>
 8012144:	06da      	lsls	r2, r3, #27
 8012146:	d407      	bmi.n	8012158 <__swsetup_r+0x30>
 8012148:	2209      	movs	r2, #9
 801214a:	602a      	str	r2, [r5, #0]
 801214c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012150:	81a3      	strh	r3, [r4, #12]
 8012152:	f04f 30ff 	mov.w	r0, #4294967295
 8012156:	e033      	b.n	80121c0 <__swsetup_r+0x98>
 8012158:	0758      	lsls	r0, r3, #29
 801215a:	d512      	bpl.n	8012182 <__swsetup_r+0x5a>
 801215c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801215e:	b141      	cbz	r1, 8012172 <__swsetup_r+0x4a>
 8012160:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012164:	4299      	cmp	r1, r3
 8012166:	d002      	beq.n	801216e <__swsetup_r+0x46>
 8012168:	4628      	mov	r0, r5
 801216a:	f7fe feff 	bl	8010f6c <_free_r>
 801216e:	2300      	movs	r3, #0
 8012170:	6363      	str	r3, [r4, #52]	@ 0x34
 8012172:	89a3      	ldrh	r3, [r4, #12]
 8012174:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012178:	81a3      	strh	r3, [r4, #12]
 801217a:	2300      	movs	r3, #0
 801217c:	6063      	str	r3, [r4, #4]
 801217e:	6923      	ldr	r3, [r4, #16]
 8012180:	6023      	str	r3, [r4, #0]
 8012182:	89a3      	ldrh	r3, [r4, #12]
 8012184:	f043 0308 	orr.w	r3, r3, #8
 8012188:	81a3      	strh	r3, [r4, #12]
 801218a:	6923      	ldr	r3, [r4, #16]
 801218c:	b94b      	cbnz	r3, 80121a2 <__swsetup_r+0x7a>
 801218e:	89a3      	ldrh	r3, [r4, #12]
 8012190:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012198:	d003      	beq.n	80121a2 <__swsetup_r+0x7a>
 801219a:	4621      	mov	r1, r4
 801219c:	4628      	mov	r0, r5
 801219e:	f000 f883 	bl	80122a8 <__smakebuf_r>
 80121a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121a6:	f013 0201 	ands.w	r2, r3, #1
 80121aa:	d00a      	beq.n	80121c2 <__swsetup_r+0x9a>
 80121ac:	2200      	movs	r2, #0
 80121ae:	60a2      	str	r2, [r4, #8]
 80121b0:	6962      	ldr	r2, [r4, #20]
 80121b2:	4252      	negs	r2, r2
 80121b4:	61a2      	str	r2, [r4, #24]
 80121b6:	6922      	ldr	r2, [r4, #16]
 80121b8:	b942      	cbnz	r2, 80121cc <__swsetup_r+0xa4>
 80121ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80121be:	d1c5      	bne.n	801214c <__swsetup_r+0x24>
 80121c0:	bd38      	pop	{r3, r4, r5, pc}
 80121c2:	0799      	lsls	r1, r3, #30
 80121c4:	bf58      	it	pl
 80121c6:	6962      	ldrpl	r2, [r4, #20]
 80121c8:	60a2      	str	r2, [r4, #8]
 80121ca:	e7f4      	b.n	80121b6 <__swsetup_r+0x8e>
 80121cc:	2000      	movs	r0, #0
 80121ce:	e7f7      	b.n	80121c0 <__swsetup_r+0x98>
 80121d0:	24000138 	.word	0x24000138

080121d4 <_raise_r>:
 80121d4:	291f      	cmp	r1, #31
 80121d6:	b538      	push	{r3, r4, r5, lr}
 80121d8:	4605      	mov	r5, r0
 80121da:	460c      	mov	r4, r1
 80121dc:	d904      	bls.n	80121e8 <_raise_r+0x14>
 80121de:	2316      	movs	r3, #22
 80121e0:	6003      	str	r3, [r0, #0]
 80121e2:	f04f 30ff 	mov.w	r0, #4294967295
 80121e6:	bd38      	pop	{r3, r4, r5, pc}
 80121e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80121ea:	b112      	cbz	r2, 80121f2 <_raise_r+0x1e>
 80121ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80121f0:	b94b      	cbnz	r3, 8012206 <_raise_r+0x32>
 80121f2:	4628      	mov	r0, r5
 80121f4:	f000 f830 	bl	8012258 <_getpid_r>
 80121f8:	4622      	mov	r2, r4
 80121fa:	4601      	mov	r1, r0
 80121fc:	4628      	mov	r0, r5
 80121fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012202:	f000 b817 	b.w	8012234 <_kill_r>
 8012206:	2b01      	cmp	r3, #1
 8012208:	d00a      	beq.n	8012220 <_raise_r+0x4c>
 801220a:	1c59      	adds	r1, r3, #1
 801220c:	d103      	bne.n	8012216 <_raise_r+0x42>
 801220e:	2316      	movs	r3, #22
 8012210:	6003      	str	r3, [r0, #0]
 8012212:	2001      	movs	r0, #1
 8012214:	e7e7      	b.n	80121e6 <_raise_r+0x12>
 8012216:	2100      	movs	r1, #0
 8012218:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801221c:	4620      	mov	r0, r4
 801221e:	4798      	blx	r3
 8012220:	2000      	movs	r0, #0
 8012222:	e7e0      	b.n	80121e6 <_raise_r+0x12>

08012224 <raise>:
 8012224:	4b02      	ldr	r3, [pc, #8]	@ (8012230 <raise+0xc>)
 8012226:	4601      	mov	r1, r0
 8012228:	6818      	ldr	r0, [r3, #0]
 801222a:	f7ff bfd3 	b.w	80121d4 <_raise_r>
 801222e:	bf00      	nop
 8012230:	24000138 	.word	0x24000138

08012234 <_kill_r>:
 8012234:	b538      	push	{r3, r4, r5, lr}
 8012236:	4d07      	ldr	r5, [pc, #28]	@ (8012254 <_kill_r+0x20>)
 8012238:	2300      	movs	r3, #0
 801223a:	4604      	mov	r4, r0
 801223c:	4608      	mov	r0, r1
 801223e:	4611      	mov	r1, r2
 8012240:	602b      	str	r3, [r5, #0]
 8012242:	f7ef f9ab 	bl	800159c <_kill>
 8012246:	1c43      	adds	r3, r0, #1
 8012248:	d102      	bne.n	8012250 <_kill_r+0x1c>
 801224a:	682b      	ldr	r3, [r5, #0]
 801224c:	b103      	cbz	r3, 8012250 <_kill_r+0x1c>
 801224e:	6023      	str	r3, [r4, #0]
 8012250:	bd38      	pop	{r3, r4, r5, pc}
 8012252:	bf00      	nop
 8012254:	240025d4 	.word	0x240025d4

08012258 <_getpid_r>:
 8012258:	f7ef b998 	b.w	800158c <_getpid>

0801225c <__swhatbuf_r>:
 801225c:	b570      	push	{r4, r5, r6, lr}
 801225e:	460c      	mov	r4, r1
 8012260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012264:	2900      	cmp	r1, #0
 8012266:	b096      	sub	sp, #88	@ 0x58
 8012268:	4615      	mov	r5, r2
 801226a:	461e      	mov	r6, r3
 801226c:	da0d      	bge.n	801228a <__swhatbuf_r+0x2e>
 801226e:	89a3      	ldrh	r3, [r4, #12]
 8012270:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012274:	f04f 0100 	mov.w	r1, #0
 8012278:	bf14      	ite	ne
 801227a:	2340      	movne	r3, #64	@ 0x40
 801227c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012280:	2000      	movs	r0, #0
 8012282:	6031      	str	r1, [r6, #0]
 8012284:	602b      	str	r3, [r5, #0]
 8012286:	b016      	add	sp, #88	@ 0x58
 8012288:	bd70      	pop	{r4, r5, r6, pc}
 801228a:	466a      	mov	r2, sp
 801228c:	f000 f848 	bl	8012320 <_fstat_r>
 8012290:	2800      	cmp	r0, #0
 8012292:	dbec      	blt.n	801226e <__swhatbuf_r+0x12>
 8012294:	9901      	ldr	r1, [sp, #4]
 8012296:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801229a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801229e:	4259      	negs	r1, r3
 80122a0:	4159      	adcs	r1, r3
 80122a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80122a6:	e7eb      	b.n	8012280 <__swhatbuf_r+0x24>

080122a8 <__smakebuf_r>:
 80122a8:	898b      	ldrh	r3, [r1, #12]
 80122aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80122ac:	079d      	lsls	r5, r3, #30
 80122ae:	4606      	mov	r6, r0
 80122b0:	460c      	mov	r4, r1
 80122b2:	d507      	bpl.n	80122c4 <__smakebuf_r+0x1c>
 80122b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80122b8:	6023      	str	r3, [r4, #0]
 80122ba:	6123      	str	r3, [r4, #16]
 80122bc:	2301      	movs	r3, #1
 80122be:	6163      	str	r3, [r4, #20]
 80122c0:	b003      	add	sp, #12
 80122c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122c4:	ab01      	add	r3, sp, #4
 80122c6:	466a      	mov	r2, sp
 80122c8:	f7ff ffc8 	bl	801225c <__swhatbuf_r>
 80122cc:	9f00      	ldr	r7, [sp, #0]
 80122ce:	4605      	mov	r5, r0
 80122d0:	4639      	mov	r1, r7
 80122d2:	4630      	mov	r0, r6
 80122d4:	f7fe febe 	bl	8011054 <_malloc_r>
 80122d8:	b948      	cbnz	r0, 80122ee <__smakebuf_r+0x46>
 80122da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80122de:	059a      	lsls	r2, r3, #22
 80122e0:	d4ee      	bmi.n	80122c0 <__smakebuf_r+0x18>
 80122e2:	f023 0303 	bic.w	r3, r3, #3
 80122e6:	f043 0302 	orr.w	r3, r3, #2
 80122ea:	81a3      	strh	r3, [r4, #12]
 80122ec:	e7e2      	b.n	80122b4 <__smakebuf_r+0xc>
 80122ee:	89a3      	ldrh	r3, [r4, #12]
 80122f0:	6020      	str	r0, [r4, #0]
 80122f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80122f6:	81a3      	strh	r3, [r4, #12]
 80122f8:	9b01      	ldr	r3, [sp, #4]
 80122fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80122fe:	b15b      	cbz	r3, 8012318 <__smakebuf_r+0x70>
 8012300:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012304:	4630      	mov	r0, r6
 8012306:	f000 f81d 	bl	8012344 <_isatty_r>
 801230a:	b128      	cbz	r0, 8012318 <__smakebuf_r+0x70>
 801230c:	89a3      	ldrh	r3, [r4, #12]
 801230e:	f023 0303 	bic.w	r3, r3, #3
 8012312:	f043 0301 	orr.w	r3, r3, #1
 8012316:	81a3      	strh	r3, [r4, #12]
 8012318:	89a3      	ldrh	r3, [r4, #12]
 801231a:	431d      	orrs	r5, r3
 801231c:	81a5      	strh	r5, [r4, #12]
 801231e:	e7cf      	b.n	80122c0 <__smakebuf_r+0x18>

08012320 <_fstat_r>:
 8012320:	b538      	push	{r3, r4, r5, lr}
 8012322:	4d07      	ldr	r5, [pc, #28]	@ (8012340 <_fstat_r+0x20>)
 8012324:	2300      	movs	r3, #0
 8012326:	4604      	mov	r4, r0
 8012328:	4608      	mov	r0, r1
 801232a:	4611      	mov	r1, r2
 801232c:	602b      	str	r3, [r5, #0]
 801232e:	f7ef f995 	bl	800165c <_fstat>
 8012332:	1c43      	adds	r3, r0, #1
 8012334:	d102      	bne.n	801233c <_fstat_r+0x1c>
 8012336:	682b      	ldr	r3, [r5, #0]
 8012338:	b103      	cbz	r3, 801233c <_fstat_r+0x1c>
 801233a:	6023      	str	r3, [r4, #0]
 801233c:	bd38      	pop	{r3, r4, r5, pc}
 801233e:	bf00      	nop
 8012340:	240025d4 	.word	0x240025d4

08012344 <_isatty_r>:
 8012344:	b538      	push	{r3, r4, r5, lr}
 8012346:	4d06      	ldr	r5, [pc, #24]	@ (8012360 <_isatty_r+0x1c>)
 8012348:	2300      	movs	r3, #0
 801234a:	4604      	mov	r4, r0
 801234c:	4608      	mov	r0, r1
 801234e:	602b      	str	r3, [r5, #0]
 8012350:	f7ef f994 	bl	800167c <_isatty>
 8012354:	1c43      	adds	r3, r0, #1
 8012356:	d102      	bne.n	801235e <_isatty_r+0x1a>
 8012358:	682b      	ldr	r3, [r5, #0]
 801235a:	b103      	cbz	r3, 801235e <_isatty_r+0x1a>
 801235c:	6023      	str	r3, [r4, #0]
 801235e:	bd38      	pop	{r3, r4, r5, pc}
 8012360:	240025d4 	.word	0x240025d4

08012364 <lrintf>:
 8012364:	ee10 3a10 	vmov	r3, s0
 8012368:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801236c:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 8012370:	281e      	cmp	r0, #30
 8012372:	b082      	sub	sp, #8
 8012374:	dc2f      	bgt.n	80123d6 <lrintf+0x72>
 8012376:	1c41      	adds	r1, r0, #1
 8012378:	da02      	bge.n	8012380 <lrintf+0x1c>
 801237a:	2000      	movs	r0, #0
 801237c:	b002      	add	sp, #8
 801237e:	4770      	bx	lr
 8012380:	2816      	cmp	r0, #22
 8012382:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8012386:	dd0a      	ble.n	801239e <lrintf+0x3a>
 8012388:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801238c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8012390:	3a96      	subs	r2, #150	@ 0x96
 8012392:	fa03 f002 	lsl.w	r0, r3, r2
 8012396:	2900      	cmp	r1, #0
 8012398:	d0f0      	beq.n	801237c <lrintf+0x18>
 801239a:	4240      	negs	r0, r0
 801239c:	e7ee      	b.n	801237c <lrintf+0x18>
 801239e:	4b10      	ldr	r3, [pc, #64]	@ (80123e0 <lrintf+0x7c>)
 80123a0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80123a4:	ed93 7a00 	vldr	s14, [r3]
 80123a8:	ee37 0a00 	vadd.f32	s0, s14, s0
 80123ac:	ed8d 0a01 	vstr	s0, [sp, #4]
 80123b0:	eddd 7a01 	vldr	s15, [sp, #4]
 80123b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80123b8:	ee17 3a90 	vmov	r3, s15
 80123bc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80123c0:	d0db      	beq.n	801237a <lrintf+0x16>
 80123c2:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80123c6:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 80123ca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80123ce:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80123d2:	40d8      	lsrs	r0, r3
 80123d4:	e7df      	b.n	8012396 <lrintf+0x32>
 80123d6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80123da:	ee17 0a90 	vmov	r0, s15
 80123de:	e7cd      	b.n	801237c <lrintf+0x18>
 80123e0:	08012800 	.word	0x08012800

080123e4 <_init>:
 80123e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123e6:	bf00      	nop
 80123e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80123ea:	bc08      	pop	{r3}
 80123ec:	469e      	mov	lr, r3
 80123ee:	4770      	bx	lr

080123f0 <_fini>:
 80123f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123f2:	bf00      	nop
 80123f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80123f6:	bc08      	pop	{r3}
 80123f8:	469e      	mov	lr, r3
 80123fa:	4770      	bx	lr
