

================================================================
== Vitis HLS Report for 'extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4'
================================================================
* Date:           Sun Sep  4 18:21:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  5.440 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.283 us|  0.283 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAST_LINES_VITIS_LOOP_177_4  |       50|       50|         3|          1|          1|    49|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col_2 = alloca i32 1"   --->   Operation 6 'alloca' 'col_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEF_Img_data158, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LEF_Img_data157, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 20 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sub_ln176_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln176" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 21 'read' 'sub_ln176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 24 [1/1] (1.32ns)   --->   "%store_ln95 = store i32 %tmp, i32 %empty_30" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 24 'store' 'store_ln95' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 25 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %col_2"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body93"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.79ns)   --->   "%icmp_ln176 = icmp_eq  i14 %indvar_flatten_load, i14 %sub_ln176_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 28 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.80ns)   --->   "%add_ln176 = add i14 %indvar_flatten_load, i14 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 29 'add' 'add_ln176' <Predicate = true> <Delay = 1.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.end118.loopexit, void %for.end129.exitStub" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 30 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_2_load = load i11 %col_2" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 31 'load' 'col_2_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.52ns)   --->   "%icmp_ln177 = icmp_eq  i11 %col_2_load, i11 %trunc_ln_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 32 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.83ns)   --->   "%select_ln176 = select i1 %icmp_ln177, i11 0, i11 %col_2_load" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 33 'select' 'select_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i11 %select_ln176" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 34 'zext' 'zext_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %select_ln176, i32 2, i32 10" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:185]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.34ns)   --->   "%icmp_ln185 = icmp_eq  i9 %tmp_2, i9 0" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:185]   --->   Operation 36 'icmp' 'icmp_ln185' <Predicate = (!icmp_ln176)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %if.then95, void %if.else111" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:185]   --->   Operation 37 'br' 'br_ln185' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%this_buff_0_addr = getelementptr i16 %this_buff_0, i64 0, i64 %zext_ln177" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 38 'getelementptr' 'this_buff_0_addr' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%this_buff_1_addr = getelementptr i16 %this_buff_1, i64 0, i64 %zext_ln177" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 39 'getelementptr' 'this_buff_1_addr' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%this_buff_2_addr = getelementptr i16 %this_buff_2, i64 0, i64 %zext_ln177" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 40 'getelementptr' 'this_buff_2_addr' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%this_buff_3_addr = getelementptr i16 %this_buff_3, i64 0, i64 %zext_ln177" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 41 'getelementptr' 'this_buff_3_addr' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%this_buff_4_addr = getelementptr i16 %this_buff_4, i64 0, i64 %zext_ln177" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 42 'getelementptr' 'this_buff_4_addr' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%this_buff_5_addr = getelementptr i16 %this_buff_5, i64 0, i64 %zext_ln177" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 43 'getelementptr' 'this_buff_5_addr' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%this_buff_6_addr = getelementptr i16 %this_buff_6, i64 0, i64 %zext_ln177" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 44 'getelementptr' 'this_buff_6_addr' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%this_buff_7_addr = getelementptr i16 %this_buff_7, i64 0, i64 %zext_ln177" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 45 'getelementptr' 'this_buff_7_addr' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 46 [3/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 46 'load' 'this_buff_0_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 47 [3/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 47 'load' 'this_buff_1_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 48 [3/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 48 'load' 'this_buff_2_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 49 [3/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 49 'load' 'this_buff_3_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 50 [3/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 50 'load' 'this_buff_4_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 51 [3/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 51 'load' 'this_buff_5_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 52 [3/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 52 'load' 'this_buff_6_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 53 [3/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 53 'load' 'this_buff_7_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "%add_ln177 = add i11 %select_ln176, i11 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 54 'add' 'add_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.32ns)   --->   "%store_ln177 = store i14 %add_ln176, i14 %indvar_flatten" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 55 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.32>
ST_1 : Operation 56 [1/1] (1.32ns)   --->   "%store_ln177 = store i11 %add_ln177, i11 %col_2" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 56 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_30" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:197]   --->   Operation 57 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.11ns)   --->   "%icmp_ln194 = icmp_eq  i32 %p_load, i32 7" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:194]   --->   Operation 58 'icmp' 'icmp_ln194' <Predicate = (icmp_ln177)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.18ns)   --->   "%add_ln197 = add i32 %p_load, i32 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:197]   --->   Operation 59 'add' 'add_ln197' <Predicate = (icmp_ln177)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%select_ln194 = select i1 %icmp_ln194, i32 0, i32 %add_ln197" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:194]   --->   Operation 60 'select' 'select_ln194' <Predicate = (icmp_ln177)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAST_LINES_VITIS_LOOP_177_4_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.77ns)   --->   "%select_ln176_1 = select i1 %icmp_ln177, i32 %select_ln194, i32 %p_load" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:176]   --->   Operation 63 'select' 'select_ln176_1' <Predicate = (!icmp_ln176)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln179 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:179]   --->   Operation 64 'specpipeline' 'specpipeline_ln179' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 65 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 66 [2/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 66 'load' 'this_buff_0_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 67 [2/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 67 'load' 'this_buff_1_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 68 [2/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 68 'load' 'this_buff_2_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 69 [2/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 69 'load' 'this_buff_3_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 70 [2/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 70 'load' 'this_buff_4_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 71 [2/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 71 'load' 'this_buff_5_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 72 [2/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 72 'load' 'this_buff_6_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 73 [2/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 73 'load' 'this_buff_7_load' <Predicate = (!icmp_ln176 & !icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 74 [1/1] (1.32ns)   --->   "%store_ln177 = store i32 %select_ln176_1, i32 %empty_30" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 74 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.32>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.body93" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:177]   --->   Operation 75 'br' 'br_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.06>
ST_3 : Operation 76 [1/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 76 'load' 'this_buff_0_load' <Predicate = (!icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 77 [1/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 77 'load' 'this_buff_1_load' <Predicate = (!icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 78 [1/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 78 'load' 'this_buff_2_load' <Predicate = (!icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 79 [1/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 79 'load' 'this_buff_3_load' <Predicate = (!icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 80 [1/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 80 'load' 'this_buff_4_load' <Predicate = (!icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 81 [1/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 81 'load' 'this_buff_5_load' <Predicate = (!icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 82 [1/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 82 'load' 'this_buff_6_load' <Predicate = (!icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 83 [1/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 83 'load' 'this_buff_7_load' <Predicate = (!icmp_ln185)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 84 [1/1] (1.47ns)   --->   "%p_s = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i32, i16 %this_buff_0_load, i16 %this_buff_1_load, i16 %this_buff_2_load, i16 %this_buff_3_load, i16 %this_buff_4_load, i16 %this_buff_5_load, i16 %this_buff_6_load, i16 %this_buff_7_load, i32 %select_ln176_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:186]   --->   Operation 84 'mux' 'p_s' <Predicate = (!icmp_ln185)> <Delay = 1.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %LEF_Img_data157, i16 %p_s" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (!icmp_ln185)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 86 [1/1] (1.20ns)   --->   "%InImg_data156_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'read' 'InImg_data156_read' <Predicate = (!icmp_ln185)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 87 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %SEF_Img_data158, i16 %InImg_data156_read" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'write' 'write_ln174' <Predicate = (!icmp_ln185)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln188 = br void %for.inc116" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:188]   --->   Operation 88 'br' 'br_ln188' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.20ns)   --->   "%p_04 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'p_04' <Predicate = (icmp_ln185)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc116"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln176]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_buff_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ LEF_Img_data157]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ InImg_data156]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SEF_Img_data158]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_2                 (alloca           ) [ 0100]
empty_30              (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0100]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
trunc_ln_read         (read             ) [ 0000]
sub_ln176_read        (read             ) [ 0000]
tmp                   (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln95            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln176            (icmp             ) [ 0110]
add_ln176             (add              ) [ 0000]
br_ln176              (br               ) [ 0000]
col_2_load            (load             ) [ 0000]
icmp_ln177            (icmp             ) [ 0110]
select_ln176          (select           ) [ 0000]
zext_ln177            (zext             ) [ 0000]
tmp_2                 (partselect       ) [ 0000]
icmp_ln185            (icmp             ) [ 0111]
br_ln185              (br               ) [ 0000]
this_buff_0_addr      (getelementptr    ) [ 0111]
this_buff_1_addr      (getelementptr    ) [ 0111]
this_buff_2_addr      (getelementptr    ) [ 0111]
this_buff_3_addr      (getelementptr    ) [ 0111]
this_buff_4_addr      (getelementptr    ) [ 0111]
this_buff_5_addr      (getelementptr    ) [ 0111]
this_buff_6_addr      (getelementptr    ) [ 0111]
this_buff_7_addr      (getelementptr    ) [ 0111]
add_ln177             (add              ) [ 0000]
store_ln177           (store            ) [ 0000]
store_ln177           (store            ) [ 0000]
p_load                (load             ) [ 0000]
icmp_ln194            (icmp             ) [ 0000]
add_ln197             (add              ) [ 0000]
select_ln194          (select           ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
select_ln176_1        (select           ) [ 0101]
specpipeline_ln179    (specpipeline     ) [ 0000]
specloopname_ln177    (specloopname     ) [ 0000]
store_ln177           (store            ) [ 0000]
br_ln177              (br               ) [ 0000]
this_buff_0_load      (load             ) [ 0000]
this_buff_1_load      (load             ) [ 0000]
this_buff_2_load      (load             ) [ 0000]
this_buff_3_load      (load             ) [ 0000]
this_buff_4_load      (load             ) [ 0000]
this_buff_5_load      (load             ) [ 0000]
this_buff_6_load      (load             ) [ 0000]
this_buff_7_load      (load             ) [ 0000]
p_s                   (mux              ) [ 0000]
write_ln174           (write            ) [ 0000]
InImg_data156_read    (read             ) [ 0000]
write_ln174           (write            ) [ 0000]
br_ln188              (br               ) [ 0000]
p_04                  (read             ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_ln176">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln176"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_buff_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_buff_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_buff_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_buff_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_buff_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_buff_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_buff_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_buff_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="LEF_Img_data157">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LEF_Img_data157"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="InImg_data156">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InImg_data156"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SEF_Img_data158">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEF_Img_data158"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="trunc_ln">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAST_LINES_VITIS_LOOP_177_4_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="col_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_30_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub_ln176_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="14" slack="0"/>
<pin id="113" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln176_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln174_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InImg_data156_read/3 p_04/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln174_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="16" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="this_buff_0_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_0_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="this_buff_1_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_1_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="this_buff_2_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_2_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="this_buff_3_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_3_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="this_buff_4_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_4_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="this_buff_5_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_5_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="this_buff_6_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_6_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="this_buff_7_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_7_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_0_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_1_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_2_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_3_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_4_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_5_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_6_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_7_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="14" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln95_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="0"/>
<pin id="264" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln176_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="14" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln176_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="col_2_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_2_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln177_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="11" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln176_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="11" slack="0"/>
<pin id="290" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln177_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="0" index="3" bw="5" slack="0"/>
<pin id="311" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln185_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln177_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln177_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="0" index="1" bw="14" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln177_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln194_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln197_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln194_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln194/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln176_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176_1/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln177_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_s_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="0" index="2" bw="16" slack="0"/>
<pin id="377" dir="0" index="3" bw="16" slack="0"/>
<pin id="378" dir="0" index="4" bw="16" slack="0"/>
<pin id="379" dir="0" index="5" bw="16" slack="0"/>
<pin id="380" dir="0" index="6" bw="16" slack="0"/>
<pin id="381" dir="0" index="7" bw="16" slack="0"/>
<pin id="382" dir="0" index="8" bw="16" slack="0"/>
<pin id="383" dir="0" index="9" bw="32" slack="1"/>
<pin id="384" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="395" class="1005" name="col_2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="empty_30_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_flatten_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="0"/>
<pin id="411" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="416" class="1005" name="icmp_ln176_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln177_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln177 "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln185_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="429" class="1005" name="this_buff_0_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="1"/>
<pin id="431" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_0_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="this_buff_1_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="1"/>
<pin id="436" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_1_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="this_buff_2_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="1"/>
<pin id="441" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_2_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="this_buff_3_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="1"/>
<pin id="446" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_3_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="this_buff_4_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="1"/>
<pin id="451" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_4_addr "/>
</bind>
</comp>

<comp id="454" class="1005" name="this_buff_5_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="1"/>
<pin id="456" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_5_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="this_buff_6_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="1"/>
<pin id="461" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_6_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="this_buff_7_addr_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="1"/>
<pin id="466" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_7_addr "/>
</bind>
</comp>

<comp id="469" class="1005" name="select_ln176_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln176_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="88" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="90" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="88" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="129" pin="2"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="68" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="68" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="143" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="150" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="157" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="164" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="171" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="178" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="185" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="192" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="116" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="110" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="104" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="56" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="277" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="286" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="320"><net_src comp="306" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="286" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="271" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="322" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="28" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="341" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="347" pin="2"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="353" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="338" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="385"><net_src comp="86" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="386"><net_src comp="199" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="387"><net_src comp="205" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="388"><net_src comp="211" pin="3"/><net_sink comp="373" pin=3"/></net>

<net id="389"><net_src comp="217" pin="3"/><net_sink comp="373" pin=4"/></net>

<net id="390"><net_src comp="223" pin="3"/><net_sink comp="373" pin=5"/></net>

<net id="391"><net_src comp="229" pin="3"/><net_sink comp="373" pin=6"/></net>

<net id="392"><net_src comp="235" pin="3"/><net_sink comp="373" pin=7"/></net>

<net id="393"><net_src comp="241" pin="3"/><net_sink comp="373" pin=8"/></net>

<net id="394"><net_src comp="373" pin="10"/><net_sink comp="122" pin=2"/></net>

<net id="398"><net_src comp="92" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="405"><net_src comp="96" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="412"><net_src comp="100" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="419"><net_src comp="265" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="280" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="428"><net_src comp="316" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="143" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="437"><net_src comp="150" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="442"><net_src comp="157" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="447"><net_src comp="164" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="452"><net_src comp="171" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="457"><net_src comp="178" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="462"><net_src comp="185" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="467"><net_src comp="192" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="472"><net_src comp="361" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="373" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: LEF_Img_data157 | {3 }
	Port: SEF_Img_data158 | {3 }
 - Input state : 
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : empty | {1 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : sub_ln176 | {1 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : this_buff_0 | {1 2 3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : this_buff_1 | {1 2 3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : this_buff_2 | {1 2 3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : this_buff_3 | {1 2 3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : this_buff_4 | {1 2 3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : this_buff_5 | {1 2 3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : this_buff_6 | {1 2 3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : this_buff_7 | {1 2 3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : InImg_data156 | {3 }
	Port: extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 : trunc_ln | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln176 : 2
		add_ln176 : 2
		br_ln176 : 3
		col_2_load : 1
		icmp_ln177 : 2
		select_ln176 : 3
		zext_ln177 : 4
		tmp_2 : 4
		icmp_ln185 : 5
		br_ln185 : 6
		this_buff_0_addr : 5
		this_buff_1_addr : 5
		this_buff_2_addr : 5
		this_buff_3_addr : 5
		this_buff_4_addr : 5
		this_buff_5_addr : 5
		this_buff_6_addr : 5
		this_buff_7_addr : 5
		this_buff_0_load : 6
		this_buff_1_load : 6
		this_buff_2_load : 6
		this_buff_3_load : 6
		this_buff_4_load : 6
		this_buff_5_load : 6
		this_buff_6_load : 6
		this_buff_7_load : 6
		add_ln177 : 4
		store_ln177 : 3
		store_ln177 : 5
	State 2
		icmp_ln194 : 1
		add_ln197 : 1
		select_ln194 : 2
		select_ln176_1 : 3
		store_ln177 : 4
	State 3
		p_s : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln176_fu_271      |    0    |    21   |
|    add   |      add_ln177_fu_322      |    0    |    18   |
|          |      add_ln197_fu_347      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |     select_ln176_fu_286    |    0    |    11   |
|  select  |     select_ln194_fu_353    |    0    |    32   |
|          |    select_ln176_1_fu_361   |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln176_fu_265     |    0    |    12   |
|   icmp   |      icmp_ln177_fu_280     |    0    |    11   |
|          |      icmp_ln185_fu_316     |    0    |    11   |
|          |      icmp_ln194_fu_341     |    0    |    18   |
|----------|----------------------------|---------|---------|
|    mux   |         p_s_fu_373         |    0    |    33   |
|----------|----------------------------|---------|---------|
|          |  trunc_ln_read_read_fu_104 |    0    |    0    |
|   read   | sub_ln176_read_read_fu_110 |    0    |    0    |
|          |       tmp_read_fu_116      |    0    |    0    |
|          |       grp_read_fu_129      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln174_write_fu_122  |    0    |    0    |
|          |  write_ln174_write_fu_135  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln177_fu_294     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_2_fu_306        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   238   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      col_2_reg_395     |   11   |
|    empty_30_reg_402    |   32   |
|   icmp_ln176_reg_416   |    1   |
|   icmp_ln177_reg_420   |    1   |
|   icmp_ln185_reg_425   |    1   |
| indvar_flatten_reg_409 |   14   |
| select_ln176_1_reg_469 |   32   |
|this_buff_0_addr_reg_429|   11   |
|this_buff_1_addr_reg_434|   11   |
|this_buff_2_addr_reg_439|   11   |
|this_buff_3_addr_reg_444|   11   |
|this_buff_4_addr_reg_449|   11   |
|this_buff_5_addr_reg_454|   11   |
|this_buff_6_addr_reg_459|   11   |
|this_buff_7_addr_reg_464|   11   |
+------------------------+--------+
|          Total         |   180  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_199 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_217 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_223 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_229 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_235 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_241 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  10.592 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   238  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   72   |
|  Register |    -   |   180  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   180  |   310  |
+-----------+--------+--------+--------+
