{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 18:27:20 2018 " "Info: Processing started: Sun Dec 16 18:27:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off distance1 -c distance1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off distance1 -c distance1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_datain_reg6 316.26 MHz 3.162 ns Internal " "Info: Clock \"clk\" has Internal fmax of 316.26 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_datain_reg6\" (period= 3.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.004 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|q_a\[6\] 2 MEM M4K_X32_Y1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y1; Fanout = 2; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|q_a\[6\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.053 ns) 2.404 ns lpm_ram_io:inst\|datatri\[6\]~10 3 COMB LCCOMB_X33_Y1_N20 1 " "Info: 3: + IC(0.501 ns) + CELL(0.053 ns) = 2.404 ns; Loc. = LCCOMB_X33_Y1_N20; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[6\]~10'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[6] lpm_ram_io:inst|datatri[6]~10 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.096 ns) 3.004 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_datain_reg6 4 MEM M4K_X32_Y1 1 " "Info: 4: + IC(0.504 ns) + CELL(0.096 ns) = 3.004 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { lpm_ram_io:inst|datatri[6]~10 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.999 ns ( 66.54 % ) " "Info: Total cell delay = 1.999 ns ( 66.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 33.46 % ) " "Info: Total interconnect delay = 1.005 ns ( 33.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[6] lpm_ram_io:inst|datatri[6]~10 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[6] {} lpm_ram_io:inst|datatri[6]~10 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.501ns 0.504ns } { 0.000ns 1.850ns 0.053ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.361 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X32_Y1 1 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.361 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[6] lpm_ram_io:inst|datatri[6]~10 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[6] {} lpm_ram_io:inst|datatri[6]~10 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.501ns 0.504ns } { 0.000ns 1.850ns 0.053ns 0.096ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg xl clk 3.904 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"xl\", clock pin = \"clk\") is 3.904 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.243 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns xl 1 PIN PIN_W20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W20; Fanout = 1; PIN Node = 'xl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xl } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 192 64 232 208 "xl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.228 ns) 5.502 ns lpm_ram_io:inst\|_~1 2 COMB LCCOMB_X33_Y1_N2 1 " "Info: 2: + IC(4.444 ns) + CELL(0.228 ns) = 5.502 ns; Loc. = LCCOMB_X33_Y1_N2; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|_~1'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { xl lpm_ram_io:inst|_~1 } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 128 304 432 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.234 ns) 6.243 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.507 ns) + CELL(0.234 ns) = 6.243 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { lpm_ram_io:inst|_~1 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.292 ns ( 20.70 % ) " "Info: Total cell delay = 1.292 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.951 ns ( 79.30 % ) " "Info: Total interconnect delay = 4.951 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { xl lpm_ram_io:inst|_~1 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { xl {} xl~combout {} lpm_ram_io:inst|_~1 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.444ns 0.507ns } { 0.000ns 0.830ns 0.228ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.361 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { xl lpm_ram_io:inst|_~1 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { xl {} xl~combout {} lpm_ram_io:inst|_~1 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.444ns 0.507ns } { 0.000ns 0.830ns 0.228ns 0.234ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk distance\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg 8.706 ns memory " "Info: tco from clock \"clk\" to destination pin \"distance\[1\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg\" is 8.706 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.361 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.209 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|q_a\[1\] 2 MEM M4K_X32_Y1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y1; Fanout = 2; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|q_a\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(2.144 ns) 6.209 ns distance\[1\] 3 PIN PIN_J2 0 " "Info: 3: + IC(2.215 ns) + CELL(2.144 ns) = 6.209 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'distance\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.359 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[1] distance[1] } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 176 576 752 192 "distance\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.994 ns ( 64.33 % ) " "Info: Total cell delay = 3.994 ns ( 64.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 35.67 % ) " "Info: Total interconnect delay = 2.215 ns ( 35.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[1] distance[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[1] {} distance[1] {} } { 0.000ns 0.000ns 2.215ns } { 0.000ns 1.850ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[1] distance[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[1] {} distance[1] {} } { 0.000ns 0.000ns 2.215ns } { 0.000ns 1.850ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DL distance\[1\] 7.689 ns Longest " "Info: Longest tpd from source pin \"DL\" to destination pin \"distance\[1\]\" is 7.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns DL 1 PIN PIN_R8 17 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 17; PIN Node = 'DL'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 208 64 232 224 "DL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.769 ns) + CELL(2.140 ns) 7.689 ns distance\[1\] 2 PIN PIN_J2 0 " "Info: 2: + IC(4.769 ns) + CELL(2.140 ns) = 7.689 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'distance\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.909 ns" { DL distance[1] } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 176 576 752 192 "distance\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.920 ns ( 37.98 % ) " "Info: Total cell delay = 2.920 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.769 ns ( 62.02 % ) " "Info: Total interconnect delay = 4.769 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.689 ns" { DL distance[1] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.689 ns" { DL {} DL~combout {} distance[1] {} } { 0.000ns 0.000ns 4.769ns } { 0.000ns 0.780ns 2.140ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_address_reg2 time\[2\] clk -2.294 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"time\[2\]\", clock pin = \"clk\") is -2.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.361 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 160 64 232 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.858 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns time\[2\] 1 PIN PIN_T10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; PIN Node = 'time\[2\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { time[2] } "NODE_NAME" } } { "distance1.bdf" "" { Schematic "D:/工训大综合/distance1/distance1.bdf" { { 144 64 232 160 "time\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.948 ns) + CELL(0.103 ns) 4.858 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X32_Y1 8 " "Info: 2: + IC(3.948 ns) + CELL(0.103 ns) = 4.858 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_01a1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.051 ns" { time[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_01a1.tdf" "" { Text "D:/工训大综合/distance1/db/altsyncram_01a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.910 ns ( 18.73 % ) " "Info: Total cell delay = 0.910 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.948 ns ( 81.27 % ) " "Info: Total interconnect delay = 3.948 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { time[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { time[2] {} time[2]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.948ns } { 0.000ns 0.807ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { time[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { time[2] {} time[2]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.948ns } { 0.000ns 0.807ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 18:27:20 2018 " "Info: Processing ended: Sun Dec 16 18:27:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
