# Verilog_Project
Designed some Verilog projects for learning purpose.
