<profile>

<section name = "Vivado HLS Report for 'Accelerator_DOT_Divide_Loop_row_proc'" level="0">
<item name = "Date">Thu Oct 29 22:12:26 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">solution2opt</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.01, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">83, 83, 83, 83, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- row">81, 81, 26, 8, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 10</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 0, 1017, 1506</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 141</column>
<column name="Register">-, -, 318, 1</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Accelerator_fdiv_32ns_32ns_32_16_U69">Accelerator_fdiv_32ns_32ns_32_16, 0, 0, 761, 994</column>
<column name="Accelerator_mux_8to1_sel3_32_1_U70">Accelerator_mux_8to1_sel3_32_1, 0, 0, 32, 64</column>
<column name="Accelerator_mux_8to1_sel3_32_1_U71">Accelerator_mux_8to1_sel3_32_1, 0, 0, 32, 64</column>
<column name="Accelerator_mux_8to1_sel3_32_1_U72">Accelerator_mux_8to1_sel3_32_1, 0, 0, 32, 64</column>
<column name="Accelerator_mux_8to1_sel3_32_1_U73">Accelerator_mux_8to1_sel3_32_1, 0, 0, 32, 64</column>
<column name="Accelerator_mux_8to1_sel3_32_1_U74">Accelerator_mux_8to1_sel3_32_1, 0, 0, 32, 64</column>
<column name="Accelerator_mux_8to1_sel3_32_1_U75">Accelerator_mux_8to1_sel3_32_1, 0, 0, 32, 64</column>
<column name="Accelerator_mux_8to1_sel3_32_1_U76">Accelerator_mux_8to1_sel3_32_1, 0, 0, 32, 64</column>
<column name="Accelerator_mux_8to1_sel3_32_1_U77">Accelerator_mux_8to1_sel3_32_1, 0, 0, 32, 64</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_176_p2">+, 0, 0, 4, 4, 1</column>
<column name="ap_sig_bdd_60">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_72">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_90">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_i_i_fu_170_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_sig_bdd_244">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 11, 1, 11</column>
<column name="ap_reg_ppiten_pp0_it3">1, 2, 1, 2</column>
<column name="grp_fu_161_p0">64, 9, 32, 288</column>
<column name="grp_fu_161_p1">64, 9, 32, 288</column>
<column name="i_0_i_i_phi_fu_153_p4">4, 2, 4, 8</column>
<column name="i_0_i_i_reg_149">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_read_1_reg_393">32, 0, 32, 0</column>
<column name="A_read_2_reg_403">32, 0, 32, 0</column>
<column name="A_read_3_reg_413">32, 0, 32, 0</column>
<column name="A_read_4_reg_423">32, 0, 32, 0</column>
<column name="A_read_5_reg_433">32, 0, 32, 0</column>
<column name="A_read_6_reg_443">32, 0, 32, 0</column>
<column name="A_read_7_reg_453">32, 0, 32, 0</column>
<column name="A_read_reg_383">32, 0, 32, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_tmp_18_reg_371_pp0_it1">3, 0, 3, 0</column>
<column name="exitcond1_i_i_reg_362">1, 0, 1, 0</column>
<column name="i_0_i_i_reg_149">4, 0, 4, 0</column>
<column name="i_reg_366">4, 0, 4, 0</column>
<column name="reg_165">32, 0, 32, 0</column>
<column name="tmp_18_reg_371">3, 0, 3, 0</column>
<column name="exitcond1_i_i_reg_362">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Accelerator_DOT_Divide_Loop_row_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Accelerator_DOT_Divide_Loop_row_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Accelerator_DOT_Divide_Loop_row_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Accelerator_DOT_Divide_Loop_row_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Accelerator_DOT_Divide_Loop_row_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Accelerator_DOT_Divide_Loop_row_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Accelerator_DOT_Divide_Loop_row_proc, return value</column>
<column name="A_dout">in, 32, ap_fifo, A, pointer</column>
<column name="A_empty_n">in, 1, ap_fifo, A, pointer</column>
<column name="A_read">out, 1, ap_fifo, A, pointer</column>
<column name="C_din">out, 32, ap_fifo, C, pointer</column>
<column name="C_full_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_write">out, 1, ap_fifo, C, pointer</column>
</table>
</item>
</section>
</profile>
