{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754931753755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754931753756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 11 13:02:33 2025 " "Processing started: Mon Aug 11 13:02:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754931753756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931753756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UVM_Testbench_AXI-Lite_Peripheral -c UVM_Testbench_AXI-Lite_Peripheral " "Command: quartus_map --read_settings_files=on --write_settings_files=off UVM_Testbench_AXI-Lite_Peripheral -c UVM_Testbench_AXI-Lite_Peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931753756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754931754058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754931754058 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759723 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_transaction.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_transaction.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759724 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759744 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_test.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_test.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759745 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759767 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_tb_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_tb_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759767 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759787 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_sequencer.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_sequencer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759789 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759808 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_sequence.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_sequence.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759809 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759827 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_scoreboard.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_scoreboard.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759828 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759846 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_monitor.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_monitor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_lite_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/axi_lite_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_interface " "Found entity 1: axi_lite_interface" {  } { { "testbench/axi_lite_interface.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_lite_interface.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754931759848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759848 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759871 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_env.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_env.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759871 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759891 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_driver.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_driver.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759891 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931759911 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931759911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/axi_lite_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/axi_lite_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_slave " "Found entity 1: axi_lite_slave" {  } { { "rtl/axi_lite_slave.v" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/rtl/axi_lite_slave.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754931759913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759913 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754931759948 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 11 13:02:39 2025 " "Processing ended: Mon Aug 11 13:02:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754931759948 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754931759948 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754931759948 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931759948 ""}
