// Seed: 8829307
module module_0 (
    output tri1  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  uwire id_7,
    output wire  id_8,
    output uwire id_9,
    input  uwire id_10
);
  wire id_12;
  wire id_13;
  id_14(
      .id_0(1), .id_1((id_8)), .id_2(1 <= id_4), .id_3(1'b0), .id_4(id_10), .id_5(id_5)
  );
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    output uwire id_8
);
  supply0 id_10 = ~id_2 - 1'b0;
  module_0(
      id_6, id_6, id_4, id_8, id_4, id_5, id_1, id_1, id_8, id_8, id_1
  );
endmodule
