<module name="MCU_CPSW0_NUSS_MDIO" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_MDIO_VERSION_REG" acronym="CPSW_MDIO_VERSION_REG" offset="0xF00" width="32" description="MDIO Version Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x0" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x0" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x7" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x1" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version value" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x7" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_MDIO_CONTROL_REG" acronym="CPSW_MDIO_CONTROL_REG" offset="0xF04" width="32" description="MDIO Control Register">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="MDIO state machine IDLE." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HIGHEST_USER_CHANNEL" width="5" begin="28" end="24" resetval="0x1" description="Highest user channel." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PREAMBLE" width="1" begin="20" end="20" resetval="0x0" description="Preamble disable." range="" rwaccess="RW"/>
    <bitfield id="FAULT" width="1" begin="19" end="19" resetval="0x0" description="Fault indicator." range="" rwaccess="RW"/>
    <bitfield id="FAULT_DETECT_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Fault detect enable." range="" rwaccess="RW"/>
    <bitfield id="INT_TEST_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Interrupt test enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKDIV" width="16" begin="15" end="0" resetval="0xFF" description="Clock Divider." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_ALIVE_REG" acronym="CPSW_MDIO_ALIVE_REG" offset="0xF08" width="32" description="MDIO Alive Register">
    <bitfield id="ALIVE" width="32" begin="31" end="0" resetval="0x0" description="MDIO Alive." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_LINK_REG" acronym="CPSW_MDIO_LINK_REG" offset="0xF0C" width="32" description="MDIO Link Register">
    <bitfield id="LINK" width="32" begin="31" end="0" resetval="0x0" description="MDIO Link state." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_MDIO_LINK_INT_RAW_REG" acronym="CPSW_MDIO_LINK_INT_RAW_REG" offset="0xF10" width="32" description="MDIO Link Interrupt Raw Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKINTRAW" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change event raw value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_LINK_INT_MASKED_REG" acronym="CPSW_MDIO_LINK_INT_MASKED_REG" offset="0xF14" width="32" description="MDIO Link Interrupt Masked Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change interrupt masked value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_LINK_INT_MASK_SET_REG" acronym="CPSW_MDIO_LINK_INT_MASK_SET_REG" offset="0xF18" width="32" description="MDIO Link Interrupt Mask Set Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKINTMASKSET" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask set." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_LINK_INT_MASK_CLEAR_REG" acronym="CPSW_MDIO_LINK_INT_MASK_CLEAR_REG" offset="0xF1C" width="32" description="MDIO Link Interrupt Mask Clear Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKINTMASKCLR" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask clear." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_USER_INT_RAW_REG" acronym="CPSW_MDIO_USER_INT_RAW_REG" offset="0xF20" width="32" description="MDIO User Interrupt Raw Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USERINTRAW" width="2" begin="1" end="0" resetval="0x0" description="Raw value of MDIO user command complete event for MDIOUserAccess1 through MDIOUserAccess0, respectively." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_USER_INT_MASKED_REG" acronym="CPSW_MDIO_USER_INT_MASKED_REG" offset="0xF24" width="32" description="MDIO User Interrupt Masked Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USERINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="Masked value of MDIO user command complete interrupt for MDIOUserAccess1 through MDIOUserAccess0, respectively." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_USER_INT_MASK_SET_REG" acronym="CPSW_MDIO_USER_INT_MASK_SET_REG" offset="0xF28" width="32" description="MDIO User Interrupt Mask Set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USERINTMASKSET" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask set for" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_USER_INT_MASK_CLEAR_REG" acronym="CPSW_MDIO_USER_INT_MASK_CLEAR_REG" offset="0xF2C" width="32" description="MDIO User Interrupt Mask Clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USERINTMASKCLR" width="2" begin="1" end="0" resetval="0x0" description="MDIO user command complete interrupt mask clear for" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_MANUAL_IF_REG" acronym="CPSW_MDIO_MANUAL_IF_REG" offset="0xF30" width="32" description="MDIO Manual Interface Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MDIO_MDCLK_O" width="1" begin="2" end="2" resetval="0x0" description="MDIO Clock Output." range="" rwaccess="RW"/>
    <bitfield id="MDIO_OE" width="1" begin="1" end="1" resetval="0x0" description="MDIO Output Enable." range="" rwaccess="RW"/>
    <bitfield id="MDIO_PIN" width="1" begin="0" end="0" resetval="0x0" description="MDIO_Pin Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_POLL_REG" acronym="CPSW_MDIO_POLL_REG" offset="0xF34" width="32" description="MDIO Poll Inter Register">
    <bitfield id="MANUALMODE" width="1" begin="31" end="31" resetval="0x0" description="Manual Mode." range="" rwaccess="RW"/>
    <bitfield id="STATECHANGEMODE" width="1" begin="30" end="30" resetval="0x0" description="State Change Mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="29" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IPG" width="8" begin="7" end="0" resetval="0x0" description="Polling Inter Packet Gap Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_POLL_EN_REG" acronym="CPSW_MDIO_POLL_EN_REG" offset="0xF38" width="32" description="MDIO Poll Enable Register">
    <bitfield id="POLL_EN" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Poll Enable." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_CLAUS45_REG" acronym="CPSW_MDIO_CLAUS45_REG" offset="0xF3C" width="32" description="Clause 45 Enable Register">
    <bitfield id="CLAUSE45" width="32" begin="31" end="0" resetval="0x0" description="MDIO clause 45 mode." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_USER_ADDR0_REG" acronym="CPSW_MDIO_USER_ADDR0_REG" offset="0xF40" width="32" description="MDIO User Address 0 Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USER_ADDR0" width="16" begin="15" end="0" resetval="0x0" description="User Address 0." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_USER_ADDR1_REG" acronym="CPSW_MDIO_USER_ADDR1_REG" offset="0xF44" width="32" description="MDIO User Address 1 Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="USER_ADDR1" width="16" begin="15" end="0" resetval="0x0" description="User Address 1." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_USER_ACCESS_REG_k" acronym="CPSW_MDIO_USER_ACCESS_REG_k" offset="0xF80" width="32" description="MDIO User Access k Register Offset = F80h + (k * 8h); where k = 0h to 1h">
    <bitfield id="GO" width="1" begin="31" end="31" resetval="0x0" description="Go." range="" rwaccess="RW"/>
    <bitfield id="WRITE" width="1" begin="30" end="30" resetval="0x0" description="Write enable." range="" rwaccess="RW"/>
    <bitfield id="ACK" width="1" begin="29" end="29" resetval="0x0" description="Acknowledge." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGADR" width="5" begin="25" end="21" resetval="0x0" description="Register address." range="" rwaccess="RW"/>
    <bitfield id="PHYADR" width="5" begin="20" end="16" resetval="0x0" description="PHY address." range="" rwaccess="RW"/>
    <bitfield id="DATA" width="16" begin="15" end="0" resetval="0x0" description="User data." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_MDIO_USER_PHY_SEL_REG_k" acronym="CPSW_MDIO_USER_PHY_SEL_REG_k" offset="0xF84" width="32" description="MDIO User PHY Select k Register Offset = F84h + (k * 8h); where k = 0h to 1h">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINKSEL" width="1" begin="7" end="7" resetval="0x0" description="Link status determination select." range="" rwaccess="RW"/>
    <bitfield id="LINKINT_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Link change interrupt enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHYADR_MON" width="5" begin="4" end="0" resetval="0x0" description="PHY address whose link status is monitored." range="" rwaccess="RW"/>
  </register>
</module>
