

================================================================
== Vitis HLS Report for 'svd_5_Pipeline_VITIS_LOOP_425_20'
================================================================
* Date:           Sun Feb  5 17:00:44 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  12.227 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_425_20  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1198|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    30|        0|     100|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      78|    -|
|Register             |        -|     -|      133|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    30|      133|    1376|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U3179  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    |mul_64ns_66ns_129_1_1_U3180  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  30|  0| 100|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln425_fu_284_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln426_10_fu_400_p2  |         +|   0|  0|   56|          56|          56|
    |add_ln426_2_fu_188_p2   |         +|   0|  0|   64|          64|          64|
    |add_ln426_3_fu_260_p2   |         +|   0|  0|   56|          56|          56|
    |add_ln426_4_fu_265_p2   |         +|   0|  0|   56|          56|          17|
    |add_ln426_5_fu_271_p2   |         +|   0|  0|   56|          56|          56|
    |add_ln426_6_fu_311_p2   |         +|   0|  0|   64|          64|          17|
    |add_ln426_7_fu_317_p2   |         +|   0|  0|   64|          64|          64|
    |add_ln426_8_fu_389_p2   |         +|   0|  0|   56|          56|          56|
    |add_ln426_9_fu_394_p2   |         +|   0|  0|   56|          56|          17|
    |add_ln426_fu_182_p2     |         +|   0|  0|   64|          64|          17|
    |sub_ln426_2_fu_172_p2   |         -|   0|  0|   71|          64|          64|
    |sub_ln426_3_fu_254_p2   |         -|   0|  0|   56|          56|          56|
    |sub_ln426_4_fu_383_p2   |         -|   0|  0|   56|          56|          56|
    |icmp_ln425_fu_155_p2    |      icmp|   0|  0|   20|          32|          32|
    |shl_ln426_1_fu_406_p2   |       shl|   0|  0|  165|           8|          56|
    |shl_ln426_fu_277_p2     |       shl|   0|  0|  165|           8|          56|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1198|         881|         743|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_80                  |   9|          2|   64|        128|
    |pnp_iter_address0        |  14|          3|   13|         39|
    |pnp_iter_we0             |  14|          3|   56|        168|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         17|  137|        344|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |j_40_reg_445                 |  64|   0|   64|          0|
    |j_fu_80                      |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 133|   0|  133|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_425_20|  return value|
|sext_ln425         |   in|   32|     ap_none|                        sext_ln425|        scalar|
|l                  |   in|   32|     ap_none|                                 l|        scalar|
|shl_ln426_s        |   in|   64|     ap_none|                       shl_ln426_s|        scalar|
|trunc_ln426_s      |   in|   56|     ap_none|                     trunc_ln426_s|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                          pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                          pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                          pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                          pnp_iter|         array|
|sub_ln426          |   in|   64|     ap_none|                         sub_ln426|        scalar|
|trunc_ln79         |   in|   56|     ap_none|                        trunc_ln79|        scalar|
+-------------------+-----+-----+------------+----------------------------------+--------------+

