Accel-Sim [build accelsim-commit-d9c637cc15232df8db014b71eaa0bd6e32d00a80_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-d9c637cc15232df8db014b71eaa0bd6e32d00a80_modified_2.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:B:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd303700000,524288
launching memcpy command : MemcpyHtoD,0x00007fd2e7200000,1572864
launching memcpy command : MemcpyHtoD,0x00007fd303780000,65536
launching memcpy command : MemcpyHtoD,0x00007fd303790000,65536
launching memcpy command : MemcpyHtoD,0x00007fd3037a0000,65536
launching memcpy command : MemcpyHtoD,0x00007fd3037b0000,262144
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9971
gpu_sim_insn = 655562
gpu_ipc =      65.7469
gpu_tot_sim_cycle = 9971
gpu_tot_sim_insn = 655562
gpu_tot_ipc =      65.7469
gpu_tot_issued_cta = 128
gpu_occupancy = 32.9213% 
gpu_tot_occupancy = 32.9213% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2065
partiton_level_parallism_total  =       0.2065
partiton_level_parallism_util =      32.1719
partiton_level_parallism_util_total  =      32.1719
L2_BW  =       9.5617 GB/Sec
L2_BW_total  =       9.5617 GB/Sec
gpu_total_sim_rate=109260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 91, Miss = 59, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 2075
	L1D_total_cache_miss_rate = 0.9848
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
217, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 655562
gpgpu_n_tot_w_icount = 24781
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2059
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16322	W0_Idle:18788	W0_Scoreboard:121075	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:20479
single_issue_nums: WS0:6349	WS1:6144	WS2:6144	WS3:6144	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16472 {8:2059,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82360 {40:2059,}
maxmflatency = 403 
max_icnt2mem_latency = 28 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 349 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 2 
mrq_lat_table:21 	70 	96 	512 	1040 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0      5342      5344      8519         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[11]:      6080         0         0         0         0         0         0         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0      5341      5339         0      6430         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0      5342      5344         0      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2059/75 = 27.453333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[11]:         1         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
total dram reads = 2059
min_bank_accesses = 0!
chip skew: 66/64 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none         355       348       335    none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         355       348       335    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[11]:        335    none      none      none      none      none      none      none         357       337    none         334    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         357       337       335    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         357       337    none         335    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         355       348       334    none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none         357       337    none         336    none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none         355       348    none         336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none         355       348       334    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[11]:        335         0         0         0         0         0         0         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0       379       354         0       336         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0       403       371         0       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5787 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01127
n_activity=170 dram_eff=0.3882
bk0: 1a 5845i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.711538
Bank_Level_Parallism_Col = 1.702970
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.702970 

BW Util details:
bwutil = 0.011269 
total_CMD = 5857 
util_bw = 66 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 5753 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5787 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000683 
CoL_Bus_Util = 0.011269 
Either_Row_CoL_Bus_Util = 0.011952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 1a 5845i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2059
L2_total_cache_misses = 2059
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2059
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2059
icnt_total_pkts_simt_to_mem=2059
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2059
Req_Network_cycles = 9971
Req_Network_injected_packets_per_cycle =       0.2065 
Req_Network_conflicts_per_cycle =       0.0513
Req_Network_conflicts_per_cycle_util =       8.0000
Req_Bank_Level_Parallism =      32.1719
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 2059
Reply_Network_cycles = 9971
Reply_Network_injected_packets_per_cycle =        0.2065
Reply_Network_conflicts_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle_util =       0.6000
Reply_Bank_Level_Parallism =      25.7375
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 109260 (inst/sec)
gpgpu_simulation_rate = 1661 (cycle/sec)
gpgpu_silicon_slowdown = 871161x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5529
gpu_sim_insn = 721008
gpu_ipc =     130.4048
gpu_tot_sim_cycle = 15500
gpu_tot_sim_insn = 1376570
gpu_tot_ipc =      88.8110
gpu_tot_issued_cta = 256
gpu_occupancy = 36.1960% 
gpu_tot_occupancy = 34.4584% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3704
partiton_level_parallism_total  =       0.2650
partiton_level_parallism_util =      21.3333
partiton_level_parallism_util_total  =      25.6688
L2_BW  =      17.1515 GB/Sec
L2_BW_total  =      12.2691 GB/Sec
gpu_total_sim_rate=152952

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 123, Miss = 91, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 4147
	L1D_total_cache_miss_rate = 0.9904
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
230, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 1376570
gpgpu_n_tot_w_icount = 51525
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4107
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34219	W0_Idle:23740	W0_Scoreboard:232090	W1:323	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9	W32:42999
single_issue_nums: WS0:13050	WS1:12845	WS2:12815	WS3:12815	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32856 {8:4107,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164280 {40:4107,}
maxmflatency = 403 
max_icnt2mem_latency = 30 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 340 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:218 	685 	476 	1198 	1210 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0      5342      5344      8519         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[11]:      6080         0         0         0         0         0         0         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0      5341      5339         0      6430         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0      5342      5344         0      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4107/75 = 54.759998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[11]:         1         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
total dram reads = 4107
min_bank_accesses = 0!
chip skew: 130/128 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none         346       340       335    none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         345       339       335    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         344       339    none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         344       333    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         345       341    none      none      none      none      none      none  
dram[11]:        335    none      none      none      none      none      none      none         344       333    none         334    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         344       331       335    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         344       332    none         335    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         345       340       334    none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none         344       332    none         336    none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none         346       340    none         336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none         345       340       334    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[11]:        335         0         0         0         0         0         0         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0       379       354         0       336         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0       403       371         0       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=222 dram_eff=0.5811
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8936 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.098078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=221 dram_eff=0.5837
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9037i bk9: 64a 9036i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.635294
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.062016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 8935 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0962109
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9033i bk9: 64a 9032i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.784314
Bank_Level_Parallism_Col = 1.769737
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.769737 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0996156
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0978583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9034i bk9: 64a 9034i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.761589
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.761589 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8953 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0988468
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=180 dram_eff=0.7111
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9039i bk9: 64a 9036i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.696774
Bank_Level_Parallism_Col = 1.681818
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.681818 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8950 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.093245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0932455
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=179 dram_eff=0.7151
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9036i bk9: 64a 9034i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.729032
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8950 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.105656
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=184 dram_eff=0.6957
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677215
Bank_Level_Parallism_Col = 1.662420
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.662420 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 8947 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.100494
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8971 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01428
n_activity=259 dram_eff=0.5019
bk0: 1a 9093i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9036i bk9: 64a 9036i bk10: 0a 9105i bk11: 1a 9093i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.613260
Bank_Level_Parallism_Col = 1.606742
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606742 

BW Util details:
bwutil = 0.014278 
total_CMD = 9105 
util_bw = 130 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 8924 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8971 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000439 
CoL_Bus_Util = 0.014278 
Either_Row_CoL_Bus_Util = 0.014717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.104228
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=216 dram_eff=0.5972
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9038i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.666667
Bank_Level_Parallism_Col = 1.656442
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.656442 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 8940 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0989566
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=218 dram_eff=0.5917
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9039i bk9: 64a 9035i bk10: 0a 9105i bk11: 1a 9093i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.062016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8938 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100824
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=222 dram_eff=0.5811
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8936 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9039i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101812
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=218 dram_eff=0.5917
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9039i bk9: 64a 9036i bk10: 0a 9105i bk11: 1a 9093i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.652695
Bank_Level_Parallism_Col = 1.642424
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642424 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8938 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101483
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=222 dram_eff=0.5811
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 1a 9093i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8936 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0977485
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100714
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=222 dram_eff=0.5811
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 1a 9093i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8936 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=177 dram_eff=0.7232
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9040i bk9: 64a 9039i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101812
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8975 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01406
n_activity=182 dram_eff=0.7033
bk0: 0a 9105i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9038i bk9: 64a 9035i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014058 
total_CMD = 9105 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8949 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8975 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014058 
Either_Row_CoL_Bus_Util = 0.014278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.097419
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9105 n_nop=8973 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01417
n_activity=217 dram_eff=0.5945
bk0: 1a 9093i bk1: 0a 9105i bk2: 0a 9105i bk3: 0a 9105i bk4: 0a 9105i bk5: 0a 9105i bk6: 0a 9105i bk7: 0a 9105i bk8: 64a 9041i bk9: 64a 9040i bk10: 0a 9105i bk11: 0a 9105i bk12: 0a 9105i bk13: 0a 9105i bk14: 0a 9105i bk15: 0a 9105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626506
Bank_Level_Parallism_Col = 1.615854
Bank_Level_Parallism_Ready = 1.031008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615854 

BW Util details:
bwutil = 0.014168 
total_CMD = 9105 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 8939 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9105 
n_nop = 8973 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014168 
Either_Row_CoL_Bus_Util = 0.014498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101812

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 66, Miss = 66, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4107
L2_total_cache_misses = 4107
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4107
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=4107
icnt_total_pkts_simt_to_mem=4107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4107
Req_Network_cycles = 15500
Req_Network_injected_packets_per_cycle =       0.2650 
Req_Network_conflicts_per_cycle =       0.0642
Req_Network_conflicts_per_cycle_util =       6.2188
Req_Bank_Level_Parallism =      25.6688
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 4107
Reply_Network_cycles = 15500
Reply_Network_injected_packets_per_cycle =        0.2650
Reply_Network_conflicts_per_cycle =        0.0104
Reply_Network_conflicts_per_cycle_util =       0.8798
Reply_Bank_Level_Parallism =      22.4426
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0033
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 152952 (inst/sec)
gpgpu_simulation_rate = 1722 (cycle/sec)
gpgpu_silicon_slowdown = 840301x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 11075
gpu_sim_insn = 656704
gpu_ipc =      59.2961
gpu_tot_sim_cycle = 26575
gpu_tot_sim_insn = 2033274
gpu_tot_ipc =      76.5108
gpu_tot_issued_cta = 384
gpu_occupancy = 16.7537% 
gpu_tot_occupancy = 27.1575% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1927
partiton_level_parallism_total  =       0.2348
partiton_level_parallism_util =      11.5978
partiton_level_parallism_util_total  =      18.1424
L2_BW  =       8.9221 GB/Sec
L2_BW_total  =      10.8743 GB/Sec
gpu_total_sim_rate=127079

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 139, Miss = 107, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 113, Miss = 97, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 127, Miss = 102, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 134, Miss = 106, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 155, Miss = 115, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 106, Miss = 93, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 6377
	L1D_total_cache_miss_rate = 0.9646
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
242, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 2033274
gpgpu_n_tot_w_icount = 77549
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6241
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50591	W0_Idle:125202	W0_Scoreboard:326248	W1:1675	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:17	W32:63471
single_issue_nums: WS0:19857	WS1:19484	WS2:19068	WS3:19140	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49928 {8:6241,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249640 {40:6241,}
maxmflatency = 403 
max_icnt2mem_latency = 31 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 290 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:238 	742 	476 	1198 	1210 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2057 	4184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0      6347         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650         0         0         0         0 
dram[2]:         0         0         0         0         0      5971         0         0      5342      5344      8519      7045         0      6626         0         0 
dram[3]:         0         0         0         0         0      5557      5964         0      5341      5339      6308      6376         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9128         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7487         0         0         0         0      6718 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344      6313      7632         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339      7377      7819         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344      7959         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0      5645         0      5342      5344         0         0         0      6689         0         0 
dram[11]:      6080         0         0      5591         0         0      8752         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344      6715         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0      7072      5952         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0      9145         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0      5591         0         0         0         0         0         0      5341      5339         0      7135      6655         0         0         0 
dram[20]:      5577         0         0         0         0         0         0      5647      5342      5344      7516         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339      9134         0         0      5935         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0      6284         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0      6027      5341      5339         0      6430      7028         0         0         0 
dram[24]:         0         0      5584         0         0         0         0         0      5342      5344      6716      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339      7579         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0      7058 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0      8228         0         0         0         0 
dram[28]:         0         0      5957         0      5574         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0      8262      6643         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344      6301      7477         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339      7920      8919         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  3.000000  3.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan  1.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  4.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[20]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan  2.000000      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000      -nan  2.000000  1.000000      -nan      -nan      -nan 
dram[24]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
average row locality = 4184/127 = 32.944881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0        64        64         3         3         0         1         0         0 
dram[3]:         0         0         0         0         0         1         2         0        64        64         1         2         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         1 
dram[6]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         1         4         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         2         0        64        64         0         0         0         1         0         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         0         4         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         3         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         2         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         2         0         0         0         0         0 
dram[19]:         0         1         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[20]:         1         0         0         0         0         0         0         1        64        64         1         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         1         0         0         2         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         2        64        65         0         2         1         0         0         0 
dram[24]:         0         0         1         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         1 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[28]:         0         0         2         0         1         0         0         0        64        64         3         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         3         1         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         1         2         0         0         0         0 
total dram reads = 4184
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         440       434    none         334    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         438       426       336       335    none      none      none      none  
dram[2]:     none      none      none      none      none         335    none      none         440       434       776       321    none         336    none      none  
dram[3]:     none      none      none      none      none         334       325    none         438       426       335       324    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         439       433       335       335    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         437       427       335    none      none      none      none         335
dram[6]:     none      none      none      none      none      none      none      none         440       434       334       336    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         438       426       334       319    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         438       433       334    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         438       427    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none         345    none         439       435    none      none      none         336    none      none  
dram[11]:        335    none      none         335    none      none         335    none         437       426    none         319    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         439       434       522    none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         438       425       321    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         439       434    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         438       426    none         324    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         440       434    none         335       334    none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         438       426    none         335    none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         439       434       324    none      none      none      none      none  
dram[19]:     none         336    none      none      none      none      none      none         437       426    none         335       335    none      none      none  
dram[20]:        335    none      none      none      none      none      none         336       440       434       336    none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         437       426       335    none      none         324    none      none  
dram[22]:     none      none      none      none      none      none      none      none         440       434    none         521    none      none      none      none  
dram[23]:     none      none      none      none      none      none      none         325       438       425    none         325       334    none      none      none  
dram[24]:     none      none         335    none      none      none      none      none         440       434       336       336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         438       426       336    none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         440       434    none      none      none      none      none         335
dram[27]:     none      none      none      none      none      none      none      none         438       426    none         335    none      none      none      none  
dram[28]:     none      none         325    none         335    none      none      none         440       434       321    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         437       426    none         335       336    none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         440       434       321       336    none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         437       426       334       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0       334         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       336       335         0         0         0         0
dram[2]:          0         0         0         0         0       335         0         0       403       371       335       335         0       336         0         0
dram[3]:          0         0         0         0         0       334       335         0       379       354       335       334         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       335         0         0         0         0       335
dram[6]:          0         0         0         0         0         0         0         0       403       371       334       336         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355       334       335         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0       356         0       403       371         0         0         0       336         0         0
dram[11]:        335         0         0       335         0         0       335         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0       335       334         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0       336         0         0         0         0         0         0       379       354         0       335       335         0         0         0
dram[20]:        335         0         0         0         0         0         0       336       403       371       336         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355       335         0         0       334         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0       334         0         0         0         0
dram[23]:          0         0         0         0         0         0         0       335       379       355         0       336       334         0         0         0
dram[24]:          0         0       335         0         0         0         0         0       403       371       336       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354       336         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0       335
dram[27]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[28]:          0         0       336         0       335         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0       335       336         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371       334       336         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355       334       335         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=222 dram_eff=0.5811
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15442 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=257 dram_eff=0.5058
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 1a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597765
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15469 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008712
n_activity=391 dram_eff=0.3478
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 1a 15599i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 3a 15599i bk11: 3a 15599i bk12: 0a 15611i bk13: 1a 15599i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514151
Bank_Level_Parallism_Col = 1.512077
Bank_Level_Parallism_Ready = 1.051471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512077 

BW Util details:
bwutil = 0.008712 
total_CMD = 15611 
util_bw = 136 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 15399 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15469 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008712 
Either_Row_CoL_Bus_Util = 0.009096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0572033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15471 n_act=6 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008584
n_activity=363 dram_eff=0.3691
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 1a 15599i bk6: 2a 15599i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 1a 15599i bk11: 2a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516908
Bank_Level_Parallism_Col = 1.514851
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514851 

BW Util details:
bwutil = 0.008584 
total_CMD = 15611 
util_bw = 134 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 15404 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15471 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 134 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008584 
Either_Row_CoL_Bus_Util = 0.008968 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0588047
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=261 dram_eff=0.4981
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15543i bk9: 64a 15542i bk10: 1a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.583333
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583333 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 15428 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0561143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=257 dram_eff=0.5058
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15539i bk9: 64a 15538i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 1a 15599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670391
Bank_Level_Parallism_Col = 1.664773
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.664773 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0581001
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=262 dram_eff=0.4962
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 1a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15429 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0570751
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15474 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00852
n_activity=290 dram_eff=0.4586
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15540i bk9: 64a 15540i bk10: 1a 15599i bk11: 4a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651934
Bank_Level_Parallism_Col = 1.646067
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.646067 

BW Util details:
bwutil = 0.008520 
total_CMD = 15611 
util_bw = 133 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 15430 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15474 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008520 
Either_Row_CoL_Bus_Util = 0.008776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0576517
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=220 dram_eff=0.5864
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15545i bk9: 64a 15542i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.632530
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.632530 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 15443 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0543847
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15481 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008199
n_activity=179 dram_eff=0.7151
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15542i bk9: 64a 15540i bk10: 0a 15611i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.729032
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.008199 
total_CMD = 15611 
util_bw = 128 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 15456 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15481 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.008199 
Either_Row_CoL_Bus_Util = 0.008327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0616232
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15474 n_act=5 n_pre=1 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=316 dram_eff=0.4146
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 2a 15575i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 0a 15611i bk12: 0a 15611i bk13: 1a 15599i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511962
Bank_Level_Parallism_Col = 1.538860
Bank_Level_Parallism_Ready = 1.061069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538860 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 66 
Wasted_Row = 12 
Idle = 15402 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15474 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0586125
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15470 n_act=6 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008648
n_activity=378 dram_eff=0.3571
bk0: 1a 15599i bk1: 0a 15611i bk2: 0a 15611i bk3: 1a 15599i bk4: 0a 15611i bk5: 0a 15611i bk6: 1a 15599i bk7: 0a 15611i bk8: 64a 15542i bk9: 64a 15542i bk10: 0a 15611i bk11: 4a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528571
Bank_Level_Parallism_Col = 1.526829
Bank_Level_Parallism_Ready = 1.051852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526829 

BW Util details:
bwutil = 0.008648 
total_CMD = 15611 
util_bw = 135 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 15401 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15470 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 135 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008648 
Either_Row_CoL_Bus_Util = 0.009032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0607905
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=222 dram_eff=0.5811
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15442 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=3 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=242 dram_eff=0.5413
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15544i bk10: 3a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.045802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 15444 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 131 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0577157
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15481 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008199
n_activity=182 dram_eff=0.7033
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.008199 
total_CMD = 15611 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 15455 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15481 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.008199 
Either_Row_CoL_Bus_Util = 0.008327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15478 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=231 dram_eff=0.5628
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15545i bk9: 64a 15541i bk10: 0a 15611i bk11: 2a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654762
Bank_Level_Parallism_Col = 1.644578
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.644578 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 15443 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15478 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0588047
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=262 dram_eff=0.4962
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 1a 15599i bk12: 1a 15599i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15429 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=217 dram_eff=0.5945
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 0a 15611i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15478 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=235 dram_eff=0.5532
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 2a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.641176
Bank_Level_Parallism_Col = 1.630952
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.630952 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15441 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15478 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15475 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=297 dram_eff=0.4411
bk0: 0a 15611i bk1: 1a 15599i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 0a 15611i bk11: 1a 15599i bk12: 1a 15599i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557292
Bank_Level_Parallism_Col = 1.553192
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553192 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 15419 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15475 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15475 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=302 dram_eff=0.4338
bk0: 1a 15599i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 1a 15599i bk8: 64a 15544i bk9: 64a 15541i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15416 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15475 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15476 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=270 dram_eff=0.4852
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15545i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 2a 15599i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588889
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15431 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15476 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593812
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=222 dram_eff=0.5811
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15442 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15470 n_act=6 n_pre=1 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008584
n_activity=353 dram_eff=0.3796
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 2a 15599i bk8: 64a 15545i bk9: 65a 15518i bk10: 0a 15611i bk11: 2a 15599i bk12: 1a 15599i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495455
Bank_Level_Parallism_Col = 1.522167
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522167 

BW Util details:
bwutil = 0.008584 
total_CMD = 15611 
util_bw = 134 
Wasted_Col = 74 
Wasted_Row = 12 
Idle = 15391 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15470 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 134 
Row_Bus_Util =  0.000448 
CoL_Bus_Util = 0.008584 
Either_Row_CoL_Bus_Util = 0.009032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.059189
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15475 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008392
n_activity=302 dram_eff=0.4338
bk0: 0a 15611i bk1: 0a 15611i bk2: 1a 15599i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 1a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.008392 
total_CMD = 15611 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15416 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15475 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008392 
Either_Row_CoL_Bus_Util = 0.008712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0570111
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=217 dram_eff=0.5945
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 1a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=222 dram_eff=0.5811
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 0a 15611i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 1a 15599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15442 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15479 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008263
n_activity=217 dram_eff=0.5945
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15544i bk10: 0a 15611i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.008263 
total_CMD = 15611 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15479 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008263 
Either_Row_CoL_Bus_Util = 0.008456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587406
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15472 n_act=5 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008584
n_activity=341 dram_eff=0.393
bk0: 0a 15611i bk1: 0a 15611i bk2: 2a 15599i bk3: 0a 15611i bk4: 1a 15599i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 3a 15599i bk11: 0a 15611i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.962687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550505
Bank_Level_Parallism_Col = 1.546392
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546392 

BW Util details:
bwutil = 0.008584 
total_CMD = 15611 
util_bw = 134 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15413 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15472 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 134 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008584 
Either_Row_CoL_Bus_Util = 0.008904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008327
n_activity=257 dram_eff=0.5058
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15546i bk9: 64a 15545i bk10: 0a 15611i bk11: 1a 15599i bk12: 1a 15599i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592179
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.008327 
total_CMD = 15611 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15477 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008327 
Either_Row_CoL_Bus_Util = 0.008584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593812
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15475 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008456
n_activity=288 dram_eff=0.4583
bk0: 0a 15611i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15544i bk9: 64a 15541i bk10: 3a 15599i bk11: 1a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592391
Bank_Level_Parallism_Col = 1.585635
Bank_Level_Parallism_Ready = 1.053030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585635 

BW Util details:
bwutil = 0.008456 
total_CMD = 15611 
util_bw = 132 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15427 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15475 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008456 
Either_Row_CoL_Bus_Util = 0.008712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0568189
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15611 n_nop=15474 n_act=5 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008456
n_activity=310 dram_eff=0.4258
bk0: 1a 15599i bk1: 0a 15611i bk2: 0a 15611i bk3: 0a 15611i bk4: 0a 15611i bk5: 0a 15611i bk6: 0a 15611i bk7: 0a 15611i bk8: 64a 15547i bk9: 64a 15546i bk10: 1a 15599i bk11: 2a 15599i bk12: 0a 15611i bk13: 0a 15611i bk14: 0a 15611i bk15: 0a 15611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962121
Row_Buffer_Locality_read = 0.962121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538860
Bank_Level_Parallism_Col = 1.534392
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534392 

BW Util details:
bwutil = 0.008456 
total_CMD = 15611 
util_bw = 132 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 15418 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15611 
n_nop = 15474 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 132 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008456 
Either_Row_CoL_Bus_Util = 0.008776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593812

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 106, Miss = 67, Miss_rate = 0.632, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 101, Miss = 69, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 102, Miss = 70, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 98, Miss = 65, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 98, Miss = 65, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6241
L2_total_cache_misses = 4184
L2_total_cache_miss_rate = 0.6704
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6241
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=6241
icnt_total_pkts_simt_to_mem=6241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6241
Req_Network_cycles = 26575
Req_Network_injected_packets_per_cycle =       0.2348 
Req_Network_conflicts_per_cycle =       0.0583
Req_Network_conflicts_per_cycle_util =       4.5058
Req_Bank_Level_Parallism =      18.1424
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 6241
Reply_Network_cycles = 26575
Reply_Network_injected_packets_per_cycle =        0.2348
Reply_Network_conflicts_per_cycle =        0.0061
Reply_Network_conflicts_per_cycle_util =       0.4438
Reply_Bank_Level_Parallism =      17.0986
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0029
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 127079 (inst/sec)
gpgpu_simulation_rate = 1660 (cycle/sec)
gpgpu_silicon_slowdown = 871686x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5415
gpu_sim_insn = 721568
gpu_ipc =     133.2536
gpu_tot_sim_cycle = 31990
gpu_tot_sim_insn = 2754842
gpu_tot_ipc =      86.1157
gpu_tot_issued_cta = 512
gpu_occupancy = 34.9303% 
gpu_tot_occupancy = 28.4138% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3782
partiton_level_parallism_total  =       0.2591
partiton_level_parallism_util =      17.5043
partiton_level_parallism_util_total  =      17.9805
L2_BW  =      17.5126 GB/Sec
L2_BW_total  =      11.9979 GB/Sec
gpu_total_sim_rate=137742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 171, Miss = 139, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 159, Miss = 135, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 149, Miss = 132, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 120, Miss = 118, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 143, Miss = 119, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 143, Miss = 118, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 150, Miss = 122, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 171, Miss = 131, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 143, Miss = 119, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 126, Miss = 112, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 8550
	L1D_total_cache_miss_rate = 0.9669
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
255, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 2754842
gpgpu_n_tot_w_icount = 104863
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8289
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68496	W0_Idle:130845	W0_Scoreboard:388966	W1:2335	W2:30	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2	W31:61	W32:85953
single_issue_nums: WS0:26678	WS1:26350	WS2:25844	WS3:25991	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66312 {8:8289,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331560 {40:8289,}
maxmflatency = 403 
max_icnt2mem_latency = 31 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 290 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:238 	742 	476 	1198 	1210 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4105 	4184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0      6347         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650         0         0         0         0 
dram[2]:         0         0         0         0         0      5971         0         0      5342      5344      8519      7045         0      6626         0         0 
dram[3]:         0         0         0         0         0      5557      5964         0      5341      5339      6308      6376         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9128         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7487         0         0         0         0      6718 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344      6313      7632         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339      7377      7819         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344      7959         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0      5645         0      5342      5344         0         0         0      6689         0         0 
dram[11]:      6080         0         0      5591         0         0      8752         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344      6715         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0      7072      5952         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0      9145         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0      5591         0         0         0         0         0         0      5341      5339         0      7135      6655         0         0         0 
dram[20]:      5577         0         0         0         0         0         0      5647      5342      5344      7516         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339      9134         0         0      5935         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0      6284         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0      6027      5341      5339         0      6430      7028         0         0         0 
dram[24]:         0         0      5584         0         0         0         0         0      5342      5344      6716      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339      7579         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0      7058 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0      8228         0         0         0         0 
dram[28]:         0         0      5957         0      5574         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0      8262      6643         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344      6301      7477         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339      7920      8919         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  3.000000  3.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan  1.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  4.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[20]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan  2.000000      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000      -nan  2.000000  1.000000      -nan      -nan      -nan 
dram[24]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
average row locality = 4184/127 = 32.944881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0        64        64         3         3         0         1         0         0 
dram[3]:         0         0         0         0         0         1         2         0        64        64         1         2         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         1 
dram[6]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         1         4         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         2         0        64        64         0         0         0         1         0         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         0         4         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         3         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         2         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         2         0         0         0         0         0 
dram[19]:         0         1         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[20]:         1         0         0         0         0         0         0         1        64        64         1         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         1         0         0         2         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         2        64        65         0         2         1         0         0         0 
dram[24]:         0         0         1         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         1 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[28]:         0         0         2         0         1         0         0         0        64        64         3         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         3         1         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         1         2         0         0         0         0 
total dram reads = 4184
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         533       528    none         334    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         531       519       336       335    none      none      none      none  
dram[2]:     none      none      none      none      none         335    none      none         534       528       776       321    none         336    none      none  
dram[3]:     none      none      none      none      none         334       325    none         532       520       335       324    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         533       527       335       335    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         531       520       335    none      none      none      none         335
dram[6]:     none      none      none      none      none      none      none      none         534       528       334       336    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         531       519       334       319    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         532       527       334    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         532       520    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none         345    none         532       529    none      none      none         336    none      none  
dram[11]:        335    none      none         335    none      none         335    none         531       520    none         319    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         534       528       522    none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         532       519       321    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         533       528    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         531       519    none         324    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         534       527    none         335       334    none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         531       519    none         335    none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         533       528       324    none      none      none      none      none  
dram[19]:     none         336    none      none      none      none      none      none         531       519    none         335       335    none      none      none  
dram[20]:        335    none      none      none      none      none      none         336       533       527       336    none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         531       520       335    none      none         324    none      none  
dram[22]:     none      none      none      none      none      none      none      none         534       527    none         521    none      none      none      none  
dram[23]:     none      none      none      none      none      none      none         325       531       517    none         325       334    none      none      none  
dram[24]:     none      none         335    none      none      none      none      none         534       527       336       336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         531       520       336    none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         533       528    none      none      none      none      none         335
dram[27]:     none      none      none      none      none      none      none      none         531       520    none         335    none      none      none      none  
dram[28]:     none      none         325    none         335    none      none      none         533       527       321    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         531       520    none         335       336    none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         533       527       321       336    none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         531       520       334       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0       334         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       336       335         0         0         0         0
dram[2]:          0         0         0         0         0       335         0         0       403       371       335       335         0       336         0         0
dram[3]:          0         0         0         0         0       334       335         0       379       354       335       334         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       335         0         0         0         0       335
dram[6]:          0         0         0         0         0         0         0         0       403       371       334       336         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355       334       335         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0       356         0       403       371         0         0         0       336         0         0
dram[11]:        335         0         0       335         0         0       335         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0       335       334         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0       336         0         0         0         0         0         0       379       354         0       335       335         0         0         0
dram[20]:        335         0         0         0         0         0         0       336       403       371       336         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355       335         0         0       334         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0       334         0         0         0         0
dram[23]:          0         0         0         0         0         0         0       335       379       355         0       336       334         0         0         0
dram[24]:          0         0       335         0         0         0         0         0       403       371       336       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354       336         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0       335
dram[27]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[28]:          0         0       336         0       335         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0       335       336         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371       334       336         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355       334       335         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=222 dram_eff=0.5811
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18623 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=257 dram_eff=0.5058
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 1a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597765
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18613 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18650 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007237
n_activity=391 dram_eff=0.3478
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 1a 18780i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 3a 18780i bk11: 3a 18780i bk12: 0a 18792i bk13: 1a 18780i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514151
Bank_Level_Parallism_Col = 1.512077
Bank_Level_Parallism_Ready = 1.051471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512077 

BW Util details:
bwutil = 0.007237 
total_CMD = 18792 
util_bw = 136 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 18580 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18650 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007237 
Either_Row_CoL_Bus_Util = 0.007556 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0475202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18652 n_act=6 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007131
n_activity=363 dram_eff=0.3691
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 1a 18780i bk6: 2a 18780i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 1a 18780i bk11: 2a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516908
Bank_Level_Parallism_Col = 1.514851
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514851 

BW Util details:
bwutil = 0.007131 
total_CMD = 18792 
util_bw = 134 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 18585 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18652 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 134 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007131 
Either_Row_CoL_Bus_Util = 0.007450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0488506
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=261 dram_eff=0.4981
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18724i bk9: 64a 18723i bk10: 1a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.583333
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583333 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 18609 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0466156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=257 dram_eff=0.5058
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18720i bk9: 64a 18719i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 1a 18780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.670391
Bank_Level_Parallism_Col = 1.664773
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.664773 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18613 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0482652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=262 dram_eff=0.4962
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 1a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18610 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0474138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18655 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007077
n_activity=290 dram_eff=0.4586
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18721i bk9: 64a 18721i bk10: 1a 18780i bk11: 4a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.651934
Bank_Level_Parallism_Col = 1.646067
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.646067 

BW Util details:
bwutil = 0.007077 
total_CMD = 18792 
util_bw = 133 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 18611 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18655 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.007077 
Either_Row_CoL_Bus_Util = 0.007290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0478927
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=220 dram_eff=0.5864
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18726i bk9: 64a 18723i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.632530
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.632530 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 18624 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0451788
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18662 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006811
n_activity=179 dram_eff=0.7151
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18723i bk9: 64a 18721i bk10: 0a 18792i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.729032
Bank_Level_Parallism_Col = 1.714286
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.714286 

BW Util details:
bwutil = 0.006811 
total_CMD = 18792 
util_bw = 128 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 18637 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18662 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.006811 
Either_Row_CoL_Bus_Util = 0.006918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.051192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18655 n_act=5 n_pre=1 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=316 dram_eff=0.4146
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 2a 18756i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 0a 18792i bk12: 0a 18792i bk13: 1a 18780i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511962
Bank_Level_Parallism_Col = 1.538860
Bank_Level_Parallism_Ready = 1.061069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538860 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 66 
Wasted_Row = 12 
Idle = 18583 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18655 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0486909
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18651 n_act=6 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007184
n_activity=378 dram_eff=0.3571
bk0: 1a 18780i bk1: 0a 18792i bk2: 0a 18792i bk3: 1a 18780i bk4: 0a 18792i bk5: 0a 18792i bk6: 1a 18780i bk7: 0a 18792i bk8: 64a 18723i bk9: 64a 18723i bk10: 0a 18792i bk11: 4a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528571
Bank_Level_Parallism_Col = 1.526829
Bank_Level_Parallism_Ready = 1.051852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526829 

BW Util details:
bwutil = 0.007184 
total_CMD = 18792 
util_bw = 135 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 18582 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18651 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 135 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007184 
Either_Row_CoL_Bus_Util = 0.007503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0505002
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=222 dram_eff=0.5811
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18623 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=3 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=242 dram_eff=0.5413
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18725i bk10: 3a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.045802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 18625 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 131 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0479459
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18662 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006811
n_activity=182 dram_eff=0.7033
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.006811 
total_CMD = 18792 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 18636 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18662 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.006811 
Either_Row_CoL_Bus_Util = 0.006918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18659 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=231 dram_eff=0.5628
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18726i bk9: 64a 18722i bk10: 0a 18792i bk11: 2a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654762
Bank_Level_Parallism_Col = 1.644578
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.644578 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 18624 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18659 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0488506
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=262 dram_eff=0.4962
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 1a 18780i bk12: 1a 18780i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18610 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=217 dram_eff=0.5945
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 0a 18792i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18626 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18659 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=235 dram_eff=0.5532
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 2a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.641176
Bank_Level_Parallism_Col = 1.630952
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.630952 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18622 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18659 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18656 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=297 dram_eff=0.4411
bk0: 0a 18792i bk1: 1a 18780i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 0a 18792i bk11: 1a 18780i bk12: 1a 18780i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.557292
Bank_Level_Parallism_Col = 1.553192
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553192 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 18600 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18656 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18656 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=302 dram_eff=0.4338
bk0: 1a 18780i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 1a 18780i bk8: 64a 18725i bk9: 64a 18722i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18597 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18656 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18657 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=270 dram_eff=0.4852
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18726i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 2a 18780i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588889
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18612 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18657 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493295
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=222 dram_eff=0.5811
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18623 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18651 n_act=6 n_pre=1 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007131
n_activity=353 dram_eff=0.3796
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 2a 18780i bk8: 64a 18726i bk9: 65a 18699i bk10: 0a 18792i bk11: 2a 18780i bk12: 1a 18780i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495455
Bank_Level_Parallism_Col = 1.522167
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522167 

BW Util details:
bwutil = 0.007131 
total_CMD = 18792 
util_bw = 134 
Wasted_Col = 74 
Wasted_Row = 12 
Idle = 18572 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18651 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 134 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.007131 
Either_Row_CoL_Bus_Util = 0.007503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0491699
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18656 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006971
n_activity=302 dram_eff=0.4338
bk0: 0a 18792i bk1: 0a 18792i bk2: 1a 18780i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 1a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.006971 
total_CMD = 18792 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18597 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18656 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.007237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0473606
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=217 dram_eff=0.5945
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 1a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18626 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=222 dram_eff=0.5811
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 0a 18792i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 1a 18780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18623 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18660 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006865
n_activity=217 dram_eff=0.5945
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18725i bk10: 0a 18792i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.006865 
total_CMD = 18792 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18626 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18660 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006865 
Either_Row_CoL_Bus_Util = 0.007024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487974
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18653 n_act=5 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007131
n_activity=341 dram_eff=0.393
bk0: 0a 18792i bk1: 0a 18792i bk2: 2a 18780i bk3: 0a 18792i bk4: 1a 18780i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 3a 18780i bk11: 0a 18792i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.962687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550505
Bank_Level_Parallism_Col = 1.546392
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546392 

BW Util details:
bwutil = 0.007131 
total_CMD = 18792 
util_bw = 134 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18594 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18653 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 134 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.007131 
Either_Row_CoL_Bus_Util = 0.007397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18658 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006918
n_activity=257 dram_eff=0.5058
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18727i bk9: 64a 18726i bk10: 0a 18792i bk11: 1a 18780i bk12: 1a 18780i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592179
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.006918 
total_CMD = 18792 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18613 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18658 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006918 
Either_Row_CoL_Bus_Util = 0.007131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493295
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18656 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007024
n_activity=288 dram_eff=0.4583
bk0: 0a 18792i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18725i bk9: 64a 18722i bk10: 3a 18780i bk11: 1a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592391
Bank_Level_Parallism_Col = 1.585635
Bank_Level_Parallism_Ready = 1.053030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585635 

BW Util details:
bwutil = 0.007024 
total_CMD = 18792 
util_bw = 132 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18608 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18656 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.007024 
Either_Row_CoL_Bus_Util = 0.007237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472009
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18792 n_nop=18655 n_act=5 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007024
n_activity=310 dram_eff=0.4258
bk0: 1a 18780i bk1: 0a 18792i bk2: 0a 18792i bk3: 0a 18792i bk4: 0a 18792i bk5: 0a 18792i bk6: 0a 18792i bk7: 0a 18792i bk8: 64a 18728i bk9: 64a 18727i bk10: 1a 18780i bk11: 2a 18780i bk12: 0a 18792i bk13: 0a 18792i bk14: 0a 18792i bk15: 0a 18792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962121
Row_Buffer_Locality_read = 0.962121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538860
Bank_Level_Parallism_Col = 1.534392
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534392 

BW Util details:
bwutil = 0.007024 
total_CMD = 18792 
util_bw = 132 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 18599 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18792 
n_nop = 18655 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 132 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.007024 
Either_Row_CoL_Bus_Util = 0.007290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493295

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 138, Miss = 67, Miss_rate = 0.486, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 69, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 134, Miss = 70, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 130, Miss = 65, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 130, Miss = 65, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8289
L2_total_cache_misses = 4184
L2_total_cache_miss_rate = 0.5048
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8289
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=8289
icnt_total_pkts_simt_to_mem=8289
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8289
Req_Network_cycles = 31990
Req_Network_injected_packets_per_cycle =       0.2591 
Req_Network_conflicts_per_cycle =       0.0605
Req_Network_conflicts_per_cycle_util =       4.1952
Req_Bank_Level_Parallism =      17.9805
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0040

Reply_Network_injected_packets_num = 8289
Reply_Network_cycles = 31990
Reply_Network_injected_packets_per_cycle =        0.2591
Reply_Network_conflicts_per_cycle =        0.0051
Reply_Network_conflicts_per_cycle_util =       0.3382
Reply_Bank_Level_Parallism =      17.1971
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 137742 (inst/sec)
gpgpu_simulation_rate = 1599 (cycle/sec)
gpgpu_silicon_slowdown = 904940x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 12062
gpu_sim_insn = 663664
gpu_ipc =      55.0211
gpu_tot_sim_cycle = 44052
gpu_tot_sim_insn = 3418506
gpu_tot_ipc =      77.6016
gpu_tot_issued_cta = 640
gpu_occupancy = 7.1859% 
gpu_tot_occupancy = 17.7320% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2136
partiton_level_parallism_total  =       0.2467
partiton_level_parallism_util =       4.4974
partiton_level_parallism_util_total  =      10.5087
L2_BW  =       9.8927 GB/Sec
L2_BW_total  =      11.4215 GB/Sec
gpu_total_sim_rate=122089

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 239, Miss = 181, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 175, Miss = 151, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 168, Miss = 147, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 165, Miss = 148, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 186, Miss = 157, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 134, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 140, Miss = 135, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 229, Miss = 177, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 140, Miss = 135, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 147, Miss = 139, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 180, Miss = 155, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 196, Miss = 160, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 136, Miss = 133, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 198, Miss = 165, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 214, Miss = 169, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 236, Miss = 180, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 175, Miss = 151, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 187, Miss = 158, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 186, Miss = 158, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 175, Miss = 150, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 194, Miss = 161, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 182, Miss = 154, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 203, Miss = 163, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 210, Miss = 166, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 175, Miss = 151, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 196, Miss = 160, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 158, Miss = 145, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 182, Miss = 154, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 203, Miss = 163, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 189, Miss = 157, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 168, Miss = 148, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 236, Miss = 180, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 273, Miss = 200, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 158, Miss = 144, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 332, Miss = 225, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 162, Miss = 147, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 151, Miss = 141, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 305, Miss = 212, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 176, Miss = 152, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 214, Miss = 169, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 168, Miss = 148, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 201, Miss = 166, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 186, Miss = 157, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 301, Miss = 211, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 132, Miss = 131, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13215
	L1D_total_cache_misses = 11722
	L1D_total_cache_miss_rate = 0.8870
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
267, 62, 62, 171, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 171, 62, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 3418506
gpgpu_n_tot_w_icount = 138151
gpgpu_n_stall_shd_mem = 2
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10866
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85312	W0_Idle:543667	W0_Scoreboard:615090	W1:10323	W2:212	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:4	W31:105	W32:106387
single_issue_nums: WS0:35077	WS1:35124	WS2:33389	WS3:34561	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86928 {8:10866,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 434640 {40:10866,}
maxmflatency = 403 
max_icnt2mem_latency = 33 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 252 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:361 	1055 	478 	1201 	1216 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6230 	4636 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	10856 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10866 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         1         0         0         0        64         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[20]:         1         0         0         0         0         0         2         0         0        64         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         1         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5954         0         0         0      6012      5985         0      5342      5344      9402      6347         0      6608         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650      6896      5936      6681         0 
dram[2]:      5578         0         0      5987      5561      5971      5643      5648      5342      5344      8519      7045         0      6626         0         0 
dram[3]:         0      5583         0         0         0      5557      5964         0      5341      5339      6308      6376         0         0      6668         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9128      6642         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7487      7119         0      6669      6710      6718 
dram[6]:         0         0      6022         0         0      5951         0      5643      5342      5344      6313      7632         0         0      6972         0 
dram[7]:         0      5575      5951         0         0      5549         0         0      5341      5339      7377      7819         0      6625      6007         0 
dram[8]:         0      5561         0         0         0         0         0      5607      5342      5344      7959      6599         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339      6339      6368         0      6702      5963      6685 
dram[10]:      5571         0         0         0         0         0      5645         0      5342      5344      6651      6332      6671      6689      9565         0 
dram[11]:      6080         0         0      5591         0         0      8752         0      5341      5339      6327      7634      6685         0      6659         0 
dram[12]:         0         0      5585         0         0      5587      5644      5629      5342      5344      6715      6308         0         0      7498      6659 
dram[13]:         0         0         0         0         0         0      5624         0      5341      5339      9404      6298         0         0         0         0 
dram[14]:         0      5946         0         0         0         0      6036         0      5342      5344      6300      6291         0      6506         0      6686 
dram[15]:         0      5947         0      5951         0         0         0         0      5341      5339      7696      8076         0         0         0         0 
dram[16]:         0         0         0      5563      5600      5604      6009         0      5342      5344      7051      7072      5952         0         0         0 
dram[17]:         0         0      5556         0      5958         0         0         0      5341      5339      6942      9145         0         0         0         0 
dram[18]:         0         0         0         0      5644         0         0      5648      5342      5344      9847     11427      6599         0      6012      5976 
dram[19]:         0      5591      5941         0         0      5612      5650      6014      5341      5339      7088      7135      6655         0         0         0 
dram[20]:      5577      5580         0         0         0      5995      5626      5647      5342      5344      7516         0      6901         0      6712         0 
dram[21]:         0         0         0         0      6029      5631      5958      5634      5341      5339      9134      6608         0      5935      6955      6679 
dram[22]:         0      5604      5556      5551      5983         0      5633         0      5342      5344      6354      6284         0         0         0      6708 
dram[23]:         0         0         0         0         0         0         0      6027      5341      5339      6300      6430      7028         0      5999      6031 
dram[24]:         0         0      5584         0      5627      6019         0         0      5342      5344      6716      7191         0         0         0         0 
dram[25]:         0      5573         0      5963      6012         0         0      5615      5341      5339      7579      7078      6633         0      6982      6696 
dram[26]:         0         0         0         0         0      5583         0         0      5342      5344      5963      7132         0      6702         0      7058 
dram[27]:         0         0      5580         0         0         0         0         0      5341      5339      8620      8228         0      6659         0         0 
dram[28]:         0      5573      5957      5576      5574         0      5942         0      5342      5344      8962      8230         0         0         0      5987 
dram[29]:         0         0         0         0         0         0         0      5602      5341      5339      7098      8262      6643         0         0         0 
dram[30]:         0         0      8193         0         0         0         0         0      5342      5344      6301      7477         0         0         0      6713 
dram[31]:      5700         0      6004         0         0         0         0         0      5341      5339      7920      8919      6679         0         0         0 
average row accesses per activate:
dram[0]:      -nan  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan 64.000000 64.000000  1.000000  8.000000      -nan  1.000000      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  4.000000  5.000000  1.000000  1.000000  2.000000      -nan 
dram[2]:  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000 64.000000 64.000000  8.000000  8.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan  1.000000      -nan      -nan      -nan  1.000000  4.000000      -nan 64.000000 64.000000  7.000000  5.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  5.000000  4.000000  1.000000      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  5.000000  3.000000      -nan  1.000000  1.000000  2.000000 
dram[6]:      -nan      -nan  2.000000      -nan      -nan  2.000000      -nan  1.000000 64.000000 64.000000  3.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[7]:      -nan  1.500000  2.000000      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  5.000000  8.000000      -nan  1.000000  2.000000      -nan 
dram[8]:      -nan  3.000000      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  5.000000  2.000000      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  6.000000  6.000000      -nan  1.000000  1.000000  1.000000 
dram[10]:  1.500000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000  5.000000  4.000000  1.000000  1.000000  1.000000      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000  8.000000  8.000000  1.000000      -nan  1.000000      -nan 
dram[12]:      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000 64.000000 64.000000 10.000000  8.000000      -nan      -nan  1.000000  1.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000  3.000000  6.000000      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan 64.000000 64.000000  5.000000  4.000000      -nan  1.000000      -nan  1.000000 
dram[15]:      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  6.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan  1.000000  2.000000  1.000000  3.000000      -nan 33.000000 64.000000  4.000000  5.000000  4.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan 64.000000 64.000000  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000 64.000000 64.000000  6.000000  1.000000  2.000000      -nan  2.000000  1.000000 
dram[19]:      -nan  1.000000  2.000000      -nan      -nan  1.500000  1.000000  2.000000 64.000000 64.000000  5.000000  8.000000  2.000000      -nan      -nan      -nan 
dram[20]:  1.500000  1.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 64.000000 32.500000  6.000000      -nan  1.000000      -nan  1.000000      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000  2.000000 32.500000 64.000000  6.000000  4.000000      -nan  2.000000  1.000000  1.000000 
dram[22]:      -nan  1.000000  1.000000  1.000000  2.000000      -nan  1.000000      -nan 64.000000 64.000000  4.000000  7.000000      -nan      -nan      -nan  1.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000  4.000000  8.000000  1.000000      -nan  2.000000  1.000000 
dram[24]:      -nan      -nan  2.000000      -nan  1.000000  2.000000      -nan      -nan 64.000000 64.000000  8.000000  3.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan  1.000000      -nan  1.000000  2.000000      -nan      -nan  1.000000 64.000000 64.000000  3.000000  4.000000  1.000000      -nan  1.000000  1.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  2.250000  6.000000      -nan  1.000000      -nan  1.000000 
dram[27]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 33.000000  4.000000  2.000000      -nan  1.000000      -nan      -nan 
dram[28]:      -nan  1.000000  2.000000  2.000000  2.000000      -nan  3.000000      -nan 64.000000 64.000000  9.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 64.000000  3.000000  3.000000  2.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  8.000000  6.000000      -nan      -nan      -nan  1.000000 
dram[31]:  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  7.000000 10.000000  1.000000      -nan      -nan      -nan 
average row locality = 4631/274 = 16.901461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         2         0         0         0         2         4         0        64        64         1         8         0         1         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         4         5         1         3         2         0 
dram[2]:         1         0         0         2         1         1         1         1        64        64         8         8         0         1         0         0 
dram[3]:         0         1         0         0         0         1         4         0        64        64         7         5         0         0         1         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         5         4         1         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         5         3         0         1         1         2 
dram[6]:         0         0         2         0         0         2         0         1        64        64         3         1         0         0         1         0 
dram[7]:         0         3         2         0         0         1         0         0        64        64         5         8         0         1         2         0 
dram[8]:         0         3         0         0         0         0         0         1        64        64         5         2         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         6         6         0         1         1         1 
dram[10]:         3         0         0         0         0         0         2         0        64        64         5         4         1         1         1         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         8         8         1         0         1         0 
dram[12]:         0         0         1         0         0         1         1         1        64        64        10         8         0         0         1         1 
dram[13]:         0         0         0         0         0         0         1         0        64        64         3         6         0         0         0         0 
dram[14]:         0         2         0         0         0         0         2         0        64        64         5         4         0         1         0         1 
dram[15]:         0         1         0         2         0         0         0         0        64        64         3         6         0         0         0         0 
dram[16]:         0         0         0         1         4         1         3         0        66        64         4         5         4         0         0         0 
dram[17]:         0         0         1         0         2         0         0         0        64        64         6         4         0         0         0         0 
dram[18]:         0         0         0         0         1         0         0         1        64        64         6         1         2         0         2         1 
dram[19]:         0         1         2         0         0         3         1         2        64        64         5         8         2         0         0         0 
dram[20]:         3         1         0         0         0         2         4         1        64        65         6         0         1         0         1         0 
dram[21]:         0         0         0         0         1         1         1         2        65        64         6         4         0         2         1         1 
dram[22]:         0         1         1         1         2         0         1         0        64        64         4         7         0         0         0         1 
dram[23]:         0         0         0         0         0         0         0         2        64        65         4         8         2         0         2         1 
dram[24]:         0         0         2         0         1         2         0         0        64        64         8         3         0         0         0         0 
dram[25]:         0         1         0         1         2         0         0         1        64        64         3         4         1         0         1         1 
dram[26]:         0         0         0         0         0         1         0         0        64        64         9         6         0         1         0         1 
dram[27]:         0         0         1         0         0         0         0         0        64        66         4         2         0         1         0         0 
dram[28]:         0         1         2         2         2         0         3         0        64        64         9         1         0         0         0         2 
dram[29]:         0         0         0         0         0         0         0         2        64        64         3         3         2         0         0         0 
dram[30]:         0         0         1         0         0         0         0         0        64        64         8         6         0         0         0         1 
dram[31]:         1         0         1         0         0         0         0         0        64        64         7        10         1         0         0         0 
total dram reads = 4631
min_bank_accesses = 0!
chip skew: 152/138 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none         325    none      none      none         324       325    none         628       621       335       340    none         336    none      none  
dram[1]:     none      none      none      none      none      none      none      none         625       613       366       379       335       348       324    none  
dram[2]:        335    none      none         324       336       335       335       334       628       622       651       340    none         336    none      none  
dram[3]:     none         336    none      none      none         334       319    none         626       613       317       318    none      none         335    none  
dram[4]:     none      none      none      none      none      none      none      none         627       621       318       366       336    none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         624       614       318       383    none         335       336       325
dram[6]:     none      none         325    none      none         324    none         334       627       621       321       336    none      none         335    none  
dram[7]:     none         335       325    none      none         335    none      none         625       613       355       340    none         336       325    none  
dram[8]:     none         330    none      none      none      none      none         336       626       620       372       325    none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         626       614       389       379    none         335       335       335
dram[10]:        335    none      none      none      none      none         345    none         626       623       318       366       335       336       335    none  
dram[11]:        335    none      none         335    none      none         335    none         625       614       317       504       335    none         336    none  
dram[12]:     none      none         335    none      none         339       335       336       628       622       372       316    none      none         335       335
dram[13]:     none      none      none      none      none      none         336    none         626       612       633       369    none      none      none      none  
dram[14]:     none         324    none      none      none      none         325    none         627       622       320       320    none         334    none         336
dram[15]:     none         336    none         325    none      none      none      none         625       613       321       567    none      none      none      none  
dram[16]:     none      none      none         334       329       337       323    none         619       622       366       319       319    none      none      none  
dram[17]:     none      none         335    none         325    none      none      none         625       613       318       320    none      none      none      none  
dram[18]:     none      none      none      none         335    none      none         337       628       622       681       336       325    none         324       335
dram[19]:     none         336       324    none      none         335       335       324       625       613       318       340       325    none      none      none  
dram[20]:        335       334    none      none      none         324       334       336       627       618       318    none         335    none         335    none  
dram[21]:     none      none      none      none         336       335       335       335       621       614       426       319    none         324       335       335
dram[22]:     none         335       335       335       325    none         335    none         628       622       320       344    none      none      none         335
dram[23]:     none      none      none      none      none      none      none         325       625       610       319       457       345    none         325       335
dram[24]:     none      none         324    none         335       324    none      none         628       621       340       696    none      none      none      none  
dram[25]:     none         335    none         335       325    none      none         335       626       614       384       319       335    none         335       335
dram[26]:     none      none      none      none      none         335    none      none         627       621       331       349    none         335    none         335
dram[27]:     none      none         335    none      none      none      none      none         625       605       319       324    none         336    none      none  
dram[28]:     none         334       325       339       325    none         321    none         627       622       358       335    none      none      none         324
dram[29]:     none      none      none      none      none      none      none         337       625       614       321       321       325    none      none      none  
dram[30]:     none      none         335    none      none      none      none      none         627       621       316       349    none      none      none         335
dram[31]:        335    none         335    none      none      none      none      none         625       614       344       354       335    none      none      none  
maximum mf latency per bank:
dram[0]:          0       336         0         0         0       335       339         0       403       371       335       334         0       336         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       336       335       335       355       335         0
dram[2]:        335         0         0       335       336       335       335       334       403       371       335       335         0       336         0         0
dram[3]:          0       336         0         0         0       334       335         0       379       354       335       334         0         0       335         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335       336         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       335       334         0       335       336       335
dram[6]:          0         0       336         0         0       334         0       334       403       371       334       336         0         0       335         0
dram[7]:          0       355       335         0         0       335         0         0       379       355       334       335         0       336       336         0
dram[8]:          0       335         0         0         0         0         0       336       403       371       334       335         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360       336       334         0       335       335       335
dram[10]:        355         0         0         0         0         0       356         0       403       371       335       336       335       336       335         0
dram[11]:        335         0         0       335         0         0       335         0       379       354       336       334       335         0       336         0
dram[12]:          0         0       335         0         0       339       335       336       403       371       335       336         0         0       335       335
dram[13]:          0         0         0         0         0         0       336         0       379       354       335       336         0         0         0         0
dram[14]:          0       334         0         0         0         0       336         0       403       371       334       336         0       334         0       336
dram[15]:          0       336         0       336         0         0         0         0       379       354       334       335         0         0         0         0
dram[16]:          0         0         0       334       356       337       335         0       403       371       335       335       334         0         0         0
dram[17]:          0         0       335         0       335         0         0         0       379       354       335       335         0         0         0         0
dram[18]:          0         0         0         0       335         0         0       337       403       371       334       336       335         0       335       335
dram[19]:          0       336       335         0         0       356       335       334       379       354       336       335       335         0         0         0
dram[20]:        356       334         0         0         0       335       356       336       403       371       336         0       335         0       335         0
dram[21]:          0         0         0         0       336       335       335       337       379       355       335       335         0       334       335       335
dram[22]:          0       335       335       335       336         0       335         0       403       371       336       334         0         0         0       335
dram[23]:          0         0         0         0         0         0         0       335       379       355       335       336       356         0       335       335
dram[24]:          0         0       335         0       335       335         0         0       403       371       336       336         0         0         0         0
dram[25]:          0       335         0       335       336         0         0       335       379       354       336       335       335         0       335       335
dram[26]:          0         0         0         0         0       335         0         0       403       371       356       336         0       335         0       335
dram[27]:          0         0       335         0         0         0         0         0       379       355       335       335         0       336         0         0
dram[28]:          0       334       336       340       335         0       336         0       403       371       334       335         0         0         0       335
dram[29]:          0         0         0         0         0         0         0       339       379       355       336       335       336         0         0         0
dram[30]:          0         0       335         0         0         0         0         0       403       371       334       336         0         0         0       335
dram[31]:        335         0       335         0         0         0         0         0       379       355       334       335       335         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25723 n_act=8 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005642
n_activity=519 dram_eff=0.2813
bk0: 0a 25877i bk1: 2a 25865i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 2a 25865i bk6: 4a 25864i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25807i bk10: 1a 25865i bk11: 8a 25865i bk12: 0a 25877i bk13: 1a 25865i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.945205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441296
Bank_Level_Parallism_Col = 1.441667
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441667 

BW Util details:
bwutil = 0.005642 
total_CMD = 25877 
util_bw = 146 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 25630 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25723 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 146 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005642 
Either_Row_CoL_Bus_Util = 0.005951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0347413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25723 n_act=9 n_pre=2 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005526
n_activity=540 dram_eff=0.2648
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25812i bk9: 64a 25810i bk10: 4a 25865i bk11: 5a 25865i bk12: 1a 25865i bk13: 3a 25817i bk14: 2a 25865i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937063
Row_Buffer_Locality_read = 0.937063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456274
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.005526 
total_CMD = 25877 
util_bw = 143 
Wasted_Col = 104 
Wasted_Row = 16 
Idle = 25614 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25723 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 143 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.005526 
Either_Row_CoL_Bus_Util = 0.005951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25714 n_act=11 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005874
n_activity=665 dram_eff=0.2286
bk0: 1a 25865i bk1: 0a 25877i bk2: 0a 25877i bk3: 2a 25865i bk4: 1a 25865i bk5: 1a 25865i bk6: 1a 25865i bk7: 1a 25865i bk8: 64a 25810i bk9: 64a 25807i bk10: 8a 25865i bk11: 8a 25865i bk12: 0a 25877i bk13: 1a 25865i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443636
Bank_Level_Parallism_Col = 1.438202
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.430712 

BW Util details:
bwutil = 0.005874 
total_CMD = 25877 
util_bw = 152 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 25602 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25714 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 152 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.005874 
Either_Row_CoL_Bus_Util = 0.006299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0345094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25722 n_act=8 n_pre=0 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005681
n_activity=586 dram_eff=0.2509
bk0: 0a 25877i bk1: 1a 25865i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 1a 25865i bk6: 4a 25865i bk7: 0a 25877i bk8: 64a 25812i bk9: 64a 25810i bk10: 7a 25865i bk11: 5a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 1a 25865i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945578
Row_Buffer_Locality_read = 0.945578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438525
Bank_Level_Parallism_Col = 1.438819
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438819 

BW Util details:
bwutil = 0.005681 
total_CMD = 25877 
util_bw = 147 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 25633 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25722 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 147 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005681 
Either_Row_CoL_Bus_Util = 0.005990 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25734 n_act=5 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005333
n_activity=392 dram_eff=0.352
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25809i bk9: 64a 25808i bk10: 5a 25865i bk11: 4a 25865i bk12: 1a 25865i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963768
Row_Buffer_Locality_read = 0.963768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.532020
Bank_Level_Parallism_Col = 1.527638
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527638 

BW Util details:
bwutil = 0.005333 
total_CMD = 25877 
util_bw = 138 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 25674 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25734 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 138 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.005333 
Either_Row_CoL_Bus_Util = 0.005526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0338525
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25730 n_act=7 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00541
n_activity=439 dram_eff=0.3189
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25805i bk9: 64a 25804i bk10: 5a 25865i bk11: 3a 25865i bk12: 0a 25877i bk13: 1a 25865i bk14: 1a 25865i bk15: 2a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540179
Bank_Level_Parallism_Col = 1.541284
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541284 

BW Util details:
bwutil = 0.005410 
total_CMD = 25877 
util_bw = 140 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 25653 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25730 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 140 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.005410 
Either_Row_CoL_Bus_Util = 0.005681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0350504
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25731 n_act=8 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005333
n_activity=474 dram_eff=0.2911
bk0: 0a 25877i bk1: 0a 25877i bk2: 2a 25865i bk3: 0a 25877i bk4: 0a 25877i bk5: 2a 25865i bk6: 0a 25877i bk7: 1a 25865i bk8: 64a 25810i bk9: 64a 25807i bk10: 3a 25865i bk11: 1a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 1a 25865i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457983
Bank_Level_Parallism_Col = 1.458874
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458874 

BW Util details:
bwutil = 0.005333 
total_CMD = 25877 
util_bw = 138 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 25639 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25731 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 138 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005333 
Either_Row_CoL_Bus_Util = 0.005642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0344321
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25716 n_act=10 n_pre=1 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005797
n_activity=601 dram_eff=0.2496
bk0: 0a 25877i bk1: 3a 25841i bk2: 2a 25865i bk3: 0a 25877i bk4: 0a 25877i bk5: 1a 25865i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25806i bk9: 64a 25806i bk10: 5a 25865i bk11: 8a 25865i bk12: 0a 25877i bk13: 1a 25865i bk14: 2a 25865i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486989
Bank_Level_Parallism_Col = 1.446154
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446154 

BW Util details:
bwutil = 0.005797 
total_CMD = 25877 
util_bw = 150 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 25608 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25716 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 1 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 150 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.005797 
Either_Row_CoL_Bus_Util = 0.006222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0347799
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25732 n_act=6 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005372
n_activity=392 dram_eff=0.3546
bk0: 0a 25877i bk1: 3a 25863i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 1a 25865i bk8: 64a 25811i bk9: 64a 25808i bk10: 5a 25865i bk11: 2a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.956835
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497630
Bank_Level_Parallism_Ready = 1.050360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497630 

BW Util details:
bwutil = 0.005372 
total_CMD = 25877 
util_bw = 139 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 25661 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25732 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 139 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005372 
Either_Row_CoL_Bus_Util = 0.005603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0333114
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25727 n_act=7 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005526
n_activity=433 dram_eff=0.3303
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25808i bk9: 64a 25806i bk10: 6a 25865i bk11: 6a 25865i bk12: 0a 25877i bk13: 1a 25865i bk14: 1a 25865i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951049
Row_Buffer_Locality_read = 0.951049
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511013
Bank_Level_Parallism_Col = 1.504505
Bank_Level_Parallism_Ready = 1.055944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504505 

BW Util details:
bwutil = 0.005526 
total_CMD = 25877 
util_bw = 143 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 25650 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25727 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 143 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.005526 
Either_Row_CoL_Bus_Util = 0.005797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0371759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25720 n_act=11 n_pre=2 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005603
n_activity=644 dram_eff=0.2252
bk0: 3a 25841i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 2a 25841i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25807i bk10: 5a 25865i bk11: 4a 25865i bk12: 1a 25865i bk13: 1a 25865i bk14: 1a 25865i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924138
Row_Buffer_Locality_read = 0.924138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.352941
Bank_Level_Parallism_Col = 1.380952
Bank_Level_Parallism_Ready = 1.055172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380952 

BW Util details:
bwutil = 0.005603 
total_CMD = 25877 
util_bw = 145 
Wasted_Col = 137 
Wasted_Row = 24 
Idle = 25571 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25720 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 145 
Row_Bus_Util =  0.000502 
CoL_Bus_Util = 0.005603 
Either_Row_CoL_Bus_Util = 0.006067 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.006369 
queue_avg = 0.035360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0353596
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25719 n_act=9 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005758
n_activity=605 dram_eff=0.2463
bk0: 1a 25865i bk1: 0a 25877i bk2: 0a 25877i bk3: 1a 25865i bk4: 0a 25877i bk5: 0a 25877i bk6: 1a 25865i bk7: 0a 25877i bk8: 64a 25808i bk9: 64a 25808i bk10: 8a 25865i bk11: 8a 25865i bk12: 1a 25865i bk13: 0a 25877i bk14: 1a 25865i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939597
Row_Buffer_Locality_read = 0.939597
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426923
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.005758 
total_CMD = 25877 
util_bw = 149 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 25617 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25719 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 149 
Row_Bus_Util =  0.000348 
CoL_Bus_Util = 0.005758 
Either_Row_CoL_Bus_Util = 0.006106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0366735
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25715 n_act=10 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005874
n_activity=607 dram_eff=0.2504
bk0: 0a 25877i bk1: 0a 25877i bk2: 1a 25865i bk3: 0a 25877i bk4: 0a 25877i bk5: 1a 25863i bk6: 1a 25865i bk7: 1a 25865i bk8: 64a 25810i bk9: 64a 25807i bk10: 10a 25865i bk11: 8a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 1a 25865i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934211
Row_Buffer_Locality_read = 0.934211
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477099
Bank_Level_Parallism_Col = 1.462745
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462745 

BW Util details:
bwutil = 0.005874 
total_CMD = 25877 
util_bw = 152 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 25615 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25715 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 152 
Row_Bus_Util =  0.000386 
CoL_Bus_Util = 0.005874 
Either_Row_CoL_Bus_Util = 0.006260 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0342775
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25734 n_act=5 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005333
n_activity=376 dram_eff=0.367
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 1a 25865i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25810i bk10: 3a 25865i bk11: 6a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963768
Row_Buffer_Locality_read = 0.963768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.551546
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551546 

BW Util details:
bwutil = 0.005333 
total_CMD = 25877 
util_bw = 138 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 25679 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25734 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 138 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.005333 
Either_Row_CoL_Bus_Util = 0.005526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0348186
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25726 n_act=8 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005526
n_activity=491 dram_eff=0.2912
bk0: 0a 25877i bk1: 2a 25865i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 2a 25865i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25807i bk10: 5a 25864i bk11: 4a 25865i bk12: 0a 25877i bk13: 1a 25865i bk14: 0a 25877i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944056
Row_Buffer_Locality_read = 0.944056
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495763
Bank_Level_Parallism_Col = 1.491304
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491304 

BW Util details:
bwutil = 0.005526 
total_CMD = 25877 
util_bw = 143 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 25641 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25726 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 143 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005526 
Either_Row_CoL_Bus_Util = 0.005835 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0345094
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25731 n_act=6 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00541
n_activity=405 dram_eff=0.3457
bk0: 0a 25877i bk1: 1a 25865i bk2: 0a 25877i bk3: 2a 25864i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25811i bk9: 64a 25807i bk10: 3a 25865i bk11: 6a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.593137
Bank_Level_Parallism_Col = 1.580000
Bank_Level_Parallism_Ready = 1.057143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.580000 

BW Util details:
bwutil = 0.005410 
total_CMD = 25877 
util_bw = 140 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 25673 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25731 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 140 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005410 
Either_Row_CoL_Bus_Util = 0.005642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354755
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25712 n_act=11 n_pre=2 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005874
n_activity=627 dram_eff=0.2424
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 1a 25865i bk4: 4a 25841i bk5: 1a 25864i bk6: 3a 25864i bk7: 0a 25877i bk8: 66a 25786i bk9: 64a 25807i bk10: 4a 25865i bk11: 5a 25865i bk12: 4a 25865i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.425926
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425926 

BW Util details:
bwutil = 0.005874 
total_CMD = 25877 
util_bw = 152 
Wasted_Col = 127 
Wasted_Row = 18 
Idle = 25580 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25712 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 152 
Row_Bus_Util =  0.000502 
CoL_Bus_Util = 0.005874 
Either_Row_CoL_Bus_Util = 0.006376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343935
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25730 n_act=6 n_pre=0 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005449
n_activity=454 dram_eff=0.3106
bk0: 0a 25877i bk1: 0a 25877i bk2: 1a 25865i bk3: 0a 25877i bk4: 2a 25865i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25812i bk9: 64a 25810i bk10: 6a 25865i bk11: 4a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497608
Bank_Level_Parallism_Ready = 1.049645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497608 

BW Util details:
bwutil = 0.005449 
total_CMD = 25877 
util_bw = 141 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 25663 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25730 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 141 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005449 
Either_Row_CoL_Bus_Util = 0.005681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354369
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25726 n_act=9 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005487
n_activity=487 dram_eff=0.2916
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 1a 25865i bk5: 0a 25877i bk6: 0a 25877i bk7: 1a 25864i bk8: 64a 25810i bk9: 64a 25807i bk10: 6a 25865i bk11: 1a 25865i bk12: 2a 25865i bk13: 0a 25877i bk14: 2a 25865i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936620
Row_Buffer_Locality_read = 0.936620
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491803
Bank_Level_Parallism_Col = 1.485232
Bank_Level_Parallism_Ready = 1.049296
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485232 

BW Util details:
bwutil = 0.005487 
total_CMD = 25877 
util_bw = 142 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 25633 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25726 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 142 
Row_Bus_Util =  0.000348 
CoL_Bus_Util = 0.005487 
Either_Row_CoL_Bus_Util = 0.005835 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0342775
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25713 n_act=11 n_pre=1 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005874
n_activity=681 dram_eff=0.2232
bk0: 0a 25877i bk1: 1a 25865i bk2: 2a 25865i bk3: 0a 25877i bk4: 0a 25877i bk5: 3a 25841i bk6: 1a 25865i bk7: 2a 25865i bk8: 64a 25812i bk9: 64a 25810i bk10: 5a 25865i bk11: 8a 25865i bk12: 2a 25865i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397924
Bank_Level_Parallism_Col = 1.378182
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.378182 

BW Util details:
bwutil = 0.005874 
total_CMD = 25877 
util_bw = 152 
Wasted_Col = 133 
Wasted_Row = 4 
Idle = 25588 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25713 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 152 
Row_Bus_Util =  0.000464 
CoL_Bus_Util = 0.005874 
Either_Row_CoL_Bus_Util = 0.006338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354369
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25713 n_act=13 n_pre=3 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=636 dram_eff=0.2327
bk0: 3a 25841i bk1: 1a 25865i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 2a 25865i bk6: 4a 25840i bk7: 1a 25865i bk8: 64a 25810i bk9: 65a 25783i bk10: 6a 25865i bk11: 0a 25877i bk12: 1a 25865i bk13: 0a 25877i bk14: 1a 25865i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912162
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450479
Bank_Level_Parallism_Col = 1.399306
Bank_Level_Parallism_Ready = 1.047297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.005719 
total_CMD = 25877 
util_bw = 148 
Wasted_Col = 150 
Wasted_Row = 15 
Idle = 25564 

BW Util Bottlenecks: 
RCDc_limit = 152 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25713 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 148 
Row_Bus_Util =  0.000618 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.006338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0346253
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25716 n_act=12 n_pre=1 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=627 dram_eff=0.236
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 1a 25865i bk5: 1a 25865i bk6: 1a 25865i bk7: 2a 25863i bk8: 65a 25788i bk9: 64a 25811i bk10: 6a 25865i bk11: 4a 25865i bk12: 0a 25877i bk13: 2a 25865i bk14: 1a 25865i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918919
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.459364
Bank_Level_Parallism_Col = 1.456604
Bank_Level_Parallism_Ready = 1.033784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456604 

BW Util details:
bwutil = 0.005719 
total_CMD = 25877 
util_bw = 148 
Wasted_Col = 126 
Wasted_Row = 9 
Idle = 25594 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25716 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 148 
Row_Bus_Util =  0.000502 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.006222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0362098
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25721 n_act=10 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005642
n_activity=560 dram_eff=0.2607
bk0: 0a 25877i bk1: 1a 25865i bk2: 1a 25865i bk3: 1a 25865i bk4: 2a 25865i bk5: 0a 25877i bk6: 1a 25865i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25807i bk10: 4a 25865i bk11: 7a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 0a 25877i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931507
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457692
Bank_Level_Parallism_Col = 1.456349
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456349 

BW Util details:
bwutil = 0.005642 
total_CMD = 25877 
util_bw = 146 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 25617 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25721 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 146 
Row_Bus_Util =  0.000386 
CoL_Bus_Util = 0.005642 
Either_Row_CoL_Bus_Util = 0.006029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0342775
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25717 n_act=10 n_pre=2 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=631 dram_eff=0.2345
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 2a 25865i bk8: 64a 25811i bk9: 65a 25784i bk10: 4a 25865i bk11: 8a 25865i bk12: 2a 25841i bk13: 0a 25877i bk14: 2a 25865i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932432
Row_Buffer_Locality_read = 0.932432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370748
Bank_Level_Parallism_Col = 1.406130
Bank_Level_Parallism_Ready = 1.047297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406130 

BW Util details:
bwutil = 0.005719 
total_CMD = 25877 
util_bw = 148 
Wasted_Col = 122 
Wasted_Row = 24 
Idle = 25583 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25717 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 148 
Row_Bus_Util =  0.000464 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.006183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0357074
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25726 n_act=7 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005565
n_activity=525 dram_eff=0.2743
bk0: 0a 25877i bk1: 0a 25877i bk2: 2a 25865i bk3: 0a 25877i bk4: 1a 25865i bk5: 2a 25865i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25807i bk10: 8a 25865i bk11: 3a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951389
Row_Buffer_Locality_read = 0.951389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469828
Bank_Level_Parallism_Col = 1.469027
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469027 

BW Util details:
bwutil = 0.005565 
total_CMD = 25877 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 25645 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25726 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 144 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.005565 
Either_Row_CoL_Bus_Util = 0.005835 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343935
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25723 n_act=11 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005526
n_activity=563 dram_eff=0.254
bk0: 0a 25877i bk1: 1a 25865i bk2: 0a 25877i bk3: 1a 25865i bk4: 2a 25865i bk5: 0a 25877i bk6: 0a 25877i bk7: 1a 25865i bk8: 64a 25812i bk9: 64a 25810i bk10: 3a 25865i bk11: 4a 25865i bk12: 1a 25865i bk13: 0a 25877i bk14: 1a 25865i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392727
Bank_Level_Parallism_Col = 1.396226
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396226 

BW Util details:
bwutil = 0.005526 
total_CMD = 25877 
util_bw = 143 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 25602 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25723 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 143 
Row_Bus_Util =  0.000425 
CoL_Bus_Util = 0.005526 
Either_Row_CoL_Bus_Util = 0.005951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0354369
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25718 n_act=10 n_pre=3 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005642
n_activity=655 dram_eff=0.2229
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 1a 25865i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25807i bk10: 9a 25792i bk11: 6a 25865i bk12: 0a 25877i bk13: 1a 25865i bk14: 0a 25877i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931507
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355049
Bank_Level_Parallism_Col = 1.404580
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.404580 

BW Util details:
bwutil = 0.005642 
total_CMD = 25877 
util_bw = 146 
Wasted_Col = 125 
Wasted_Row = 36 
Idle = 25570 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25718 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 146 
Row_Bus_Util =  0.000502 
CoL_Bus_Util = 0.005642 
Either_Row_CoL_Bus_Util = 0.006144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0343935
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25731 n_act=7 n_pre=1 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005333
n_activity=441 dram_eff=0.3129
bk0: 0a 25877i bk1: 0a 25877i bk2: 1a 25865i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25812i bk9: 66a 25785i bk10: 4a 25865i bk11: 2a 25865i bk12: 0a 25877i bk13: 1a 25865i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949275
Row_Buffer_Locality_read = 0.949275
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453390
Bank_Level_Parallism_Col = 1.477064
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477064 

BW Util details:
bwutil = 0.005333 
total_CMD = 25877 
util_bw = 138 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 25641 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25731 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 138 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.005333 
Either_Row_CoL_Bus_Util = 0.005642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0360938
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25717 n_act=10 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005797
n_activity=620 dram_eff=0.2419
bk0: 0a 25877i bk1: 1a 25865i bk2: 2a 25865i bk3: 2a 25863i bk4: 2a 25865i bk5: 0a 25877i bk6: 3a 25865i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25807i bk10: 9a 25865i bk11: 1a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 0a 25877i bk15: 2a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.452830
Bank_Level_Parallism_Col = 1.447471
Bank_Level_Parallism_Ready = 1.046667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447471 

BW Util details:
bwutil = 0.005797 
total_CMD = 25877 
util_bw = 150 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 25612 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25717 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 150 
Row_Bus_Util =  0.000386 
CoL_Bus_Util = 0.005797 
Either_Row_CoL_Bus_Util = 0.006183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0347799
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25733 n_act=6 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005333
n_activity=389 dram_eff=0.3548
bk0: 0a 25877i bk1: 0a 25877i bk2: 0a 25877i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 2a 25864i bk8: 64a 25812i bk9: 64a 25811i bk10: 3a 25865i bk11: 3a 25865i bk12: 2a 25865i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497585
Bank_Level_Parallism_Ready = 1.036232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497585 

BW Util details:
bwutil = 0.005333 
total_CMD = 25877 
util_bw = 138 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 25665 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25733 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 138 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005333 
Either_Row_CoL_Bus_Util = 0.005565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0362871
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25727 n_act=6 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005565
n_activity=498 dram_eff=0.2892
bk0: 0a 25877i bk1: 0a 25877i bk2: 1a 25865i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25810i bk9: 64a 25807i bk10: 8a 25865i bk11: 6a 25865i bk12: 0a 25877i bk13: 0a 25877i bk14: 0a 25877i bk15: 1a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495455
Bank_Level_Parallism_Col = 1.493023
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493023 

BW Util details:
bwutil = 0.005565 
total_CMD = 25877 
util_bw = 144 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 25657 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25727 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 144 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.005565 
Either_Row_CoL_Bus_Util = 0.005797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0342775
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25877 n_nop=25722 n_act=7 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=552 dram_eff=0.2681
bk0: 1a 25865i bk1: 0a 25877i bk2: 1a 25865i bk3: 0a 25877i bk4: 0a 25877i bk5: 0a 25877i bk6: 0a 25877i bk7: 0a 25877i bk8: 64a 25813i bk9: 64a 25812i bk10: 7a 25865i bk11: 10a 25864i bk12: 1a 25865i bk13: 0a 25877i bk14: 0a 25877i bk15: 0a 25877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952703
Row_Buffer_Locality_read = 0.952703
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444444
Bank_Level_Parallism_Col = 1.442982
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442982 

BW Util details:
bwutil = 0.005719 
total_CMD = 25877 
util_bw = 148 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 25643 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25877 
n_nop = 25722 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 148 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.005990 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0358233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 171, Miss = 74, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 168, Miss = 72, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 168, Miss = 70, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 169, Miss = 73, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 187, Miss = 77, Miss_rate = 0.412, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 172, Miss = 75, Miss_rate = 0.436, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 172, Miss = 76, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 166, Miss = 69, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 168, Miss = 71, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 172, Miss = 76, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 172, Miss = 74, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 164, Miss = 68, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 168, Miss = 71, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 171, Miss = 74, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 168, Miss = 69, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 169, Miss = 72, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 169, Miss = 73, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 182, Miss = 78, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 171, Miss = 72, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 176, Miss = 80, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 171, Miss = 70, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 165, Miss = 68, Miss_rate = 0.412, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 169, Miss = 73, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 166, Miss = 70, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 176, Miss = 72, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 164, Miss = 68, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 174, Miss = 77, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 171, Miss = 75, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 168, Miss = 72, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 168, Miss = 71, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 177, Miss = 71, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 178, Miss = 81, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 173, Miss = 77, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 178, Miss = 79, Miss_rate = 0.444, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 174, Miss = 77, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 165, Miss = 69, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 174, Miss = 78, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 172, Miss = 70, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 176, Miss = 73, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 168, Miss = 71, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 168, Miss = 72, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 169, Miss = 72, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 170, Miss = 74, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 164, Miss = 68, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 166, Miss = 70, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 170, Miss = 74, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 174, Miss = 76, Miss_rate = 0.437, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 167, Miss = 71, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 163, Miss = 67, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 166, Miss = 70, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 171, Miss = 74, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 168, Miss = 70, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 175, Miss = 78, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10866
L2_total_cache_misses = 4631
L2_total_cache_miss_rate = 0.4262
L2_total_cache_pending_hits = 7
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10866
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=10866
icnt_total_pkts_simt_to_mem=10866
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10866
Req_Network_cycles = 44052
Req_Network_injected_packets_per_cycle =       0.2467 
Req_Network_conflicts_per_cycle =       0.0578
Req_Network_conflicts_per_cycle_util =       2.4642
Req_Bank_Level_Parallism =      10.5087
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0039

Reply_Network_injected_packets_num = 10866
Reply_Network_cycles = 44052
Reply_Network_injected_packets_per_cycle =        0.2467
Reply_Network_conflicts_per_cycle =        0.0044
Reply_Network_conflicts_per_cycle_util =       0.1854
Reply_Bank_Level_Parallism =      10.3289
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0031
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 122089 (inst/sec)
gpgpu_simulation_rate = 1573 (cycle/sec)
gpgpu_silicon_slowdown = 919898x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5423
gpu_sim_insn = 725068
gpu_ipc =     133.7024
gpu_tot_sim_cycle = 49475
gpu_tot_sim_insn = 4143574
gpu_tot_ipc =      83.7509
gpu_tot_issued_cta = 768
gpu_occupancy = 33.5727% 
gpu_tot_occupancy = 18.9781% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3777
partiton_level_parallism_total  =       0.2610
partiton_level_parallism_util =      16.9256
partiton_level_parallism_util_total  =      11.1810
L2_BW  =      17.4867 GB/Sec
L2_BW_total  =      12.0863 GB/Sec
gpu_total_sim_rate=129486

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 307, Miss = 232, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 219, Miss = 190, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 208, Miss = 184, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 172, Miss = 167, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 225, Miss = 195, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 172, Miss = 168, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 230, Miss = 196, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 168, Miss = 165, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 172, Miss = 169, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 184, Miss = 173, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 196, Miss = 180, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 265, Miss = 212, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 180, Miss = 171, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 203, Miss = 184, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 188, Miss = 176, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 184, Miss = 173, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 180, Miss = 171, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 168, Miss = 166, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 172, Miss = 167, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 184, Miss = 174, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 232, Miss = 198, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 252, Miss = 205, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 238, Miss = 202, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 250, Miss = 204, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 276, Miss = 217, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 235, Miss = 198, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 239, Miss = 201, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 188, Miss = 176, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 242, Miss = 203, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 176, Miss = 169, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 180, Miss = 172, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 215, Miss = 187, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 262, Miss = 212, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 172, Miss = 167, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 226, Miss = 193, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 243, Miss = 200, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 254, Miss = 205, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 164, Miss = 156, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 148, Miss = 147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 148, Miss = 147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 203, Miss = 174, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 220, Miss = 181, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 152, Miss = 149, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 186, Miss = 168, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 206, Miss = 175, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 235, Miss = 188, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 205, Miss = 173, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 200, Miss = 173, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 252, Miss = 196, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 152, Miss = 149, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 297, Miss = 221, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 174, Miss = 160, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 356, Miss = 246, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 198, Miss = 174, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 167, Miss = 157, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 333, Miss = 235, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 164, Miss = 156, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 200, Miss = 173, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 152, Miss = 149, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 234, Miss = 188, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 188, Miss = 167, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 152, Miss = 150, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 233, Miss = 191, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 156, Miss = 151, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 222, Miss = 184, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 325, Miss = 232, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 160, Miss = 154, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16335
	L1D_total_cache_misses = 14380
	L1D_total_cache_miss_rate = 0.8803
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
280, 90, 75, 184, 75, 75, 75, 75, 90, 75, 75, 75, 90, 90, 184, 75, 51, 51, 66, 66, 51, 51, 51, 51, 51, 51, 51, 66, 66, 51, 51, 66, 
gpgpu_n_tot_thrd_icount = 4143574
gpgpu_n_tot_w_icount = 168795
gpgpu_n_stall_shd_mem = 2
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12914
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104164	W0_Idle:554475	W0_Scoreboard:675274	W1:13908	W2:632	W3:15	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:1	W30:32	W31:344	W32:128647
single_issue_nums: WS0:42738	WS1:42785	WS2:41110	WS3:42162	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103312 {8:12914,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516560 {40:12914,}
maxmflatency = 403 
max_icnt2mem_latency = 33 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 252 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:361 	1055 	478 	1201 	1216 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8278 	4636 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	12904 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         1         0         0         0        64         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[20]:         1         0         0         0         0         0         2         0         0        64         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         1         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5954         0         0         0      6012      5985         0      5342      5344      9402      6347         0      6608         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650      6896      5936      6681         0 
dram[2]:      5578         0         0      5987      5561      5971      5643      5648      5342      5344      8519      7045         0      6626         0         0 
dram[3]:         0      5583         0         0         0      5557      5964         0      5341      5339      6308      6376         0         0      6668         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9128      6642         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7487      7119         0      6669      6710      6718 
dram[6]:         0         0      6022         0         0      5951         0      5643      5342      5344      6313      7632         0         0      6972         0 
dram[7]:         0      5575      5951         0         0      5549         0         0      5341      5339      7377      7819         0      6625      6007         0 
dram[8]:         0      5561         0         0         0         0         0      5607      5342      5344      7959      6599         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339      6339      6368         0      6702      5963      6685 
dram[10]:      5571         0         0         0         0         0      5645         0      5342      5344      6651      6332      6671      6689      9565         0 
dram[11]:      6080         0         0      5591         0         0      8752         0      5341      5339      6327      7634      6685         0      6659         0 
dram[12]:         0         0      5585         0         0      5587      5644      5629      5342      5344      6715      6308         0         0      7498      6659 
dram[13]:         0         0         0         0         0         0      5624         0      5341      5339      9404      6298         0         0         0         0 
dram[14]:         0      5946         0         0         0         0      6036         0      5342      5344      6300      6291         0      6506         0      6686 
dram[15]:         0      5947         0      5951         0         0         0         0      5341      5339      7696      8076         0         0         0         0 
dram[16]:         0         0         0      5563      5600      5604      6009         0      5342      5344      7051      7072      5952         0         0         0 
dram[17]:         0         0      5556         0      5958         0         0         0      5341      5339      6942      9145         0         0         0         0 
dram[18]:         0         0         0         0      5644         0         0      5648      5342      5344      9847     11427      6599         0      6012      5976 
dram[19]:         0      5591      5941         0         0      5612      5650      6014      5341      5339      7088      7135      6655         0         0         0 
dram[20]:      5577      5580         0         0         0      5995      5626      5647      5342      5344      7516         0      6901         0      6712         0 
dram[21]:         0         0         0         0      6029      5631      5958      5634      5341      5339      9134      6608         0      5935      6955      6679 
dram[22]:         0      5604      5556      5551      5983         0      5633         0      5342      5344      6354      6284         0         0         0      6708 
dram[23]:         0         0         0         0         0         0         0      6027      5341      5339      6300      6430      7028         0      5999      6031 
dram[24]:         0         0      5584         0      5627      6019         0         0      5342      5344      6716      7191         0         0         0         0 
dram[25]:         0      5573         0      5963      6012         0         0      5615      5341      5339      7579      7078      6633         0      6982      6696 
dram[26]:         0         0         0         0         0      5583         0         0      5342      5344      5963      7132         0      6702         0      7058 
dram[27]:         0         0      5580         0         0         0         0         0      5341      5339      8620      8228         0      6659         0         0 
dram[28]:         0      5573      5957      5576      5574         0      5942         0      5342      5344      8962      8230         0         0         0      5987 
dram[29]:         0         0         0         0         0         0         0      5602      5341      5339      7098      8262      6643         0         0         0 
dram[30]:         0         0      8193         0         0         0         0         0      5342      5344      6301      7477         0         0         0      6713 
dram[31]:      5700         0      6004         0         0         0         0         0      5341      5339      7920      8919      6679         0         0         0 
average row accesses per activate:
dram[0]:      -nan  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan 64.000000 64.000000  1.000000  8.000000      -nan  1.000000      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  4.000000  5.000000  1.000000  1.000000  2.000000      -nan 
dram[2]:  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000 64.000000 64.000000  8.000000  8.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan  1.000000      -nan      -nan      -nan  1.000000  4.000000      -nan 64.000000 64.000000  7.000000  5.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  5.000000  4.000000  1.000000      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  5.000000  3.000000      -nan  1.000000  1.000000  2.000000 
dram[6]:      -nan      -nan  2.000000      -nan      -nan  2.000000      -nan  1.000000 64.000000 64.000000  3.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[7]:      -nan  1.500000  2.000000      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  5.000000  8.000000      -nan  1.000000  2.000000      -nan 
dram[8]:      -nan  3.000000      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  5.000000  2.000000      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  6.000000  6.000000      -nan  1.000000  1.000000  1.000000 
dram[10]:  1.500000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000  5.000000  4.000000  1.000000  1.000000  1.000000      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000  8.000000  8.000000  1.000000      -nan  1.000000      -nan 
dram[12]:      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000 64.000000 64.000000 10.000000  8.000000      -nan      -nan  1.000000  1.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000  3.000000  6.000000      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan 64.000000 64.000000  5.000000  4.000000      -nan  1.000000      -nan  1.000000 
dram[15]:      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  6.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan  1.000000  2.000000  1.000000  3.000000      -nan 33.000000 64.000000  4.000000  5.000000  4.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan 64.000000 64.000000  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000 64.000000 64.000000  6.000000  1.000000  2.000000      -nan  2.000000  1.000000 
dram[19]:      -nan  1.000000  2.000000      -nan      -nan  1.500000  1.000000  2.000000 64.000000 64.000000  5.000000  8.000000  2.000000      -nan      -nan      -nan 
dram[20]:  1.500000  1.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 64.000000 32.500000  6.000000      -nan  1.000000      -nan  1.000000      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000  2.000000 32.500000 64.000000  6.000000  4.000000      -nan  2.000000  1.000000  1.000000 
dram[22]:      -nan  1.000000  1.000000  1.000000  2.000000      -nan  1.000000      -nan 64.000000 64.000000  4.000000  7.000000      -nan      -nan      -nan  1.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000  4.000000  8.000000  1.000000      -nan  2.000000  1.000000 
dram[24]:      -nan      -nan  2.000000      -nan  1.000000  2.000000      -nan      -nan 64.000000 64.000000  8.000000  3.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan  1.000000      -nan  1.000000  2.000000      -nan      -nan  1.000000 64.000000 64.000000  3.000000  4.000000  1.000000      -nan  1.000000  1.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  2.250000  6.000000      -nan  1.000000      -nan  1.000000 
dram[27]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 33.000000  4.000000  2.000000      -nan  1.000000      -nan      -nan 
dram[28]:      -nan  1.000000  2.000000  2.000000  2.000000      -nan  3.000000      -nan 64.000000 64.000000  9.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 64.000000  3.000000  3.000000  2.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  8.000000  6.000000      -nan      -nan      -nan  1.000000 
dram[31]:  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  7.000000 10.000000  1.000000      -nan      -nan      -nan 
average row locality = 4631/274 = 16.901461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         2         0         0         0         2         4         0        64        64         1         8         0         1         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         4         5         1         3         2         0 
dram[2]:         1         0         0         2         1         1         1         1        64        64         8         8         0         1         0         0 
dram[3]:         0         1         0         0         0         1         4         0        64        64         7         5         0         0         1         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         5         4         1         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         5         3         0         1         1         2 
dram[6]:         0         0         2         0         0         2         0         1        64        64         3         1         0         0         1         0 
dram[7]:         0         3         2         0         0         1         0         0        64        64         5         8         0         1         2         0 
dram[8]:         0         3         0         0         0         0         0         1        64        64         5         2         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         6         6         0         1         1         1 
dram[10]:         3         0         0         0         0         0         2         0        64        64         5         4         1         1         1         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         8         8         1         0         1         0 
dram[12]:         0         0         1         0         0         1         1         1        64        64        10         8         0         0         1         1 
dram[13]:         0         0         0         0         0         0         1         0        64        64         3         6         0         0         0         0 
dram[14]:         0         2         0         0         0         0         2         0        64        64         5         4         0         1         0         1 
dram[15]:         0         1         0         2         0         0         0         0        64        64         3         6         0         0         0         0 
dram[16]:         0         0         0         1         4         1         3         0        66        64         4         5         4         0         0         0 
dram[17]:         0         0         1         0         2         0         0         0        64        64         6         4         0         0         0         0 
dram[18]:         0         0         0         0         1         0         0         1        64        64         6         1         2         0         2         1 
dram[19]:         0         1         2         0         0         3         1         2        64        64         5         8         2         0         0         0 
dram[20]:         3         1         0         0         0         2         4         1        64        65         6         0         1         0         1         0 
dram[21]:         0         0         0         0         1         1         1         2        65        64         6         4         0         2         1         1 
dram[22]:         0         1         1         1         2         0         1         0        64        64         4         7         0         0         0         1 
dram[23]:         0         0         0         0         0         0         0         2        64        65         4         8         2         0         2         1 
dram[24]:         0         0         2         0         1         2         0         0        64        64         8         3         0         0         0         0 
dram[25]:         0         1         0         1         2         0         0         1        64        64         3         4         1         0         1         1 
dram[26]:         0         0         0         0         0         1         0         0        64        64         9         6         0         1         0         1 
dram[27]:         0         0         1         0         0         0         0         0        64        66         4         2         0         1         0         0 
dram[28]:         0         1         2         2         2         0         3         0        64        64         9         1         0         0         0         2 
dram[29]:         0         0         0         0         0         0         0         2        64        64         3         3         2         0         0         0 
dram[30]:         0         0         1         0         0         0         0         0        64        64         8         6         0         0         0         1 
dram[31]:         1         0         1         0         0         0         0         0        64        64         7        10         1         0         0         0 
total dram reads = 4631
min_bank_accesses = 0!
chip skew: 152/138 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none         325    none      none      none         324       325    none         722       715       335       340    none         336    none      none  
dram[1]:     none      none      none      none      none      none      none      none         719       707       366       379       335       348       324    none  
dram[2]:        335    none      none         324       336       335       335       334       722       715       651       340    none         336    none      none  
dram[3]:     none         336    none      none      none         334       319    none         719       707       317       318    none      none         335    none  
dram[4]:     none      none      none      none      none      none      none      none         722       715       318       366       336    none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         718       708       318       383    none         335       336       325
dram[6]:     none      none         325    none      none         324    none         334       721       715       321       336    none      none         335    none  
dram[7]:     none         335       325    none      none         335    none      none         719       707       355       340    none         336       325    none  
dram[8]:     none         330    none      none      none      none      none         336       720       714       372       325    none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         720       708       389       379    none         335       335       335
dram[10]:        335    none      none      none      none      none         345    none         720       717       318       366       335       336       335    none  
dram[11]:        335    none      none         335    none      none         335    none         719       708       317       504       335    none         336    none  
dram[12]:     none      none         335    none      none         339       335       336       722       716       372       316    none      none         335       335
dram[13]:     none      none      none      none      none      none         336    none         720       706       633       369    none      none      none      none  
dram[14]:     none         324    none      none      none      none         325    none         721       715       320       320    none         334    none         336
dram[15]:     none         336    none         325    none      none      none      none         719       707       321       567    none      none      none      none  
dram[16]:     none      none      none         334       329       337       323    none         710       715       366       319       319    none      none      none  
dram[17]:     none      none         335    none         325    none      none      none         719       707       318       320    none      none      none      none  
dram[18]:     none      none      none      none         335    none      none         337       722       716       681       336       325    none         324       335
dram[19]:     none         336       324    none      none         335       335       324       719       707       318       340       325    none      none      none  
dram[20]:        335       334    none      none      none         324       334       336       721       710       318    none         335    none         335    none  
dram[21]:     none      none      none      none         336       335       335       335       713       708       426       319    none         324       335       335
dram[22]:     none         335       335       335       325    none         335    none         722       716       320       344    none      none      none         335
dram[23]:     none      none      none      none      none      none      none         325       719       702       319       457       345    none         325       335
dram[24]:     none      none         324    none         335       324    none      none         722       715       340       696    none      none      none      none  
dram[25]:     none         335    none         335       325    none      none         335       719       707       384       319       335    none         335       335
dram[26]:     none      none      none      none      none         335    none      none         721       715       331       349    none         335    none         335
dram[27]:     none      none         335    none      none      none      none      none         719       696       319       324    none         336    none      none  
dram[28]:     none         334       325       339       325    none         321    none         721       716       358       335    none      none      none         324
dram[29]:     none      none      none      none      none      none      none         337       718       708       321       321       325    none      none      none  
dram[30]:     none      none         335    none      none      none      none      none         721       715       316       349    none      none      none         335
dram[31]:        335    none         335    none      none      none      none      none         719       708       344       354       335    none      none      none  
maximum mf latency per bank:
dram[0]:          0       336         0         0         0       335       339         0       403       371       335       334         0       336         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       336       335       335       355       335         0
dram[2]:        335         0         0       335       336       335       335       334       403       371       335       335         0       336         0         0
dram[3]:          0       336         0         0         0       334       335         0       379       354       335       334         0         0       335         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335       336         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       335       334         0       335       336       335
dram[6]:          0         0       336         0         0       334         0       334       403       371       334       336         0         0       335         0
dram[7]:          0       355       335         0         0       335         0         0       379       355       334       335         0       336       336         0
dram[8]:          0       335         0         0         0         0         0       336       403       371       334       335         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360       336       334         0       335       335       335
dram[10]:        355         0         0         0         0         0       356         0       403       371       335       336       335       336       335         0
dram[11]:        335         0         0       335         0         0       335         0       379       354       336       334       335         0       336         0
dram[12]:          0         0       335         0         0       339       335       336       403       371       335       336         0         0       335       335
dram[13]:          0         0         0         0         0         0       336         0       379       354       335       336         0         0         0         0
dram[14]:          0       334         0         0         0         0       336         0       403       371       334       336         0       334         0       336
dram[15]:          0       336         0       336         0         0         0         0       379       354       334       335         0         0         0         0
dram[16]:          0         0         0       334       356       337       335         0       403       371       335       335       334         0         0         0
dram[17]:          0         0       335         0       335         0         0         0       379       354       335       335         0         0         0         0
dram[18]:          0         0         0         0       335         0         0       337       403       371       334       336       335         0       335       335
dram[19]:          0       336       335         0         0       356       335       334       379       354       336       335       335         0         0         0
dram[20]:        356       334         0         0         0       335       356       336       403       371       336         0       335         0       335         0
dram[21]:          0         0         0         0       336       335       335       337       379       355       335       335         0       334       335       335
dram[22]:          0       335       335       335       336         0       335         0       403       371       336       334         0         0         0       335
dram[23]:          0         0         0         0         0         0         0       335       379       355       335       336       356         0       335       335
dram[24]:          0         0       335         0       335       335         0         0       403       371       336       336         0         0         0         0
dram[25]:          0       335         0       335       336         0         0       335       379       354       336       335       335         0       335       335
dram[26]:          0         0         0         0         0       335         0         0       403       371       356       336         0       335         0       335
dram[27]:          0         0       335         0         0         0         0         0       379       355       335       335         0       336         0         0
dram[28]:          0       334       336       340       335         0       336         0       403       371       334       335         0         0         0       335
dram[29]:          0         0         0         0         0         0         0       339       379       355       336       335       336         0         0         0
dram[30]:          0         0       335         0         0         0         0         0       403       371       334       336         0         0         0       335
dram[31]:        335         0       335         0         0         0         0         0       379       355       334       335       335         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28909 n_act=8 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005024
n_activity=519 dram_eff=0.2813
bk0: 0a 29063i bk1: 2a 29051i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 2a 29051i bk6: 4a 29050i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28993i bk10: 1a 29051i bk11: 8a 29051i bk12: 0a 29063i bk13: 1a 29051i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.945205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441296
Bank_Level_Parallism_Col = 1.441667
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441667 

BW Util details:
bwutil = 0.005024 
total_CMD = 29063 
util_bw = 146 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 28816 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28909 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 146 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.005024 
Either_Row_CoL_Bus_Util = 0.005299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0309328
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28909 n_act=9 n_pre=2 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00492
n_activity=540 dram_eff=0.2648
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28998i bk9: 64a 28996i bk10: 4a 29051i bk11: 5a 29051i bk12: 1a 29051i bk13: 3a 29003i bk14: 2a 29051i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937063
Row_Buffer_Locality_read = 0.937063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456274
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.004920 
total_CMD = 29063 
util_bw = 143 
Wasted_Col = 104 
Wasted_Row = 16 
Idle = 28800 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28909 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 143 
Row_Bus_Util =  0.000378 
CoL_Bus_Util = 0.004920 
Either_Row_CoL_Bus_Util = 0.005299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28900 n_act=11 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00523
n_activity=665 dram_eff=0.2286
bk0: 1a 29051i bk1: 0a 29063i bk2: 0a 29063i bk3: 2a 29051i bk4: 1a 29051i bk5: 1a 29051i bk6: 1a 29051i bk7: 1a 29051i bk8: 64a 28996i bk9: 64a 28993i bk10: 8a 29051i bk11: 8a 29051i bk12: 0a 29063i bk13: 1a 29051i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443636
Bank_Level_Parallism_Col = 1.438202
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.430712 

BW Util details:
bwutil = 0.005230 
total_CMD = 29063 
util_bw = 152 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 28788 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28900 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 152 
Row_Bus_Util =  0.000378 
CoL_Bus_Util = 0.005230 
Either_Row_CoL_Bus_Util = 0.005609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0307264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28908 n_act=8 n_pre=0 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005058
n_activity=586 dram_eff=0.2509
bk0: 0a 29063i bk1: 1a 29051i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 1a 29051i bk6: 4a 29051i bk7: 0a 29063i bk8: 64a 28998i bk9: 64a 28996i bk10: 7a 29051i bk11: 5a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 1a 29051i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945578
Row_Buffer_Locality_read = 0.945578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438525
Bank_Level_Parallism_Col = 1.438819
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438819 

BW Util details:
bwutil = 0.005058 
total_CMD = 29063 
util_bw = 147 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 28819 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28908 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 147 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.005058 
Either_Row_CoL_Bus_Util = 0.005333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315866
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28920 n_act=5 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004748
n_activity=392 dram_eff=0.352
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28995i bk9: 64a 28994i bk10: 5a 29051i bk11: 4a 29051i bk12: 1a 29051i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963768
Row_Buffer_Locality_read = 0.963768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.532020
Bank_Level_Parallism_Col = 1.527638
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527638 

BW Util details:
bwutil = 0.004748 
total_CMD = 29063 
util_bw = 138 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 28860 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28920 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 138 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.004748 
Either_Row_CoL_Bus_Util = 0.004920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0301414
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28916 n_act=7 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004817
n_activity=439 dram_eff=0.3189
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28991i bk9: 64a 28990i bk10: 5a 29051i bk11: 3a 29051i bk12: 0a 29063i bk13: 1a 29051i bk14: 1a 29051i bk15: 2a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540179
Bank_Level_Parallism_Col = 1.541284
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541284 

BW Util details:
bwutil = 0.004817 
total_CMD = 29063 
util_bw = 140 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 28839 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28916 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 140 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.004817 
Either_Row_CoL_Bus_Util = 0.005058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0312081
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28917 n_act=8 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004748
n_activity=474 dram_eff=0.2911
bk0: 0a 29063i bk1: 0a 29063i bk2: 2a 29051i bk3: 0a 29063i bk4: 0a 29063i bk5: 2a 29051i bk6: 0a 29063i bk7: 1a 29051i bk8: 64a 28996i bk9: 64a 28993i bk10: 3a 29051i bk11: 1a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 1a 29051i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457983
Bank_Level_Parallism_Col = 1.458874
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458874 

BW Util details:
bwutil = 0.004748 
total_CMD = 29063 
util_bw = 138 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 28825 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28917 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 138 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.004748 
Either_Row_CoL_Bus_Util = 0.005024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0306575
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28902 n_act=10 n_pre=1 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005161
n_activity=601 dram_eff=0.2496
bk0: 0a 29063i bk1: 3a 29027i bk2: 2a 29051i bk3: 0a 29063i bk4: 0a 29063i bk5: 1a 29051i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28992i bk9: 64a 28992i bk10: 5a 29051i bk11: 8a 29051i bk12: 0a 29063i bk13: 1a 29051i bk14: 2a 29051i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486989
Bank_Level_Parallism_Col = 1.446154
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446154 

BW Util details:
bwutil = 0.005161 
total_CMD = 29063 
util_bw = 150 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 28794 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28902 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 1 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 150 
Row_Bus_Util =  0.000378 
CoL_Bus_Util = 0.005161 
Either_Row_CoL_Bus_Util = 0.005540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0309672
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28918 n_act=6 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004783
n_activity=392 dram_eff=0.3546
bk0: 0a 29063i bk1: 3a 29049i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 1a 29051i bk8: 64a 28997i bk9: 64a 28994i bk10: 5a 29051i bk11: 2a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956835
Row_Buffer_Locality_read = 0.956835
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497630
Bank_Level_Parallism_Ready = 1.050360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497630 

BW Util details:
bwutil = 0.004783 
total_CMD = 29063 
util_bw = 139 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 28847 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28918 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 139 
Row_Bus_Util =  0.000206 
CoL_Bus_Util = 0.004783 
Either_Row_CoL_Bus_Util = 0.004989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0296597
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28913 n_act=7 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00492
n_activity=433 dram_eff=0.3303
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28994i bk9: 64a 28992i bk10: 6a 29051i bk11: 6a 29051i bk12: 0a 29063i bk13: 1a 29051i bk14: 1a 29051i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951049
Row_Buffer_Locality_read = 0.951049
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511013
Bank_Level_Parallism_Col = 1.504505
Bank_Level_Parallism_Ready = 1.055944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504505 

BW Util details:
bwutil = 0.004920 
total_CMD = 29063 
util_bw = 143 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 28836 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28913 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 143 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.004920 
Either_Row_CoL_Bus_Util = 0.005161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0331005
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28906 n_act=11 n_pre=2 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004989
n_activity=644 dram_eff=0.2252
bk0: 3a 29027i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 2a 29027i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28993i bk10: 5a 29051i bk11: 4a 29051i bk12: 1a 29051i bk13: 1a 29051i bk14: 1a 29051i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924138
Row_Buffer_Locality_read = 0.924138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.352941
Bank_Level_Parallism_Col = 1.380952
Bank_Level_Parallism_Ready = 1.055172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380952 

BW Util details:
bwutil = 0.004989 
total_CMD = 29063 
util_bw = 145 
Wasted_Col = 137 
Wasted_Row = 24 
Idle = 28757 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28906 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 145 
Row_Bus_Util =  0.000447 
CoL_Bus_Util = 0.004989 
Either_Row_CoL_Bus_Util = 0.005402 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.006369 
queue_avg = 0.031483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0314833
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28905 n_act=9 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005127
n_activity=605 dram_eff=0.2463
bk0: 1a 29051i bk1: 0a 29063i bk2: 0a 29063i bk3: 1a 29051i bk4: 0a 29063i bk5: 0a 29063i bk6: 1a 29051i bk7: 0a 29063i bk8: 64a 28994i bk9: 64a 28994i bk10: 8a 29051i bk11: 8a 29051i bk12: 1a 29051i bk13: 0a 29063i bk14: 1a 29051i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939597
Row_Buffer_Locality_read = 0.939597
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426923
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.005127 
total_CMD = 29063 
util_bw = 149 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 28803 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28905 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 149 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.005127 
Either_Row_CoL_Bus_Util = 0.005436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0326532
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28901 n_act=10 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00523
n_activity=607 dram_eff=0.2504
bk0: 0a 29063i bk1: 0a 29063i bk2: 1a 29051i bk3: 0a 29063i bk4: 0a 29063i bk5: 1a 29049i bk6: 1a 29051i bk7: 1a 29051i bk8: 64a 28996i bk9: 64a 28993i bk10: 10a 29051i bk11: 8a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 1a 29051i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934211
Row_Buffer_Locality_read = 0.934211
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477099
Bank_Level_Parallism_Col = 1.462745
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462745 

BW Util details:
bwutil = 0.005230 
total_CMD = 29063 
util_bw = 152 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 28801 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28901 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 152 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.005230 
Either_Row_CoL_Bus_Util = 0.005574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305199
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28920 n_act=5 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004748
n_activity=376 dram_eff=0.367
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 1a 29051i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28996i bk10: 3a 29051i bk11: 6a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963768
Row_Buffer_Locality_read = 0.963768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.551546
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551546 

BW Util details:
bwutil = 0.004748 
total_CMD = 29063 
util_bw = 138 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 28865 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28920 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 138 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.004748 
Either_Row_CoL_Bus_Util = 0.004920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0310016
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28912 n_act=8 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00492
n_activity=491 dram_eff=0.2912
bk0: 0a 29063i bk1: 2a 29051i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 2a 29051i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28993i bk10: 5a 29050i bk11: 4a 29051i bk12: 0a 29063i bk13: 1a 29051i bk14: 0a 29063i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944056
Row_Buffer_Locality_read = 0.944056
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495763
Bank_Level_Parallism_Col = 1.491304
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491304 

BW Util details:
bwutil = 0.004920 
total_CMD = 29063 
util_bw = 143 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 28827 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28912 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 143 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.004920 
Either_Row_CoL_Bus_Util = 0.005196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0307264
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28917 n_act=6 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004817
n_activity=405 dram_eff=0.3457
bk0: 0a 29063i bk1: 1a 29051i bk2: 0a 29063i bk3: 2a 29050i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28997i bk9: 64a 28993i bk10: 3a 29051i bk11: 6a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.593137
Bank_Level_Parallism_Col = 1.580000
Bank_Level_Parallism_Ready = 1.057143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.580000 

BW Util details:
bwutil = 0.004817 
total_CMD = 29063 
util_bw = 140 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 28859 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28917 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 140 
Row_Bus_Util =  0.000206 
CoL_Bus_Util = 0.004817 
Either_Row_CoL_Bus_Util = 0.005024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315866
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28898 n_act=11 n_pre=2 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00523
n_activity=627 dram_eff=0.2424
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 1a 29051i bk4: 4a 29027i bk5: 1a 29050i bk6: 3a 29050i bk7: 0a 29063i bk8: 66a 28972i bk9: 64a 28993i bk10: 4a 29051i bk11: 5a 29051i bk12: 4a 29051i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.425926
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425926 

BW Util details:
bwutil = 0.005230 
total_CMD = 29063 
util_bw = 152 
Wasted_Col = 127 
Wasted_Row = 18 
Idle = 28766 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28898 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 152 
Row_Bus_Util =  0.000447 
CoL_Bus_Util = 0.005230 
Either_Row_CoL_Bus_Util = 0.005677 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0306231
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28916 n_act=6 n_pre=0 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004852
n_activity=454 dram_eff=0.3106
bk0: 0a 29063i bk1: 0a 29063i bk2: 1a 29051i bk3: 0a 29063i bk4: 2a 29051i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28998i bk9: 64a 28996i bk10: 6a 29051i bk11: 4a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497608
Bank_Level_Parallism_Ready = 1.049645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497608 

BW Util details:
bwutil = 0.004852 
total_CMD = 29063 
util_bw = 141 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 28849 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28916 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 141 
Row_Bus_Util =  0.000206 
CoL_Bus_Util = 0.004852 
Either_Row_CoL_Bus_Util = 0.005058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315521
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28912 n_act=9 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004886
n_activity=487 dram_eff=0.2916
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 1a 29051i bk5: 0a 29063i bk6: 0a 29063i bk7: 1a 29050i bk8: 64a 28996i bk9: 64a 28993i bk10: 6a 29051i bk11: 1a 29051i bk12: 2a 29051i bk13: 0a 29063i bk14: 2a 29051i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936620
Row_Buffer_Locality_read = 0.936620
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491803
Bank_Level_Parallism_Col = 1.485232
Bank_Level_Parallism_Ready = 1.049296
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485232 

BW Util details:
bwutil = 0.004886 
total_CMD = 29063 
util_bw = 142 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 28819 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28912 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 142 
Row_Bus_Util =  0.000310 
CoL_Bus_Util = 0.004886 
Either_Row_CoL_Bus_Util = 0.005196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305199
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28899 n_act=11 n_pre=1 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00523
n_activity=681 dram_eff=0.2232
bk0: 0a 29063i bk1: 1a 29051i bk2: 2a 29051i bk3: 0a 29063i bk4: 0a 29063i bk5: 3a 29027i bk6: 1a 29051i bk7: 2a 29051i bk8: 64a 28998i bk9: 64a 28996i bk10: 5a 29051i bk11: 8a 29051i bk12: 2a 29051i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927632
Row_Buffer_Locality_read = 0.927632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397924
Bank_Level_Parallism_Col = 1.378182
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.378182 

BW Util details:
bwutil = 0.005230 
total_CMD = 29063 
util_bw = 152 
Wasted_Col = 133 
Wasted_Row = 4 
Idle = 28774 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28899 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 152 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.005230 
Either_Row_CoL_Bus_Util = 0.005643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315521
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28899 n_act=13 n_pre=3 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005092
n_activity=636 dram_eff=0.2327
bk0: 3a 29027i bk1: 1a 29051i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 2a 29051i bk6: 4a 29026i bk7: 1a 29051i bk8: 64a 28996i bk9: 65a 28969i bk10: 6a 29051i bk11: 0a 29063i bk12: 1a 29051i bk13: 0a 29063i bk14: 1a 29051i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912162
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450479
Bank_Level_Parallism_Col = 1.399306
Bank_Level_Parallism_Ready = 1.047297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.005092 
total_CMD = 29063 
util_bw = 148 
Wasted_Col = 150 
Wasted_Row = 15 
Idle = 28750 

BW Util Bottlenecks: 
RCDc_limit = 152 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28899 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 148 
Row_Bus_Util =  0.000551 
CoL_Bus_Util = 0.005092 
Either_Row_CoL_Bus_Util = 0.005643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0308296
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28902 n_act=12 n_pre=1 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005092
n_activity=627 dram_eff=0.236
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 1a 29051i bk5: 1a 29051i bk6: 1a 29051i bk7: 2a 29049i bk8: 65a 28974i bk9: 64a 28997i bk10: 6a 29051i bk11: 4a 29051i bk12: 0a 29063i bk13: 2a 29051i bk14: 1a 29051i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918919
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.459364
Bank_Level_Parallism_Col = 1.456604
Bank_Level_Parallism_Ready = 1.033784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456604 

BW Util details:
bwutil = 0.005092 
total_CMD = 29063 
util_bw = 148 
Wasted_Col = 126 
Wasted_Row = 9 
Idle = 28780 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28902 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 148 
Row_Bus_Util =  0.000447 
CoL_Bus_Util = 0.005092 
Either_Row_CoL_Bus_Util = 0.005540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0322403
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28907 n_act=10 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005024
n_activity=560 dram_eff=0.2607
bk0: 0a 29063i bk1: 1a 29051i bk2: 1a 29051i bk3: 1a 29051i bk4: 2a 29051i bk5: 0a 29063i bk6: 1a 29051i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28993i bk10: 4a 29051i bk11: 7a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 0a 29063i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931507
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457692
Bank_Level_Parallism_Col = 1.456349
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456349 

BW Util details:
bwutil = 0.005024 
total_CMD = 29063 
util_bw = 146 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 28803 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28907 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 146 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.005024 
Either_Row_CoL_Bus_Util = 0.005368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305199
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28903 n_act=10 n_pre=2 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005092
n_activity=631 dram_eff=0.2345
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 2a 29051i bk8: 64a 28997i bk9: 65a 28970i bk10: 4a 29051i bk11: 8a 29051i bk12: 2a 29027i bk13: 0a 29063i bk14: 2a 29051i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932432
Row_Buffer_Locality_read = 0.932432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370748
Bank_Level_Parallism_Col = 1.406130
Bank_Level_Parallism_Ready = 1.047297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406130 

BW Util details:
bwutil = 0.005092 
total_CMD = 29063 
util_bw = 148 
Wasted_Col = 122 
Wasted_Row = 24 
Idle = 28769 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28903 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 148 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.005092 
Either_Row_CoL_Bus_Util = 0.005505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.031793
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28912 n_act=7 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004955
n_activity=525 dram_eff=0.2743
bk0: 0a 29063i bk1: 0a 29063i bk2: 2a 29051i bk3: 0a 29063i bk4: 1a 29051i bk5: 2a 29051i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28993i bk10: 8a 29051i bk11: 3a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951389
Row_Buffer_Locality_read = 0.951389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469828
Bank_Level_Parallism_Col = 1.469027
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469027 

BW Util details:
bwutil = 0.004955 
total_CMD = 29063 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 28831 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28912 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 144 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.004955 
Either_Row_CoL_Bus_Util = 0.005196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0306231
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28909 n_act=11 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00492
n_activity=563 dram_eff=0.254
bk0: 0a 29063i bk1: 1a 29051i bk2: 0a 29063i bk3: 1a 29051i bk4: 2a 29051i bk5: 0a 29063i bk6: 0a 29063i bk7: 1a 29051i bk8: 64a 28998i bk9: 64a 28996i bk10: 3a 29051i bk11: 4a 29051i bk12: 1a 29051i bk13: 0a 29063i bk14: 1a 29051i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392727
Bank_Level_Parallism_Col = 1.396226
Bank_Level_Parallism_Ready = 1.048951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396226 

BW Util details:
bwutil = 0.004920 
total_CMD = 29063 
util_bw = 143 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 28788 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28909 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 143 
Row_Bus_Util =  0.000378 
CoL_Bus_Util = 0.004920 
Either_Row_CoL_Bus_Util = 0.005299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315521
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28904 n_act=10 n_pre=3 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005024
n_activity=655 dram_eff=0.2229
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 1a 29051i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28993i bk10: 9a 28978i bk11: 6a 29051i bk12: 0a 29063i bk13: 1a 29051i bk14: 0a 29063i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931507
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355049
Bank_Level_Parallism_Col = 1.404580
Bank_Level_Parallism_Ready = 1.047945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.404580 

BW Util details:
bwutil = 0.005024 
total_CMD = 29063 
util_bw = 146 
Wasted_Col = 125 
Wasted_Row = 36 
Idle = 28756 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28904 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 146 
Row_Bus_Util =  0.000447 
CoL_Bus_Util = 0.005024 
Either_Row_CoL_Bus_Util = 0.005471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0306231
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28917 n_act=7 n_pre=1 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004748
n_activity=441 dram_eff=0.3129
bk0: 0a 29063i bk1: 0a 29063i bk2: 1a 29051i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28998i bk9: 66a 28971i bk10: 4a 29051i bk11: 2a 29051i bk12: 0a 29063i bk13: 1a 29051i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949275
Row_Buffer_Locality_read = 0.949275
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453390
Bank_Level_Parallism_Col = 1.477064
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477064 

BW Util details:
bwutil = 0.004748 
total_CMD = 29063 
util_bw = 138 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 28827 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28917 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 138 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.004748 
Either_Row_CoL_Bus_Util = 0.005024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0321371
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28903 n_act=10 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005161
n_activity=620 dram_eff=0.2419
bk0: 0a 29063i bk1: 1a 29051i bk2: 2a 29051i bk3: 2a 29049i bk4: 2a 29051i bk5: 0a 29063i bk6: 3a 29051i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28993i bk10: 9a 29051i bk11: 1a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 0a 29063i bk15: 2a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.452830
Bank_Level_Parallism_Col = 1.447471
Bank_Level_Parallism_Ready = 1.046667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447471 

BW Util details:
bwutil = 0.005161 
total_CMD = 29063 
util_bw = 150 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 28798 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28903 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 150 
Row_Bus_Util =  0.000344 
CoL_Bus_Util = 0.005161 
Either_Row_CoL_Bus_Util = 0.005505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0309672
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28919 n_act=6 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004748
n_activity=389 dram_eff=0.3548
bk0: 0a 29063i bk1: 0a 29063i bk2: 0a 29063i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 2a 29050i bk8: 64a 28998i bk9: 64a 28997i bk10: 3a 29051i bk11: 3a 29051i bk12: 2a 29051i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.497585
Bank_Level_Parallism_Ready = 1.036232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497585 

BW Util details:
bwutil = 0.004748 
total_CMD = 29063 
util_bw = 138 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 28851 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28919 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 138 
Row_Bus_Util =  0.000206 
CoL_Bus_Util = 0.004748 
Either_Row_CoL_Bus_Util = 0.004955 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0323091
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28913 n_act=6 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004955
n_activity=498 dram_eff=0.2892
bk0: 0a 29063i bk1: 0a 29063i bk2: 1a 29051i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28996i bk9: 64a 28993i bk10: 8a 29051i bk11: 6a 29051i bk12: 0a 29063i bk13: 0a 29063i bk14: 0a 29063i bk15: 1a 29051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495455
Bank_Level_Parallism_Col = 1.493023
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493023 

BW Util details:
bwutil = 0.004955 
total_CMD = 29063 
util_bw = 144 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 28843 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28913 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 144 
Row_Bus_Util =  0.000206 
CoL_Bus_Util = 0.004955 
Either_Row_CoL_Bus_Util = 0.005161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0305199
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29063 n_nop=28908 n_act=7 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005092
n_activity=552 dram_eff=0.2681
bk0: 1a 29051i bk1: 0a 29063i bk2: 1a 29051i bk3: 0a 29063i bk4: 0a 29063i bk5: 0a 29063i bk6: 0a 29063i bk7: 0a 29063i bk8: 64a 28999i bk9: 64a 28998i bk10: 7a 29051i bk11: 10a 29050i bk12: 1a 29051i bk13: 0a 29063i bk14: 0a 29063i bk15: 0a 29063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952703
Row_Buffer_Locality_read = 0.952703
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444444
Bank_Level_Parallism_Col = 1.442982
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442982 

BW Util details:
bwutil = 0.005092 
total_CMD = 29063 
util_bw = 148 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 28829 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29063 
n_nop = 28908 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 148 
Row_Bus_Util =  0.000241 
CoL_Bus_Util = 0.005092 
Either_Row_CoL_Bus_Util = 0.005333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0318962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203, Miss = 74, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 200, Miss = 72, Miss_rate = 0.360, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 200, Miss = 70, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 201, Miss = 73, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 219, Miss = 77, Miss_rate = 0.352, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 204, Miss = 75, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 204, Miss = 76, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 198, Miss = 69, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 204, Miss = 76, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 204, Miss = 74, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 203, Miss = 74, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 200, Miss = 69, Miss_rate = 0.345, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 201, Miss = 72, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 201, Miss = 73, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 214, Miss = 78, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 203, Miss = 72, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 208, Miss = 80, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 197, Miss = 68, Miss_rate = 0.345, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 201, Miss = 73, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 198, Miss = 70, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 208, Miss = 72, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 206, Miss = 77, Miss_rate = 0.374, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 203, Miss = 75, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 200, Miss = 72, Miss_rate = 0.360, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 209, Miss = 71, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 210, Miss = 81, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 205, Miss = 77, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 210, Miss = 79, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 206, Miss = 77, Miss_rate = 0.374, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 197, Miss = 69, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 206, Miss = 78, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 204, Miss = 70, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 208, Miss = 73, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 200, Miss = 72, Miss_rate = 0.360, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 201, Miss = 72, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 202, Miss = 74, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 198, Miss = 70, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 202, Miss = 74, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 206, Miss = 76, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 199, Miss = 71, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 195, Miss = 67, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 198, Miss = 70, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 203, Miss = 74, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 200, Miss = 70, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 207, Miss = 78, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12914
L2_total_cache_misses = 4631
L2_total_cache_miss_rate = 0.3586
L2_total_cache_pending_hits = 7
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12914
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=12914
icnt_total_pkts_simt_to_mem=12914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12914
Req_Network_cycles = 49475
Req_Network_injected_packets_per_cycle =       0.2610 
Req_Network_conflicts_per_cycle =       0.0613
Req_Network_conflicts_per_cycle_util =       2.6242
Req_Bank_Level_Parallism =      11.1810
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 12914
Reply_Network_cycles = 49475
Reply_Network_injected_packets_per_cycle =        0.2610
Reply_Network_conflicts_per_cycle =        0.0040
Reply_Network_conflicts_per_cycle_util =       0.1671
Reply_Bank_Level_Parallism =      11.0094
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0033
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 129486 (inst/sec)
gpgpu_simulation_rate = 1546 (cycle/sec)
gpgpu_silicon_slowdown = 935963x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 12917
gpu_sim_insn = 707124
gpu_ipc =      54.7437
gpu_tot_sim_cycle = 62392
gpu_tot_sim_insn = 4850698
gpu_tot_ipc =      77.7455
gpu_tot_issued_cta = 896
gpu_occupancy = 6.6173% 
gpu_tot_occupancy = 12.6347% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4078
partiton_level_parallism_total  =       0.2914
partiton_level_parallism_util =       2.5548
partiton_level_parallism_util_total  =       5.6518
L2_BW  =      18.8844 GB/Sec
L2_BW_total  =      13.4937 GB/Sec
gpu_total_sim_rate=110243

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 503, Miss = 345, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 324, Miss = 258, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 259, Miss = 226, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 347, Miss = 267, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 593, Miss = 389, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 530, Miss = 354, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 576, Miss = 376, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 458, Miss = 321, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 376, Miss = 282, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 408, Miss = 298, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 320, Miss = 256, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 693, Miss = 432, Miss_rate = 0.623, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[12]: Access = 356, Miss = 274, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 417, Miss = 301, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 334, Miss = 261, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 432, Miss = 306, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 434, Miss = 302, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 240, Miss = 209, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 219, Miss = 200, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 366, Miss = 269, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 350, Miss = 261, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 325, Miss = 250, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 382, Miss = 285, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 326, Miss = 251, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 504, Miss = 333, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 200, Miss = 190, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 405, Miss = 287, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 184, Miss = 182, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 188, Miss = 183, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 308, Miss = 241, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 367, Miss = 272, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 268, Miss = 221, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 318, Miss = 244, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 419, Miss = 302, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 266, Miss = 220, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 454, Miss = 310, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 502, Miss = 332, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 412, Miss = 289, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 337, Miss = 257, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 326, Miss = 251, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 192, Miss = 185, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 236, Miss = 207, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 292, Miss = 232, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 452, Miss = 314, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 399, Miss = 284, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 421, Miss = 295, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 360, Miss = 264, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 474, Miss = 315, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 749, Miss = 449, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 448, Miss = 308, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 316, Miss = 242, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 484, Miss = 324, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 573, Miss = 365, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 395, Miss = 281, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 553, Miss = 361, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 304, Miss = 239, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 576, Miss = 366, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 375, Miss = 273, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 462, Miss = 315, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 312, Miss = 240, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 317, Miss = 245, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 512, Miss = 340, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 469, Miss = 320, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 540, Miss = 352, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 435, Miss = 301, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 500, Miss = 334, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 450, Miss = 310, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 600, Miss = 377, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 530, Miss = 347, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 378, Miss = 276, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 501, Miss = 331, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 536, Miss = 351, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 430, Miss = 299, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 441, Miss = 307, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 476, Miss = 322, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 319, Miss = 249, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 364, Miss = 266, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 510, Miss = 340, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 640, Miss = 401, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 439, Miss = 306, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 32786
	L1D_total_cache_misses = 23320
	L1D_total_cache_miss_rate = 0.7113
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
292, 102, 87, 196, 87, 87, 87, 87, 102, 87, 87, 87, 102, 102, 196, 87, 63, 196, 78, 331, 63, 63, 63, 63, 245, 63, 63, 78, 78, 63, 63, 78, 
gpgpu_n_tot_thrd_icount = 4850698
gpgpu_n_tot_w_icount = 244905
gpgpu_n_stall_shd_mem = 136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18182
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:123663	W0_Idle:1244105	W0_Scoreboard:1453163	W1:58662	W2:4136	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:60	W31:583	W32:148859
single_issue_nums: WS0:60897	WS1:62596	WS2:61289	WS3:60123	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 145456 {8:18182,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 727280 {40:18182,}
maxmflatency = 423 
max_icnt2mem_latency = 33 
maxmrqlatency = 81 
max_icnt2sh_latency = 4 
averagemflatency = 242 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:806 	2503 	497 	1245 	1309 	374 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11405 	6777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	18155 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	18179 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         2         0         0         4         0         0         0        26        11         0         1         0         1 
dram[1]:         2         0         0         3         0         2         1         1         0        64         0         5         2         1         2         2 
dram[2]:         2         1         1         2         0         0         0         1         0        64         0         0         1         0         1         0 
dram[3]:         0         0         1         0         0         0         4         0         0         0         7         0         1         0         1         0 
dram[4]:         1         2         0         0         0         1         0         0         0         0         0         0         0         0         2         0 
dram[5]:         0         1         1         1         0         2         3         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         3         0         3         2         0         1        64        64         0         0         1         0         0         0 
dram[7]:         0         2         2         1         0         0         0         0         0        64         0         0         0         0         0         0 
dram[8]:         0         5         0         0         0         0         0         2        64        64         0        17         0         3         0         0 
dram[9]:         2         0         0         0         0         2         0         1        64         0         0         0         0         0         1         0 
dram[10]:         2         2         1         0         0         1         1         0        64         0         9         0         2         0         2         4 
dram[11]:         5         0         0         1         0         0         1         2        64         0        11        10         0         0         0         2 
dram[12]:         0         1         1         0         0         2         4         0        64         0         0         0         4         0         0         0 
dram[13]:         0         1         1         1         2         0         2         3        64        64         0         6         3         0         0         0 
dram[14]:         0         0         1         2         3         0         2         0         0         0         0         0         0         0         4         1 
dram[15]:         1         2         0         2         0         1         0         0        64         0         0         0         0         0         2         0 
dram[16]:         0         4         2         2         3         0         3         1        64         0         0        14         6         0         0         1 
dram[17]:         1         3         1         0         2         1         0         1         0         0        16         0         0         2         0         0 
dram[18]:         1         0         1         0         3         1         1         0         0         0         0         8         0         0         2         1 
dram[19]:         2         1         3         0         2         2         2         2         0        64         0         0         0         0         0         0 
dram[20]:         1         0         0         0         0         2         2         2         0        64         6         0         4         0         0         0 
dram[21]:         0         0         3         1         1         0         1         4        64         0         0         0         0         3         0         1 
dram[22]:         0         3         3         0         2         0         0         0         0         0         0         0         0         2         0         1 
dram[23]:         0         0         2         2         0         4         0         3         0        64         0         8         1         0         3         0 
dram[24]:         1         0         0         0         0         2         0         1         0        64         9         0         0         0         0         0 
dram[25]:         1         0         0         0         2         0         4         0         0         0         0         0         0         0         0         2 
dram[26]:         0         2         0         0         0         0         0         1        64         0        18         0         0         0         1         0 
dram[27]:         0         0         0         2         2         0         4         3         0        64        10         0         0         0         3         1 
dram[28]:         0         1         2         2         0         2         3         0         0         0         9         0         2         1         0         2 
dram[29]:         0         0         2         0         0         2         0         0        64         0         0         0         0         4         1         0 
dram[30]:         0         0         1         2         1         1         0         2         0        64         8         0         1         0         1         0 
dram[31]:         0         0         0         0         1         0         0         3        64         0        14         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985         0      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007         0      5551         0      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5342      5344      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620         0      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:         0      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583         0         0      5624      5607      5342      5344      7959      6599      6494      5923         0      6654 
dram[9]:      5554      5568         0      5576      6003      5580      5602      5617      5341      5339      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080         0         0      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585         0         0      5587      5644      5629      5342      5344      6715      6308      5934         0      7498      6659 
dram[13]:         0      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5341      5339      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      5980 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583         0      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568         0      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:         0         0      5552      5566      6029      5631      5958      5634      5341      5339      9134      6608      6499      5935      6955      6679 
dram[22]:         0      5604      5556      5551      5983         0      5633      5632      5342      5344      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019         0      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012         0      5617      5615      5341      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5342      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:         0      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951         0      5987 
dram[29]:      5554         0      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939         0      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5341      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  2.000000  2.500000  2.000000  2.500000  3.000000  2.000000  4.000000      -nan 64.000000 64.000000 13.500000  4.600000  1.000000  1.666667  2.000000  2.000000 
dram[1]:  1.500000  2.000000      -nan  2.000000      -nan  3.000000  1.500000  1.000000 64.000000 33.000000 25.000000  5.200000  1.500000  1.000000  1.500000  1.666667 
dram[2]:  2.000000  2.500000  1.000000  1.250000  3.000000  3.000000  2.000000  2.500000 64.000000 33.000000 26.000000 20.000000  1.000000  5.000000  1.000000  3.000000 
dram[3]:  2.000000  1.000000  1.500000  3.000000  2.000000  3.000000  2.500000  5.000000 64.000000 64.000000  4.800000 27.000000  1.000000  1.000000  2.500000  1.000000 
dram[4]:  1.000000  1.500000  4.000000  1.000000  1.000000  1.333333      -nan  2.000000 64.000000 64.000000 21.000000 23.000000  2.000000  3.000000  1.333333  2.000000 
dram[5]:      -nan  1.000000  2.500000  1.500000  1.000000  2.000000  2.000000  1.000000 64.000000 64.000000 21.000000 24.000000  2.000000  4.000000  2.000000  4.000000 
dram[6]:  3.000000  1.000000  2.200000  2.000000  2.500000  2.333333  2.000000  1.500000 33.000000 32.500000 20.000000 20.000000  1.000000  3.000000  2.000000  1.000000 
dram[7]:  1.000000  1.333333  1.250000  1.000000  1.000000  1.000000  1.000000  2.000000 64.000000 33.000000 21.000000 24.000000  2.000000  2.000000  4.000000  1.000000 
dram[8]:  3.000000  3.500000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 32.500000 32.500000 17.000000  4.600000  4.000000  1.666667      -nan  3.000000 
dram[9]:  1.500000  1.000000      -nan  2.000000  1.000000  2.500000  1.000000  3.000000 34.000000 64.000000 23.000000 23.000000  1.000000  1.000000  1.500000  4.000000 
dram[10]:  1.500000  2.000000  1.500000  2.000000  1.000000  1.500000  1.000000  4.000000 32.500000 64.000000  3.333333 21.000000  1.500000  4.000000  2.000000  2.000000 
dram[11]:  2.250000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  2.000000 34.000000 64.000000  4.800000  5.400000  3.000000  3.000000  1.000000  1.333333 
dram[12]:  2.000000  1.000000  1.000000      -nan      -nan  1.500000  3.000000  3.000000 32.500000 64.000000 22.000000 25.000000  2.000000      -nan  1.000000  1.000000 
dram[13]:      -nan  1.000000  1.500000  1.333333  1.500000  2.000000  1.500000  1.666667 33.000000 32.500000 20.000000  7.666667  1.666667  2.000000  1.000000  1.000000 
dram[14]:  1.000000  6.000000  1.500000  1.500000  2.500000  2.000000  1.333333  1.000000 64.000000 64.000000 24.000000 19.000000  3.000000  2.000000  2.000000  1.000000 
dram[15]:  1.500000  1.666667  1.000000  1.500000  2.000000  1.500000  2.000000  2.000000 33.000000 64.000000 23.000000 25.000000  2.000000  4.000000  1.666667  2.000000 
dram[16]:  3.000000  2.333333  2.000000  2.500000  2.000000  2.000000  3.000000  1.000000 33.000000 64.000000 19.000000  8.333333  2.666667  2.000000  2.000000  1.000000 
dram[17]:  1.666667  1.750000  1.000000  1.000000  1.500000  2.000000  1.000000  1.000000 64.000000 64.000000  5.000000 20.000000  1.000000  1.333333  1.000000  3.000000 
dram[18]:  1.000000      -nan  1.500000  2.000000  2.500000  1.500000  1.500000  1.000000 64.000000 64.000000 17.000000  4.600000  5.000000  3.000000  3.000000  2.000000 
dram[19]:  2.000000  1.500000  2.333333  1.000000  1.500000  1.500000  1.500000  2.333333 64.000000 33.500000 24.000000 31.000000  3.000000  3.000000  2.000000  1.000000 
dram[20]:  1.500000  2.000000  2.000000  1.000000      -nan  1.666667  2.000000  1.250000 64.000000 34.000000  4.800000 20.000000  2.000000  5.000000  1.000000  1.000000 
dram[21]:      -nan      -nan  3.500000  1.000000  1.666667  1.000000  1.000000  2.333333 32.500000 64.000000 24.000000 22.000000  6.000000  1.666667  2.000000  1.500000 
dram[22]:      -nan  4.000000  2.500000  2.000000  1.500000      -nan  2.000000  1.000000 64.000000 64.000000 19.000000 23.000000  3.000000  1.333333  1.000000  1.000000 
dram[23]:  2.000000  2.000000  1.500000  2.000000  2.000000  2.500000  2.000000  2.666667 64.000000 32.500000 20.000000 10.000000  1.500000  1.000000  2.000000  4.000000 
dram[24]:  1.000000  2.000000  2.000000  2.000000  2.000000  1.500000      -nan  1.000000 64.000000 32.500000  4.600000 21.000000  2.000000  3.000000  2.000000  1.000000 
dram[25]:  1.500000  1.000000  2.000000  1.000000  1.666667      -nan  2.000000  1.000000 64.000000 64.000000 23.000000 24.000000  2.000000  1.000000  3.000000  1.750000 
dram[26]:  4.000000  2.000000  2.000000  1.000000  2.000000  3.000000  3.000000  1.500000 32.500000 64.000000  4.800000 24.000000  2.000000  4.000000  1.000000  1.000000 
dram[27]:  2.000000  2.000000  3.000000  2.000000  2.000000  2.000000  2.500000  2.000000 64.000000 33.000000  4.400000 21.000000  2.000000  4.000000  2.333333  1.500000 
dram[28]:      -nan  1.000000  1.500000  2.000000  3.000000  2.000000  2.000000  1.000000 64.000000 64.000000  8.333333 17.000000  1.666667  2.000000      -nan  2.000000 
dram[29]:  3.000000      -nan  1.333333  2.000000  2.000000  1.500000  3.000000  2.000000 33.000000 64.000000 18.000000 19.000000  2.000000  2.500000  1.000000  1.000000 
dram[30]:  4.000000  1.000000  1.000000  2.500000  1.500000  1.000000  4.000000  1.666667 64.000000 33.000000  9.333333 23.000000  2.000000      -nan  1.500000  1.000000 
dram[31]:  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000  3.000000  2.000000 32.500000 64.000000  3.857143 22.000000  2.000000  1.000000  3.000000  2.000000 
average row locality = 6738/846 = 7.964539
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         5         2         5         3         2         8         0        64        64        27        23         1         5         2         4 
dram[1]:         3         2         0        10         0         6         3         3        64        66        25        26         6         4         3         5 
dram[2]:         4         5         2         5         3         3         2         5        64        66        26        20         3         5         3         3 
dram[3]:         2         1         3         3         2         3         5         5        64        64        24        27         3         1         5         1 
dram[4]:         2         3         4         1         1         4         0         2        64        64        21        23         2         3         4         2 
dram[5]:         0         4         5         3         1         4         4         1        64        64        21        24         2         4         2         4 
dram[6]:         3         1        11         2         5         7         2         3        66        65        20        20         3         3         2         1 
dram[7]:         1         4         5         2         1         1         1         2        64        66        21        24         2         2         4         1 
dram[8]:         3         7         1         1         0         0         1         6        65        65        17        23         4         5         0         3 
dram[9]:         3         1         0         2         1         5         1         6        68        64        23        23         1         1         3         4 
dram[10]:         6         4         3         2         1         3         2         4        65        64        20        21         6         4         4         6 
dram[11]:         9         0         0         3         1         1         3         4        68        64        24        27         3         3         1         4 
dram[12]:         2         2         2         0         0         3         6         3        65        64        22        25         6         0         1         1 
dram[13]:         0         2         3         4         3         2         3         5        66        65        20        23         5         2         1         1 
dram[14]:         1         6         3         6         5         2         8         1        64        64        24        19         3         2         6         3 
dram[15]:         3         5         1         3         2         3         2         2        66        64        23        25         2         4         5         2 
dram[16]:         3         7         4         5         8         2         6         2        66        64        19        25         8         2         2         3 
dram[17]:         5         7         2         1         3         4         1         2        64        64        25        20         1         4         1         3 
dram[18]:         2         0         3         2         5         3         3         1        64        64        17        23         5         3         6         4 
dram[19]:         4         3         7         1         3         6         3         7        64        67        24        31         3         3         2         1 
dram[20]:         3         2         2         1         0         5         4         5        64        68        24        20         8         5         1         1 
dram[21]:         0         0         7         4         5         1         2         7        65        64        24        22         6         5         2         3 
dram[22]:         0         8         5         2         3         0         2         1        64        64        19        23         3         4         1         4 
dram[23]:         2         2         3         4         2         5         2         8        64        65        20        30         3         1         4         4 
dram[24]:         3         2         2         2         2         3         0         2        64        65        23        21         2         3         2         1 
dram[25]:         3         1         2         1         5         0         6         1        64        64        23        24         2         1         3         7 
dram[26]:         4         4         2         1         2         3         3         3        65        64        24        24         2         4         2         1 
dram[27]:         2         2         3         4         8         2         5         4        64        66        22        21         2         4         7         3 
dram[28]:         0         2         3         4         3         4         4         1        64        64        25        17         5         4         0         4 
dram[29]:         3         0         4         2         2         3         3         2        66        64        18        19         2         5         2         1 
dram[30]:         4         1         2         5         3         2         4         5        64        66        28        23         4         0         3         1 
dram[31]:         1         1         1         2         2         1         3         4        65        64        27        22         2         1         3         2 
total dram reads = 6738
min_bank_accesses = 0!
chip skew: 229/196 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        331       331       328       337       323       324       340    none         816       810       451       519       336       344       335       336
dram[1]:        343       327    none         339    none         336       336       349       813       787       524       437       344       350       337       340
dram[2]:        334       335       350       346       321       321       324       327       817       795       634       549       349       319       350       333
dram[3]:        325       336       374       322       324       321       327       334       813       801       471       461       349       335       341       335
dram[4]:        346       336       319       334       335       355    none         326       815       808       404       461       325       322       352       325
dram[5]:     none         361       332       335       335       334       337       335       812       802       580       423       324       320       325       320
dram[6]:        338       335       342       337       335       335       337       356       801       802       437       400       349       329       325       334
dram[7]:        336       340       343       347       336       335       339       325       813       787       556       611       331       325       319       335
dram[8]:        331       329       334       335    none      none         334       344       807       801       537       384       320       335    none         324
dram[9]:        337       334    none         334       336       327       334       332       785       802       474       461       335       335       343       320
dram[10]:        346       336       334       337       334       339       345       330       808       811       411       396       371       321       333       335
dram[11]:        344    none      none         345       335       335       349       332       785       802       431       558       321       321       336       340
dram[12]:        325       345       345    none      none         336       325       322       809       810       540       517       345    none         335       335
dram[13]:     none         351       339       340       342       339       337       349       799       793       542       436       342       325       336       338
dram[14]:        336       318       342       343       338       324       347       335       815       809       485       386       322       324       339       350
dram[15]:        337       347       335       337       331       350       324       334       798       801       481       525       326       320       340       325
dram[16]:        347       341       335       326       339       326       330       346       801       809       495       440       327       328       325       349
dram[17]:        345       340       345       338       335       338       334       344       813       801       467       478       335       340       335       340
dram[18]:        346    none         336       344       332       335       335       337       816       810       444       410       319       322       331       330
dram[19]:        330       335       339       338       342       372       335       333       813       781       432       455       321       321       326       335
dram[20]:        335       325       331       334    none         336       334       343       816       781       446       437       332       321       335       335
dram[21]:     none      none         333       354       340       335       345       332       806       802       454       469       318       335       325       334
dram[22]:     none         328       327       325       335    none         325       335       816       810       455       468       321       339       335       351
dram[23]:        331       327       337       335       329       334       324       342       813       794       456       469       335       335       329       319
dram[24]:        349       336       324       324       325       335    none         346       816       802       493       503       326       335       325       336
dram[25]:        335       335       333       335       335    none         337       335       814       802       513       409       325       335       321       341
dram[26]:        322       335       325       335       325       321       321       335       809       809       470       401       334       320       347       335
dram[27]:        336       325       324       334       339       328       339       331       813       787       425       467       325       320       334       335
dram[28]:     none         345       335       338       322       329       330       336       816       810       536       411       337       330    none         329
dram[29]:        333    none         340       325       325       348       333       337       798       802       404       502       325       326       345       335
dram[30]:        333       339       346       331       337       350       321       339       815       795       564       523       343    none         336       335
dram[31]:        335       334       335       324       345       335       325       334       806       802       470       511       325       335       326       338
maximum mf latency per bank:
dram[0]:        358       359       341       361       339       335       359         0       403       371       356       423       336       359       336       356
dram[1]:        358       339         0       362         0       360       358       356       379       361       336       422       358       356       364       359
dram[2]:        371       358       366       370       336       335       335       356       403       371       335       335       357       336       357       341
dram[3]:        336       336       392       337       334       334       356       338       379       354       356       334       356       335       356       335
dram[4]:        356       356       336       334       335       417         0       338       403       371       335       335       336       336       359       336
dram[5]:          0       397       356       356       335       356       356       335       379       355       335       334       334       335       336       335
dram[6]:        342       335       407       339       363       358       339       369       403       371       334       336       356       338       335       334
dram[7]:        336       356       356       359       336       335       339       336       379       356       334       335       335       336       336       335
dram[8]:        341       365       334       335         0         0       334       387       403       371       334       360       336       356         0       334
dram[9]:        357       334         0       335       336       359       334       358       379       360       336       334       335       335       356       335
dram[10]:        359       365       355       340       334       367       356       337       403       371       387       336       356       336       356       356
dram[11]:        359         0         0       356       335       335       357       356       379       354       356       361       335       335       336       356
dram[12]:        337       355       355         0         0       356       355       336       403       371       335       336       358         0       335       335
dram[13]:          0       365       368       356       356       340       359       392       379       366       335       363       356       336       336       338
dram[14]:        336       334       355       360       359       334       373       335       403       371       334       336       336       334       356       358
dram[15]:        361       360       335       360       334       360       335       340       379       354       334       335       335       336       355       335
dram[16]:        349       386       355       357       358       337       356       357       403       371       335       357       356       341       336       356
dram[17]:        405       357       356       338       355       355       334       355       379       354       356       335       335       356       335       343
dram[18]:        356         0       356       346       356       356       356       337       403       371       334       359       335       335       356       356
dram[19]:        355       355       360       338       357       360       356       356       379       359       336       335       335       334       337       335
dram[20]:        356       334       335       334         0       360       356       356       403       371       358       335       356       335       335       335
dram[21]:          0         0       355       373       356       335       356       358       379       355       335       335       335       358       335       355
dram[22]:          0       356       356       335       356         0       335       335       403       371       336       334       336       356       335       359
dram[23]:        336       339       357       363       343       355       335       362       379       355       335       356       356       335       355       335
dram[24]:        356       338       335       335       335       356         0       358       403       371       356       336       335       338       336       336
dram[25]:        356       335       336       335       356         0       356       335       379       354       336       335       335       335       335       359
dram[26]:        336       361       336       335       336       335       335       355       403       371       356       336       335       335       356       335
dram[27]:        336       335       335       356       359       338       364       357       379       355       359       335       335       336       355       355
dram[28]:          0       356       356       361       335       355       356       336       403       371       356       335       356       356         0       356
dram[29]:        339         0       356       335       336       356       339       339       379       355       336       335       336       356       355       335
dram[30]:        338       339       357       356       362       365       336       356       403       371       359       336       356         0       355       335
dram[31]:        335       334       335       335       356       335       335       355       379       355       420       335       335       335       337       340
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36392 n_act=27 n_pre=12 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005975
n_activity=1395 dram_eff=0.157
bk0: 4a 36613i bk1: 5a 36611i bk2: 2a 36635i bk3: 5a 36609i bk4: 3a 36635i bk5: 2a 36638i bk6: 8a 36610i bk7: 0a 36650i bk8: 64a 36583i bk9: 64a 36580i bk10: 27a 36612i bk11: 23a 36527i bk12: 1a 36638i bk13: 5a 36589i bk14: 2a 36637i bk15: 4a 36613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876712
Row_Buffer_Locality_read = 0.876712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434188
Bank_Level_Parallism_Col = 1.338205
Bank_Level_Parallism_Ready = 1.031963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.311065 

BW Util details:
bwutil = 0.005975 
total_CMD = 36650 
util_bw = 219 
Wasted_Col = 278 
Wasted_Row = 88 
Idle = 36065 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36392 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 219 
Row_Bus_Util =  0.001064 
CoL_Bus_Util = 0.005975 
Either_Row_CoL_Bus_Util = 0.007040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0296044
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36373 n_act=37 n_pre=23 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006166
n_activity=1546 dram_eff=0.1462
bk0: 3a 36612i bk1: 2a 36636i bk2: 0a 36650i bk3: 10a 36537i bk4: 0a 36650i bk5: 6a 36609i bk6: 3a 36612i bk7: 3a 36590i bk8: 64a 36585i bk9: 66a 36558i bk10: 25a 36637i bk11: 26a 36521i bk12: 6a 36564i bk13: 4a 36566i bk14: 3a 36609i bk15: 5a 36576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836283
Row_Buffer_Locality_read = 0.836283
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582386
Bank_Level_Parallism_Col = 1.387454
Bank_Level_Parallism_Ready = 1.035398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348709 

BW Util details:
bwutil = 0.006166 
total_CMD = 36650 
util_bw = 226 
Wasted_Col = 338 
Wasted_Row = 140 
Idle = 35946 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36373 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 226 
Row_Bus_Util =  0.001637 
CoL_Bus_Util = 0.006166 
Either_Row_CoL_Bus_Util = 0.007558 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.032491 
queue_avg = 0.030477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0304775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36394 n_act=28 n_pre=12 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005975
n_activity=1461 dram_eff=0.1499
bk0: 4a 36606i bk1: 5a 36611i bk2: 2a 36608i bk3: 5a 36558i bk4: 3a 36638i bk5: 3a 36638i bk6: 2a 36638i bk7: 5a 36614i bk8: 64a 36583i bk9: 66a 36551i bk10: 26a 36638i bk11: 20a 36637i bk12: 3a 36590i bk13: 5a 36638i bk14: 3a 36590i bk15: 3a 36633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872146
Row_Buffer_Locality_read = 0.872146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530686
Bank_Level_Parallism_Col = 1.412281
Bank_Level_Parallism_Ready = 1.036530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388158 

BW Util details:
bwutil = 0.005975 
total_CMD = 36650 
util_bw = 219 
Wasted_Col = 254 
Wasted_Row = 81 
Idle = 36096 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36394 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 219 
Row_Bus_Util =  0.001091 
CoL_Bus_Util = 0.005975 
Either_Row_CoL_Bus_Util = 0.006985 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.011719 
queue_avg = 0.025348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0253479
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36406 n_act=25 n_pre=9 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005812
n_activity=1453 dram_eff=0.1466
bk0: 2a 36638i bk1: 1a 36638i bk2: 3a 36596i bk3: 3a 36638i bk4: 2a 36638i bk5: 3a 36638i bk6: 5a 36614i bk7: 5a 36634i bk8: 64a 36585i bk9: 64a 36583i bk10: 24a 36542i bk11: 27a 36637i bk12: 3a 36590i bk13: 1a 36638i bk14: 5a 36612i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882629
Row_Buffer_Locality_read = 0.882629
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.361011
Bank_Level_Parallism_Col = 1.300216
Bank_Level_Parallism_Ready = 1.037559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274298 

BW Util details:
bwutil = 0.005812 
total_CMD = 36650 
util_bw = 213 
Wasted_Col = 270 
Wasted_Row = 71 
Idle = 36096 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36406 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 9 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 213 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005812 
Either_Row_CoL_Bus_Util = 0.006658 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.012295 
queue_avg = 0.028568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0285675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36423 n_act=21 n_pre=6 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005457
n_activity=1241 dram_eff=0.1612
bk0: 2a 36614i bk1: 3a 36612i bk2: 4a 36638i bk3: 1a 36638i bk4: 1a 36638i bk5: 4a 36575i bk6: 0a 36650i bk7: 2a 36636i bk8: 64a 36582i bk9: 64a 36581i bk10: 21a 36637i bk11: 23a 36638i bk12: 2a 36638i bk13: 3a 36636i bk14: 4a 36587i bk15: 2a 36637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895000
Row_Buffer_Locality_read = 0.895000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.367010
Bank_Level_Parallism_Col = 1.370000
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.347500 

BW Util details:
bwutil = 0.005457 
total_CMD = 36650 
util_bw = 200 
Wasted_Col = 216 
Wasted_Row = 69 
Idle = 36165 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36423 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 6 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 200 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.005457 
Either_Row_CoL_Bus_Util = 0.006194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0251569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36416 n_act=22 n_pre=7 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005648
n_activity=1129 dram_eff=0.1833
bk0: 0a 36650i bk1: 4a 36551i bk2: 5a 36613i bk3: 3a 36614i bk4: 1a 36638i bk5: 4a 36613i bk6: 4a 36612i bk7: 1a 36638i bk8: 64a 36578i bk9: 64a 36577i bk10: 21a 36637i bk11: 24a 36638i bk12: 2a 36638i bk13: 4a 36637i bk14: 2a 36638i bk15: 4a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893720
Row_Buffer_Locality_read = 0.893720
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548889
Bank_Level_Parallism_Col = 1.393204
Bank_Level_Parallism_Ready = 1.024155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393204 

BW Util details:
bwutil = 0.005648 
total_CMD = 36650 
util_bw = 207 
Wasted_Col = 219 
Wasted_Row = 24 
Idle = 36200 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36416 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 207 
Row_Bus_Util =  0.000791 
CoL_Bus_Util = 0.005648 
Either_Row_CoL_Bus_Util = 0.006385 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.008547 
queue_avg = 0.025975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0259754
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36397 n_act=28 n_pre=12 n_ref_event=0 n_req=214 n_rd=214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005839
n_activity=1377 dram_eff=0.1554
bk0: 3a 36635i bk1: 1a 36638i bk2: 11a 36525i bk3: 2a 36637i bk4: 5a 36607i bk5: 7a 36589i bk6: 2a 36636i bk7: 3a 36607i bk8: 66a 36559i bk9: 65a 36556i bk10: 20a 36638i bk11: 20a 36638i bk12: 3a 36590i bk13: 3a 36637i bk14: 2a 36638i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869159
Row_Buffer_Locality_read = 0.869159
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581308
Bank_Level_Parallism_Col = 1.454751
Bank_Level_Parallism_Ready = 1.032710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432127 

BW Util details:
bwutil = 0.005839 
total_CMD = 36650 
util_bw = 214 
Wasted_Col = 244 
Wasted_Row = 77 
Idle = 36115 

BW Util Bottlenecks: 
RCDc_limit = 310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36397 
Read = 214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 214 
total_req = 214 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 214 
Row_Bus_Util =  0.001091 
CoL_Bus_Util = 0.005839 
Either_Row_CoL_Bus_Util = 0.006903 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003953 
queue_avg = 0.029086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0290859
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36420 n_act=23 n_pre=7 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005484
n_activity=1294 dram_eff=0.1553
bk0: 1a 36637i bk1: 4a 36590i bk2: 5a 36566i bk3: 2a 36612i bk4: 1a 36638i bk5: 1a 36638i bk6: 1a 36636i bk7: 2a 36638i bk8: 64a 36579i bk9: 66a 36555i bk10: 21a 36636i bk11: 24a 36637i bk12: 2a 36637i bk13: 2a 36638i bk14: 4a 36638i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885572
Row_Buffer_Locality_read = 0.885572
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424431
Bank_Level_Parallism_Col = 1.356974
Bank_Level_Parallism_Ready = 1.029851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352246 

BW Util details:
bwutil = 0.005484 
total_CMD = 36650 
util_bw = 201 
Wasted_Col = 239 
Wasted_Row = 43 
Idle = 36167 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36420 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 7 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 201 
Row_Bus_Util =  0.000819 
CoL_Bus_Util = 0.005484 
Either_Row_CoL_Bus_Util = 0.006276 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004348 
queue_avg = 0.024720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0247203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36413 n_act=25 n_pre=12 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005484
n_activity=1179 dram_eff=0.1705
bk0: 3a 36637i bk1: 7a 36606i bk2: 1a 36638i bk3: 1a 36638i bk4: 0a 36650i bk5: 0a 36650i bk6: 1a 36638i bk7: 6a 36550i bk8: 65a 36560i bk9: 65a 36553i bk10: 17a 36637i bk11: 23a 36537i bk12: 4a 36637i bk13: 5a 36590i bk14: 0a 36650i bk15: 3a 36635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875622
Row_Buffer_Locality_read = 0.875622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477695
Bank_Level_Parallism_Col = 1.407059
Bank_Level_Parallism_Ready = 1.039801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367059 

BW Util details:
bwutil = 0.005484 
total_CMD = 36650 
util_bw = 201 
Wasted_Col = 240 
Wasted_Row = 97 
Idle = 36112 

BW Util Bottlenecks: 
RCDc_limit = 277 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36413 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 12 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 201 
Row_Bus_Util =  0.001010 
CoL_Bus_Util = 0.005484 
Either_Row_CoL_Bus_Util = 0.006467 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004219 
queue_avg = 0.025457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.025457
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36421 n_act=20 n_pre=5 n_ref_event=0 n_req=206 n_rd=206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005621
n_activity=1097 dram_eff=0.1878
bk0: 3a 36614i bk1: 1a 36638i bk2: 0a 36650i bk3: 2a 36637i bk4: 1a 36638i bk5: 5a 36611i bk6: 1a 36638i bk7: 6a 36612i bk8: 68a 36556i bk9: 64a 36579i bk10: 23a 36638i bk11: 23a 36638i bk12: 1a 36638i bk13: 1a 36638i bk14: 3a 36613i bk15: 4a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902913
Row_Buffer_Locality_read = 0.902913
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478873
Bank_Level_Parallism_Col = 1.393862
Bank_Level_Parallism_Ready = 1.038835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383632 

BW Util details:
bwutil = 0.005621 
total_CMD = 36650 
util_bw = 206 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 36224 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36421 
Read = 206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 5 
n_ref = 0 
n_req = 206 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 206 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.005621 
Either_Row_CoL_Bus_Util = 0.006248 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.008734 
queue_avg = 0.028240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0282401
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36385 n_act=35 n_pre=19 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005866
n_activity=1461 dram_eff=0.1472
bk0: 6a 36563i bk1: 4a 36608i bk2: 3a 36614i bk3: 2a 36635i bk4: 1a 36638i bk5: 3a 36607i bk6: 2a 36614i bk7: 4a 36635i bk8: 65a 36559i bk9: 64a 36580i bk10: 20a 36494i bk11: 21a 36638i bk12: 6a 36565i bk13: 4a 36636i bk14: 4a 36613i bk15: 6a 36586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837209
Row_Buffer_Locality_read = 0.837209
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440559
Bank_Level_Parallism_Col = 1.386233
Bank_Level_Parallism_Ready = 1.037209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.336520 

BW Util details:
bwutil = 0.005866 
total_CMD = 36650 
util_bw = 215 
Wasted_Col = 330 
Wasted_Row = 170 
Idle = 35935 

BW Util Bottlenecks: 
RCDc_limit = 375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36385 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 215 
Row_Bus_Util =  0.001473 
CoL_Bus_Util = 0.005866 
Either_Row_CoL_Bus_Util = 0.007231 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.015094 
queue_avg = 0.029086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0290859
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36387 n_act=32 n_pre=18 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005866
n_activity=1391 dram_eff=0.1546
bk0: 9a 36560i bk1: 0a 36650i bk2: 0a 36650i bk3: 3a 36613i bk4: 1a 36638i bk5: 1a 36638i bk6: 3a 36589i bk7: 4a 36613i bk8: 68a 36554i bk9: 64a 36581i bk10: 24a 36538i bk11: 27a 36538i bk12: 3a 36638i bk13: 3a 36638i bk14: 1a 36638i bk15: 4a 36590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851163
Row_Buffer_Locality_read = 0.851163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589615
Bank_Level_Parallism_Col = 1.406504
Bank_Level_Parallism_Ready = 1.032558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.349594 

BW Util details:
bwutil = 0.005866 
total_CMD = 36650 
util_bw = 215 
Wasted_Col = 295 
Wasted_Row = 87 
Idle = 36053 

BW Util Bottlenecks: 
RCDc_limit = 349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36387 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 215 
Row_Bus_Util =  0.001364 
CoL_Bus_Util = 0.005866 
Either_Row_CoL_Bus_Util = 0.007176 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007605 
queue_avg = 0.030750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0307503
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36421 n_act=20 n_pre=7 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005512
n_activity=1269 dram_eff=0.1592
bk0: 2a 36637i bk1: 2a 36614i bk2: 2a 36614i bk3: 0a 36650i bk4: 0a 36650i bk5: 3a 36612i bk6: 6a 36613i bk7: 3a 36638i bk8: 65a 36559i bk9: 64a 36580i bk10: 22a 36638i bk11: 25a 36638i bk12: 6a 36588i bk13: 0a 36650i bk14: 1a 36638i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900990
Row_Buffer_Locality_read = 0.900990
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346555
Bank_Level_Parallism_Col = 1.323457
Bank_Level_Parallism_Ready = 1.034653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.291358 

BW Util details:
bwutil = 0.005512 
total_CMD = 36650 
util_bw = 202 
Wasted_Col = 218 
Wasted_Row = 59 
Idle = 36171 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36421 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 202 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.005512 
Either_Row_CoL_Bus_Util = 0.006248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0254297
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36409 n_act=29 n_pre=14 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005593
n_activity=1056 dram_eff=0.1941
bk0: 0a 36650i bk1: 2a 36609i bk2: 3a 36609i bk3: 4a 36590i bk4: 3a 36613i bk5: 2a 36635i bk6: 3a 36611i bk7: 5a 36567i bk8: 66a 36555i bk9: 65a 36553i bk10: 20a 36638i bk11: 23a 36580i bk12: 5a 36590i bk13: 2a 36638i bk14: 1a 36638i bk15: 1a 36636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858537
Row_Buffer_Locality_read = 0.858537
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.895966
Bank_Level_Parallism_Col = 1.577396
Bank_Level_Parallism_Ready = 1.039024
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493858 

BW Util details:
bwutil = 0.005593 
total_CMD = 36650 
util_bw = 205 
Wasted_Col = 216 
Wasted_Row = 50 
Idle = 36179 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36409 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 14 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 205 
Row_Bus_Util =  0.001173 
CoL_Bus_Util = 0.005593 
Either_Row_CoL_Bus_Util = 0.006576 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.029046 
queue_avg = 0.028349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0283493
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36391 n_act=30 n_pre=14 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005921
n_activity=1338 dram_eff=0.1622
bk0: 1a 36638i bk1: 6a 36637i bk2: 3a 36613i bk3: 6a 36562i bk4: 5a 36612i bk5: 2a 36638i bk6: 8a 36507i bk7: 1a 36638i bk8: 64a 36583i bk9: 64a 36580i bk10: 24a 36636i bk11: 19a 36637i bk12: 3a 36638i bk13: 2a 36638i bk14: 6a 36586i bk15: 3a 36588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861751
Row_Buffer_Locality_read = 0.861751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506803
Bank_Level_Parallism_Col = 1.422505
Bank_Level_Parallism_Ready = 1.032258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369427 

BW Util details:
bwutil = 0.005921 
total_CMD = 36650 
util_bw = 217 
Wasted_Col = 271 
Wasted_Row = 100 
Idle = 36062 

BW Util Bottlenecks: 
RCDc_limit = 329 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36391 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 14 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 217 
Row_Bus_Util =  0.001201 
CoL_Bus_Util = 0.005921 
Either_Row_CoL_Bus_Util = 0.007067 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007722 
queue_avg = 0.026576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0265757
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36407 n_act=24 n_pre=8 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005784
n_activity=1183 dram_eff=0.1792
bk0: 3a 36612i bk1: 5a 36588i bk2: 1a 36638i bk3: 3a 36611i bk4: 2a 36637i bk5: 3a 36613i bk6: 2a 36638i bk7: 2a 36634i bk8: 66a 36560i bk9: 64a 36580i bk10: 23a 36636i bk11: 25a 36637i bk12: 2a 36637i bk13: 4a 36638i bk14: 5a 36587i bk15: 2a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886792
Row_Buffer_Locality_read = 0.886792
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.685185
Bank_Level_Parallism_Col = 1.512690
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451777 

BW Util details:
bwutil = 0.005784 
total_CMD = 36650 
util_bw = 212 
Wasted_Col = 193 
Wasted_Row = 27 
Idle = 36218 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36407 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 8 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 212 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.005784 
Either_Row_CoL_Bus_Util = 0.006630 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004115 
queue_avg = 0.027312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0273124
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36379 n_act=32 n_pre=16 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006166
n_activity=1512 dram_eff=0.1495
bk0: 3a 36630i bk1: 7a 36572i bk2: 4a 36613i bk3: 5a 36613i bk4: 8a 36557i bk5: 2a 36637i bk6: 6a 36612i bk7: 2a 36613i bk8: 66a 36559i bk9: 64a 36580i bk10: 19a 36635i bk11: 25a 36588i bk12: 8a 36590i bk13: 2a 36636i bk14: 2a 36638i bk15: 3a 36590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858407
Row_Buffer_Locality_read = 0.858407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509404
Bank_Level_Parallism_Col = 1.388672
Bank_Level_Parallism_Ready = 1.048673
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.335938 

BW Util details:
bwutil = 0.006166 
total_CMD = 36650 
util_bw = 226 
Wasted_Col = 306 
Wasted_Row = 106 
Idle = 36012 

BW Util Bottlenecks: 
RCDc_limit = 360 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36379 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 226 
Row_Bus_Util =  0.001310 
CoL_Bus_Util = 0.006166 
Either_Row_CoL_Bus_Util = 0.007394 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.011070 
queue_avg = 0.028022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0280218
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36398 n_act=31 n_pre=15 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005648
n_activity=1340 dram_eff=0.1545
bk0: 5a 36574i bk1: 7a 36562i bk2: 2a 36614i bk3: 1a 36636i bk4: 3a 36614i bk5: 4a 36613i bk6: 1a 36638i bk7: 2a 36614i bk8: 64a 36585i bk9: 64a 36583i bk10: 25a 36538i bk11: 20a 36636i bk12: 1a 36638i bk13: 4a 36590i bk14: 1a 36638i bk15: 3a 36634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850242
Row_Buffer_Locality_read = 0.850242
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.490066
Bank_Level_Parallism_Col = 1.382536
Bank_Level_Parallism_Ready = 1.038647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361746 

BW Util details:
bwutil = 0.005648 
total_CMD = 36650 
util_bw = 207 
Wasted_Col = 294 
Wasted_Row = 103 
Idle = 36046 

BW Util Bottlenecks: 
RCDc_limit = 351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36398 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 15 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 207 
Row_Bus_Util =  0.001255 
CoL_Bus_Util = 0.005648 
Either_Row_CoL_Bus_Util = 0.006876 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003968 
queue_avg = 0.028295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0282947
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36409 n_act=26 n_pre=11 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005593
n_activity=1286 dram_eff=0.1594
bk0: 2a 36614i bk1: 0a 36650i bk2: 3a 36613i bk3: 2a 36634i bk4: 5a 36612i bk5: 3a 36614i bk6: 3a 36614i bk7: 1a 36637i bk8: 64a 36583i bk9: 64a 36580i bk10: 17a 36638i bk11: 23a 36540i bk12: 5a 36638i bk13: 3a 36637i bk14: 6a 36613i bk15: 4a 36614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873171
Row_Buffer_Locality_read = 0.873171
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444030
Bank_Level_Parallism_Col = 1.387244
Bank_Level_Parallism_Ready = 1.034146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387244 

BW Util details:
bwutil = 0.005593 
total_CMD = 36650 
util_bw = 205 
Wasted_Col = 250 
Wasted_Row = 81 
Idle = 36114 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36409 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 205 
Row_Bus_Util =  0.001010 
CoL_Bus_Util = 0.005593 
Either_Row_CoL_Bus_Util = 0.006576 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004149 
queue_avg = 0.026794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.026794
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36383 n_act=28 n_pre=12 n_ref_event=0 n_req=229 n_rd=229 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006248
n_activity=1439 dram_eff=0.1591
bk0: 4a 36614i bk1: 3a 36614i bk2: 7a 36585i bk3: 1a 36638i bk4: 3a 36613i bk5: 6a 36565i bk6: 3a 36614i bk7: 7a 36589i bk8: 64a 36585i bk9: 67a 36558i bk10: 24a 36636i bk11: 31a 36633i bk12: 3a 36638i bk13: 3a 36638i bk14: 2a 36638i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877729
Row_Buffer_Locality_read = 0.877729
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534070
Bank_Level_Parallism_Col = 1.355372
Bank_Level_Parallism_Ready = 1.034935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.332645 

BW Util details:
bwutil = 0.006248 
total_CMD = 36650 
util_bw = 229 
Wasted_Col = 271 
Wasted_Row = 43 
Idle = 36107 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36383 
Read = 229 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 229 
total_req = 229 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 229 
Row_Bus_Util =  0.001091 
CoL_Bus_Util = 0.006248 
Either_Row_CoL_Bus_Util = 0.007285 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007491 
queue_avg = 0.027613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0276126
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36392 n_act=30 n_pre=15 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005812
n_activity=1573 dram_eff=0.1354
bk0: 3a 36614i bk1: 2a 36638i bk2: 2a 36637i bk3: 1a 36638i bk4: 0a 36650i bk5: 5a 36588i bk6: 4a 36613i bk7: 5a 36566i bk8: 64a 36583i bk9: 68a 36554i bk10: 24a 36540i bk11: 20a 36638i bk12: 8a 36566i bk13: 5a 36637i bk14: 1a 36638i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859155
Row_Buffer_Locality_read = 0.859155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319759
Bank_Level_Parallism_Col = 1.278530
Bank_Level_Parallism_Ready = 1.037559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261122 

BW Util details:
bwutil = 0.005812 
total_CMD = 36650 
util_bw = 213 
Wasted_Col = 328 
Wasted_Row = 122 
Idle = 35987 

BW Util Bottlenecks: 
RCDc_limit = 344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36392 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 213 
Row_Bus_Util =  0.001228 
CoL_Bus_Util = 0.005812 
Either_Row_CoL_Bus_Util = 0.007040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0255116
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36393 n_act=27 n_pre=13 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005921
n_activity=1451 dram_eff=0.1496
bk0: 0a 36650i bk1: 0a 36650i bk2: 7a 36611i bk3: 4a 36557i bk4: 5a 36589i bk5: 1a 36638i bk6: 2a 36614i bk7: 7a 36587i bk8: 65a 36561i bk9: 64a 36584i bk10: 24a 36638i bk11: 22a 36638i bk12: 6a 36637i bk13: 5a 36589i bk14: 2a 36638i bk15: 3a 36614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875576
Row_Buffer_Locality_read = 0.875576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530726
Bank_Level_Parallism_Col = 1.400447
Bank_Level_Parallism_Ready = 1.027650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.344519 

BW Util details:
bwutil = 0.005921 
total_CMD = 36650 
util_bw = 217 
Wasted_Col = 247 
Wasted_Row = 73 
Idle = 36113 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36393 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 217 
Row_Bus_Util =  0.001091 
CoL_Bus_Util = 0.005921 
Either_Row_CoL_Bus_Util = 0.007012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.026985
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36418 n_act=22 n_pre=8 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005539
n_activity=1261 dram_eff=0.161
bk0: 0a 36650i bk1: 8a 36612i bk2: 5a 36614i bk3: 2a 36638i bk4: 3a 36614i bk5: 0a 36650i bk6: 2a 36638i bk7: 1a 36638i bk8: 64a 36583i bk9: 64a 36580i bk10: 19a 36637i bk11: 23a 36638i bk12: 3a 36638i bk13: 4a 36590i bk14: 1a 36638i bk15: 4a 36564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891626
Row_Buffer_Locality_read = 0.891626
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.389796
Bank_Level_Parallism_Col = 1.330952
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.330952 

BW Util details:
bwutil = 0.005539 
total_CMD = 36650 
util_bw = 203 
Wasted_Col = 233 
Wasted_Row = 54 
Idle = 36160 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36418 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 8 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 203 
Row_Bus_Util =  0.000819 
CoL_Bus_Util = 0.005539 
Either_Row_CoL_Bus_Util = 0.006330 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004310 
queue_avg = 0.024911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0249113
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36397 n_act=26 n_pre=10 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005975
n_activity=1340 dram_eff=0.1634
bk0: 2a 36637i bk1: 2a 36636i bk2: 3a 36613i bk3: 4a 36608i bk4: 2a 36633i bk5: 5a 36607i bk6: 2a 36638i bk7: 8a 36587i bk8: 64a 36584i bk9: 65a 36557i bk10: 20a 36638i bk11: 30a 36588i bk12: 3a 36614i bk13: 1a 36638i bk14: 4a 36614i bk15: 4a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881279
Row_Buffer_Locality_read = 0.881279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.393736
Bank_Level_Parallism_Ready = 1.031963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373602 

BW Util details:
bwutil = 0.005975 
total_CMD = 36650 
util_bw = 219 
Wasted_Col = 244 
Wasted_Row = 63 
Idle = 36124 

BW Util Bottlenecks: 
RCDc_limit = 283 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36397 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 10 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 219 
Row_Bus_Util =  0.000982 
CoL_Bus_Util = 0.005975 
Either_Row_CoL_Bus_Util = 0.006903 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007905 
queue_avg = 0.028267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0282674
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36420 n_act=24 n_pre=9 n_ref_event=0 n_req=197 n_rd=197 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005375
n_activity=1280 dram_eff=0.1539
bk0: 3a 36590i bk1: 2a 36637i bk2: 2a 36638i bk3: 2a 36638i bk4: 2a 36638i bk5: 3a 36614i bk6: 0a 36650i bk7: 2a 36613i bk8: 64a 36583i bk9: 65a 36556i bk10: 23a 36542i bk11: 21a 36637i bk12: 2a 36638i bk13: 3a 36635i bk14: 2a 36638i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878173
Row_Buffer_Locality_read = 0.878173
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404339
Bank_Level_Parallism_Col = 1.355294
Bank_Level_Parallism_Ready = 1.035533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338824 

BW Util details:
bwutil = 0.005375 
total_CMD = 36650 
util_bw = 197 
Wasted_Col = 245 
Wasted_Row = 65 
Idle = 36143 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36420 
Read = 197 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 9 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 197 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.005375 
Either_Row_CoL_Bus_Util = 0.006276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0252115
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36412 n_act=23 n_pre=8 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005648
n_activity=1375 dram_eff=0.1505
bk0: 3a 36614i bk1: 1a 36638i bk2: 2a 36637i bk3: 1a 36638i bk4: 5a 36590i bk5: 0a 36650i bk6: 6a 36589i bk7: 1a 36638i bk8: 64a 36585i bk9: 64a 36583i bk10: 23a 36638i bk11: 24a 36638i bk12: 2a 36638i bk13: 1a 36638i bk14: 3a 36638i bk15: 7a 36564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321224
Bank_Level_Parallism_Col = 1.263858
Bank_Level_Parallism_Ready = 1.033816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261641 

BW Util details:
bwutil = 0.005648 
total_CMD = 36650 
util_bw = 207 
Wasted_Col = 263 
Wasted_Row = 53 
Idle = 36127 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36412 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 8 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 207 
Row_Bus_Util =  0.000846 
CoL_Bus_Util = 0.005648 
Either_Row_CoL_Bus_Util = 0.006494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0264939
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36411 n_act=24 n_pre=8 n_ref_event=0 n_req=208 n_rd=208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005675
n_activity=1388 dram_eff=0.1499
bk0: 4a 36637i bk1: 4a 36608i bk2: 2a 36638i bk3: 1a 36638i bk4: 2a 36638i bk5: 3a 36638i bk6: 3a 36638i bk7: 3a 36614i bk8: 65a 36559i bk9: 64a 36580i bk10: 24a 36541i bk11: 24a 36638i bk12: 2a 36637i bk13: 4a 36638i bk14: 2a 36612i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.371647
Bank_Level_Parallism_Col = 1.357143
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.334101 

BW Util details:
bwutil = 0.005675 
total_CMD = 36650 
util_bw = 208 
Wasted_Col = 242 
Wasted_Row = 72 
Idle = 36128 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36411 
Read = 208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 8 
n_ref = 0 
n_req = 208 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 208 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.005675 
Either_Row_CoL_Bus_Util = 0.006521 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004184 
queue_avg = 0.024911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0249113
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36391 n_act=30 n_pre=14 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005975
n_activity=1365 dram_eff=0.1604
bk0: 2a 36637i bk1: 2a 36638i bk2: 3a 36637i bk3: 4a 36613i bk4: 8a 36562i bk5: 2a 36637i bk6: 5a 36605i bk7: 4a 36612i bk8: 64a 36585i bk9: 66a 36558i bk10: 22a 36540i bk11: 21a 36637i bk12: 2a 36638i bk13: 4a 36638i bk14: 7a 36588i bk15: 3a 36614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863014
Row_Buffer_Locality_read = 0.863014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478992
Bank_Level_Parallism_Col = 1.415612
Bank_Level_Parallism_Ready = 1.045662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405063 

BW Util details:
bwutil = 0.005975 
total_CMD = 36650 
util_bw = 219 
Wasted_Col = 273 
Wasted_Row = 103 
Idle = 36055 

BW Util Bottlenecks: 
RCDc_limit = 321 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36391 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 14 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 219 
Row_Bus_Util =  0.001201 
CoL_Bus_Util = 0.005975 
Either_Row_CoL_Bus_Util = 0.007067 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.015444 
queue_avg = 0.029086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0290859
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36412 n_act=25 n_pre=11 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005566
n_activity=1319 dram_eff=0.1547
bk0: 0a 36650i bk1: 2a 36614i bk2: 3a 36614i bk3: 4a 36609i bk4: 3a 36638i bk5: 4a 36614i bk6: 4a 36614i bk7: 1a 36638i bk8: 64a 36583i bk9: 64a 36580i bk10: 25a 36588i bk11: 17a 36637i bk12: 5a 36589i bk13: 4a 36613i bk14: 0a 36650i bk15: 4a 36614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877451
Row_Buffer_Locality_read = 0.877451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437500
Bank_Level_Parallism_Col = 1.357631
Bank_Level_Parallism_Ready = 1.039216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348519 

BW Util details:
bwutil = 0.005566 
total_CMD = 36650 
util_bw = 204 
Wasted_Col = 251 
Wasted_Row = 73 
Idle = 36122 

BW Util Bottlenecks: 
RCDc_limit = 282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36412 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 11 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 204 
Row_Bus_Util =  0.000982 
CoL_Bus_Util = 0.005566 
Either_Row_CoL_Bus_Util = 0.006494 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.008403 
queue_avg = 0.024911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0249113
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36427 n_act=21 n_pre=6 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=1158 dram_eff=0.1693
bk0: 3a 36636i bk1: 0a 36650i bk2: 4a 36590i bk3: 2a 36638i bk4: 2a 36638i bk5: 3a 36608i bk6: 3a 36636i bk7: 2a 36637i bk8: 66a 36561i bk9: 64a 36584i bk10: 18a 36638i bk11: 19a 36638i bk12: 2a 36638i bk13: 5a 36614i bk14: 2a 36614i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.366167
Bank_Level_Parallism_Col = 1.331683
Bank_Level_Parallism_Ready = 1.025510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.319307 

BW Util details:
bwutil = 0.005348 
total_CMD = 36650 
util_bw = 196 
Wasted_Col = 224 
Wasted_Row = 47 
Idle = 36183 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36427 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 6 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 196 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.006085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0270123
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36403 n_act=26 n_pre=11 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005866
n_activity=1257 dram_eff=0.171
bk0: 4a 36636i bk1: 1a 36636i bk2: 2a 36614i bk3: 5a 36613i bk4: 3a 36611i bk5: 2a 36609i bk6: 4a 36636i bk7: 5a 36590i bk8: 64a 36583i bk9: 66a 36556i bk10: 28a 36588i bk11: 23a 36638i bk12: 4a 36612i bk13: 0a 36650i bk14: 3a 36614i bk15: 1a 36638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879070
Row_Buffer_Locality_read = 0.879070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.575697
Bank_Level_Parallism_Col = 1.419725
Bank_Level_Parallism_Ready = 1.032558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383028 

BW Util details:
bwutil = 0.005866 
total_CMD = 36650 
util_bw = 215 
Wasted_Col = 235 
Wasted_Row = 52 
Idle = 36148 

BW Util Bottlenecks: 
RCDc_limit = 282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36403 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 215 
Row_Bus_Util =  0.001010 
CoL_Bus_Util = 0.005866 
Either_Row_CoL_Bus_Util = 0.006739 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.020243 
queue_avg = 0.027094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0270941
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36650 n_nop=36415 n_act=25 n_pre=9 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005484
n_activity=1412 dram_eff=0.1424
bk0: 1a 36638i bk1: 1a 36638i bk2: 1a 36638i bk3: 2a 36638i bk4: 2a 36614i bk5: 1a 36638i bk6: 3a 36636i bk7: 4a 36612i bk8: 65a 36562i bk9: 64a 36585i bk10: 27a 36462i bk11: 22a 36637i bk12: 2a 36638i bk13: 1a 36638i bk14: 3a 36636i bk15: 2a 36637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875622
Row_Buffer_Locality_read = 0.875622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.290110
Bank_Level_Parallism_Ready = 1.019900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290110 

BW Util details:
bwutil = 0.005484 
total_CMD = 36650 
util_bw = 201 
Wasted_Col = 274 
Wasted_Row = 105 
Idle = 36070 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36650 
n_nop = 36415 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 9 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 201 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005484 
Either_Row_CoL_Bus_Util = 0.006412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.028513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 288, Miss = 105, Miss_rate = 0.365, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 114, Miss_rate = 0.390, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 286, Miss = 104, Miss_rate = 0.364, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 301, Miss = 122, Miss_rate = 0.405, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 308, Miss = 116, Miss_rate = 0.377, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 300, Miss = 103, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 103, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 293, Miss = 110, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 273, Miss = 106, Miss_rate = 0.388, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 275, Miss = 94, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 287, Miss = 99, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 108, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 281, Miss = 111, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 275, Miss = 103, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 302, Miss = 100, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 284, Miss = 101, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 271, Miss = 101, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 276, Miss = 100, Miss_rate = 0.362, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 287, Miss = 108, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 275, Miss = 98, Miss_rate = 0.356, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 276, Miss = 104, Miss_rate = 0.377, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 277, Miss = 111, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 279, Miss = 100, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 303, Miss = 115, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 294, Miss = 100, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 281, Miss = 102, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 279, Miss = 101, Miss_rate = 0.362, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 282, Miss = 104, Miss_rate = 0.369, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 277, Miss = 105, Miss_rate = 0.379, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 112, Miss_rate = 0.389, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 295, Miss = 108, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 285, Miss = 104, Miss_rate = 0.365, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 286, Miss = 109, Miss_rate = 0.381, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[33]: Access = 294, Miss = 117, Miss_rate = 0.398, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[34]: Access = 270, Miss = 98, Miss_rate = 0.363, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 292, Miss = 109, Miss_rate = 0.373, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[36]: Access = 270, Miss = 104, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 276, Miss = 101, Miss_rate = 0.366, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[38]: Access = 304, Miss = 119, Miss_rate = 0.391, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 284, Miss = 110, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 273, Miss = 104, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 109, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[42]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 295, Miss = 115, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[45]: Access = 273, Miss = 103, Miss_rate = 0.377, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 294, Miss = 119, Miss_rate = 0.405, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[47]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 292, Miss = 98, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[49]: Access = 267, Miss = 99, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 274, Miss = 105, Miss_rate = 0.383, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 102, Miss_rate = 0.354, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[52]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 281, Miss = 106, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 287, Miss = 106, Miss_rate = 0.369, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 280, Miss = 113, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 275, Miss = 100, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 286, Miss = 104, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 280, Miss = 104, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 263, Miss = 92, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 294, Miss = 105, Miss_rate = 0.357, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 302, Miss = 110, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 268, Miss = 98, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 296, Miss = 103, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18182
L2_total_cache_misses = 6738
L2_total_cache_miss_rate = 0.3706
L2_total_cache_pending_hits = 60
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18182
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=18182
icnt_total_pkts_simt_to_mem=18182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18182
Req_Network_cycles = 62392
Req_Network_injected_packets_per_cycle =       0.2914 
Req_Network_conflicts_per_cycle =       0.0597
Req_Network_conflicts_per_cycle_util =       1.1579
Req_Bank_Level_Parallism =       5.6518
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0046

Reply_Network_injected_packets_num = 18182
Reply_Network_cycles = 62392
Reply_Network_injected_packets_per_cycle =        0.2914
Reply_Network_conflicts_per_cycle =        0.0045
Reply_Network_conflicts_per_cycle_util =       0.0884
Reply_Bank_Level_Parallism =       5.7212
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0036
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 110243 (inst/sec)
gpgpu_simulation_rate = 1418 (cycle/sec)
gpgpu_silicon_slowdown = 1020451x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5482
gpu_sim_insn = 746432
gpu_ipc =     136.1605
gpu_tot_sim_cycle = 67874
gpu_tot_sim_insn = 5597130
gpu_tot_ipc =      82.4635
gpu_tot_issued_cta = 1024
gpu_occupancy = 33.1509% 
gpu_tot_occupancy = 13.4799% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3736
partiton_level_parallism_total  =       0.2981
partiton_level_parallism_util =      17.6552
partiton_level_parallism_util_total  =       6.0696
L2_BW  =      17.2985 GB/Sec
L2_BW_total  =      13.8010 GB/Sec
gpu_total_sim_rate=119087

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 563, Miss = 384, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 384, Miss = 297, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 311, Miss = 261, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 407, Miss = 306, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 649, Miss = 426, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 566, Miss = 381, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 628, Miss = 411, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 506, Miss = 354, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 424, Miss = 315, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 456, Miss = 331, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 372, Miss = 291, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 741, Miss = 465, Miss_rate = 0.628, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[12]: Access = 412, Miss = 311, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 473, Miss = 338, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 382, Miss = 294, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 500, Miss = 349, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 538, Miss = 371, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 360, Miss = 286, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 311, Miss = 263, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 470, Miss = 338, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 446, Miss = 326, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 429, Miss = 319, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 486, Miss = 354, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 434, Miss = 322, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 604, Miss = 400, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 304, Miss = 259, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 521, Miss = 362, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 300, Miss = 257, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 284, Miss = 248, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 428, Miss = 318, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 471, Miss = 341, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 356, Miss = 282, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 438, Miss = 321, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 543, Miss = 381, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 354, Miss = 281, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 574, Miss = 387, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 594, Miss = 395, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 512, Miss = 356, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 417, Miss = 314, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 454, Miss = 332, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 288, Miss = 250, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 352, Miss = 282, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 396, Miss = 301, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 548, Miss = 379, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 503, Miss = 353, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 517, Miss = 360, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 460, Miss = 331, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 574, Miss = 382, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 869, Miss = 526, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 576, Miss = 389, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 432, Miss = 317, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 584, Miss = 391, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 689, Miss = 440, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 507, Miss = 354, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 669, Miss = 436, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 412, Miss = 310, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 672, Miss = 431, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 503, Miss = 354, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 570, Miss = 386, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 424, Miss = 313, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 437, Miss = 322, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 604, Miss = 403, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 573, Miss = 389, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 640, Miss = 419, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 475, Miss = 330, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 540, Miss = 363, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 510, Miss = 349, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 648, Miss = 410, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 590, Miss = 386, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 438, Miss = 315, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 557, Miss = 368, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 580, Miss = 382, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 494, Miss = 340, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 489, Miss = 340, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 540, Miss = 363, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 379, Miss = 288, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 420, Miss = 303, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 566, Miss = 377, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 692, Miss = 436, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 491, Miss = 341, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39610
	L1D_total_cache_misses = 27836
	L1D_total_cache_miss_rate = 0.7028
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
305, 130, 100, 224, 100, 100, 115, 115, 130, 115, 115, 115, 130, 130, 209, 115, 63, 196, 78, 331, 63, 63, 63, 63, 245, 63, 63, 78, 78, 63, 63, 78, 
gpgpu_n_tot_thrd_icount = 5597130
gpgpu_n_tot_w_icount = 289439
gpgpu_n_stall_shd_mem = 136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20230
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149660	W0_Idle:1258431	W0_Scoreboard:1502962	W1:69537	W2:9341	W3:1510	W4:300	W5:120	W6:15	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:1	W27:8	W28:20	W29:95	W30:407	W31:1308	W32:170193
single_issue_nums: WS0:71933	WS1:73767	WS2:72250	WS3:71489	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 161840 {8:20230,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 809200 {40:20230,}
maxmflatency = 423 
max_icnt2mem_latency = 33 
maxmrqlatency = 81 
max_icnt2sh_latency = 4 
averagemflatency = 242 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:806 	2503 	497 	1245 	1309 	374 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13453 	6777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	20203 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20227 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         2         0         0         4         0         0         0        26        11         0         1         0         1 
dram[1]:         2         0         0         3         0         2         1         1         0        64         0         5         2         1         2         2 
dram[2]:         2         1         1         2         0         0         0         1         0        64         0         0         1         0         1         0 
dram[3]:         0         0         1         0         0         0         4         0         0         0         7         0         1         0         1         0 
dram[4]:         1         2         0         0         0         1         0         0         0         0         0         0         0         0         2         0 
dram[5]:         0         1         1         1         0         2         3         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         3         0         3         2         0         1        64        64         0         0         1         0         0         0 
dram[7]:         0         2         2         1         0         0         0         0         0        64         0         0         0         0         0         0 
dram[8]:         0         5         0         0         0         0         0         2        64        64         0        17         0         3         0         0 
dram[9]:         2         0         0         0         0         2         0         1        64         0         0         0         0         0         1         0 
dram[10]:         2         2         1         0         0         1         1         0        64         0         9         0         2         0         2         4 
dram[11]:         5         0         0         1         0         0         1         2        64         0        11        10         0         0         0         2 
dram[12]:         0         1         1         0         0         2         4         0        64         0         0         0         4         0         0         0 
dram[13]:         0         1         1         1         2         0         2         3        64        64         0         6         3         0         0         0 
dram[14]:         0         0         1         2         3         0         2         0         0         0         0         0         0         0         4         1 
dram[15]:         1         2         0         2         0         1         0         0        64         0         0         0         0         0         2         0 
dram[16]:         0         4         2         2         3         0         3         1        64         0         0        14         6         0         0         1 
dram[17]:         1         3         1         0         2         1         0         1         0         0        16         0         0         2         0         0 
dram[18]:         1         0         1         0         3         1         1         0         0         0         0         8         0         0         2         1 
dram[19]:         2         1         3         0         2         2         2         2         0        64         0         0         0         0         0         0 
dram[20]:         1         0         0         0         0         2         2         2         0        64         6         0         4         0         0         0 
dram[21]:         0         0         3         1         1         0         1         4        64         0         0         0         0         3         0         1 
dram[22]:         0         3         3         0         2         0         0         0         0         0         0         0         0         2         0         1 
dram[23]:         0         0         2         2         0         4         0         3         0        64         0         8         1         0         3         0 
dram[24]:         1         0         0         0         0         2         0         1         0        64         9         0         0         0         0         0 
dram[25]:         1         0         0         0         2         0         4         0         0         0         0         0         0         0         0         2 
dram[26]:         0         2         0         0         0         0         0         1        64         0        18         0         0         0         1         0 
dram[27]:         0         0         0         2         2         0         4         3         0        64        10         0         0         0         3         1 
dram[28]:         0         1         2         2         0         2         3         0         0         0         9         0         2         1         0         2 
dram[29]:         0         0         2         0         0         2         0         0        64         0         0         0         0         4         1         0 
dram[30]:         0         0         1         2         1         1         0         2         0        64         8         0         1         0         1         0 
dram[31]:         0         0         0         0         1         0         0         3        64         0        14         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985         0      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007         0      5551         0      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5342      5344      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620         0      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:         0      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583         0         0      5624      5607      5342      5344      7959      6599      6494      5923         0      6654 
dram[9]:      5554      5568         0      5576      6003      5580      5602      5617      5341      5339      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080         0         0      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585         0         0      5587      5644      5629      5342      5344      6715      6308      5934         0      7498      6659 
dram[13]:         0      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5341      5339      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      5980 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583         0      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568         0      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:         0         0      5552      5566      6029      5631      5958      5634      5341      5339      9134      6608      6499      5935      6955      6679 
dram[22]:         0      5604      5556      5551      5983         0      5633      5632      5342      5344      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019         0      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012         0      5617      5615      5341      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5342      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:         0      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951         0      5987 
dram[29]:      5554         0      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939         0      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5341      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  2.000000  2.500000  2.000000  2.500000  3.000000  2.000000  4.000000      -nan 64.000000 64.000000 13.500000  4.600000  1.000000  1.666667  2.000000  2.000000 
dram[1]:  1.500000  2.000000      -nan  2.000000      -nan  3.000000  1.500000  1.000000 64.000000 33.000000 25.000000  5.200000  1.500000  1.000000  1.500000  1.666667 
dram[2]:  2.000000  2.500000  1.000000  1.250000  3.000000  3.000000  2.000000  2.500000 64.000000 33.000000 26.000000 20.000000  1.000000  5.000000  1.000000  3.000000 
dram[3]:  2.000000  1.000000  1.500000  3.000000  2.000000  3.000000  2.500000  5.000000 64.000000 64.000000  4.800000 27.000000  1.000000  1.000000  2.500000  1.000000 
dram[4]:  1.000000  1.500000  4.000000  1.000000  1.000000  1.333333      -nan  2.000000 64.000000 64.000000 21.000000 23.000000  2.000000  3.000000  1.333333  2.000000 
dram[5]:      -nan  1.000000  2.500000  1.500000  1.000000  2.000000  2.000000  1.000000 64.000000 64.000000 21.000000 24.000000  2.000000  4.000000  2.000000  4.000000 
dram[6]:  3.000000  1.000000  2.200000  2.000000  2.500000  2.333333  2.000000  1.500000 33.000000 32.500000 20.000000 20.000000  1.000000  3.000000  2.000000  1.000000 
dram[7]:  1.000000  1.333333  1.250000  1.000000  1.000000  1.000000  1.000000  2.000000 64.000000 33.000000 21.000000 24.000000  2.000000  2.000000  4.000000  1.000000 
dram[8]:  3.000000  3.500000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 32.500000 32.500000 17.000000  4.600000  4.000000  1.666667      -nan  3.000000 
dram[9]:  1.500000  1.000000      -nan  2.000000  1.000000  2.500000  1.000000  3.000000 34.000000 64.000000 23.000000 23.000000  1.000000  1.000000  1.500000  4.000000 
dram[10]:  1.500000  2.000000  1.500000  2.000000  1.000000  1.500000  1.000000  4.000000 32.500000 64.000000  3.333333 21.000000  1.500000  4.000000  2.000000  2.000000 
dram[11]:  2.250000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  2.000000 34.000000 64.000000  4.800000  5.400000  3.000000  3.000000  1.000000  1.333333 
dram[12]:  2.000000  1.000000  1.000000      -nan      -nan  1.500000  3.000000  3.000000 32.500000 64.000000 22.000000 25.000000  2.000000      -nan  1.000000  1.000000 
dram[13]:      -nan  1.000000  1.500000  1.333333  1.500000  2.000000  1.500000  1.666667 33.000000 32.500000 20.000000  7.666667  1.666667  2.000000  1.000000  1.000000 
dram[14]:  1.000000  6.000000  1.500000  1.500000  2.500000  2.000000  1.333333  1.000000 64.000000 64.000000 24.000000 19.000000  3.000000  2.000000  2.000000  1.000000 
dram[15]:  1.500000  1.666667  1.000000  1.500000  2.000000  1.500000  2.000000  2.000000 33.000000 64.000000 23.000000 25.000000  2.000000  4.000000  1.666667  2.000000 
dram[16]:  3.000000  2.333333  2.000000  2.500000  2.000000  2.000000  3.000000  1.000000 33.000000 64.000000 19.000000  8.333333  2.666667  2.000000  2.000000  1.000000 
dram[17]:  1.666667  1.750000  1.000000  1.000000  1.500000  2.000000  1.000000  1.000000 64.000000 64.000000  5.000000 20.000000  1.000000  1.333333  1.000000  3.000000 
dram[18]:  1.000000      -nan  1.500000  2.000000  2.500000  1.500000  1.500000  1.000000 64.000000 64.000000 17.000000  4.600000  5.000000  3.000000  3.000000  2.000000 
dram[19]:  2.000000  1.500000  2.333333  1.000000  1.500000  1.500000  1.500000  2.333333 64.000000 33.500000 24.000000 31.000000  3.000000  3.000000  2.000000  1.000000 
dram[20]:  1.500000  2.000000  2.000000  1.000000      -nan  1.666667  2.000000  1.250000 64.000000 34.000000  4.800000 20.000000  2.000000  5.000000  1.000000  1.000000 
dram[21]:      -nan      -nan  3.500000  1.000000  1.666667  1.000000  1.000000  2.333333 32.500000 64.000000 24.000000 22.000000  6.000000  1.666667  2.000000  1.500000 
dram[22]:      -nan  4.000000  2.500000  2.000000  1.500000      -nan  2.000000  1.000000 64.000000 64.000000 19.000000 23.000000  3.000000  1.333333  1.000000  1.000000 
dram[23]:  2.000000  2.000000  1.500000  2.000000  2.000000  2.500000  2.000000  2.666667 64.000000 32.500000 20.000000 10.000000  1.500000  1.000000  2.000000  4.000000 
dram[24]:  1.000000  2.000000  2.000000  2.000000  2.000000  1.500000      -nan  1.000000 64.000000 32.500000  4.600000 21.000000  2.000000  3.000000  2.000000  1.000000 
dram[25]:  1.500000  1.000000  2.000000  1.000000  1.666667      -nan  2.000000  1.000000 64.000000 64.000000 23.000000 24.000000  2.000000  1.000000  3.000000  1.750000 
dram[26]:  4.000000  2.000000  2.000000  1.000000  2.000000  3.000000  3.000000  1.500000 32.500000 64.000000  4.800000 24.000000  2.000000  4.000000  1.000000  1.000000 
dram[27]:  2.000000  2.000000  3.000000  2.000000  2.000000  2.000000  2.500000  2.000000 64.000000 33.000000  4.400000 21.000000  2.000000  4.000000  2.333333  1.500000 
dram[28]:      -nan  1.000000  1.500000  2.000000  3.000000  2.000000  2.000000  1.000000 64.000000 64.000000  8.333333 17.000000  1.666667  2.000000      -nan  2.000000 
dram[29]:  3.000000      -nan  1.333333  2.000000  2.000000  1.500000  3.000000  2.000000 33.000000 64.000000 18.000000 19.000000  2.000000  2.500000  1.000000  1.000000 
dram[30]:  4.000000  1.000000  1.000000  2.500000  1.500000  1.000000  4.000000  1.666667 64.000000 33.000000  9.333333 23.000000  2.000000      -nan  1.500000  1.000000 
dram[31]:  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000  3.000000  2.000000 32.500000 64.000000  3.857143 22.000000  2.000000  1.000000  3.000000  2.000000 
average row locality = 6738/846 = 7.964539
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         5         2         5         3         2         8         0        64        64        27        23         1         5         2         4 
dram[1]:         3         2         0        10         0         6         3         3        64        66        25        26         6         4         3         5 
dram[2]:         4         5         2         5         3         3         2         5        64        66        26        20         3         5         3         3 
dram[3]:         2         1         3         3         2         3         5         5        64        64        24        27         3         1         5         1 
dram[4]:         2         3         4         1         1         4         0         2        64        64        21        23         2         3         4         2 
dram[5]:         0         4         5         3         1         4         4         1        64        64        21        24         2         4         2         4 
dram[6]:         3         1        11         2         5         7         2         3        66        65        20        20         3         3         2         1 
dram[7]:         1         4         5         2         1         1         1         2        64        66        21        24         2         2         4         1 
dram[8]:         3         7         1         1         0         0         1         6        65        65        17        23         4         5         0         3 
dram[9]:         3         1         0         2         1         5         1         6        68        64        23        23         1         1         3         4 
dram[10]:         6         4         3         2         1         3         2         4        65        64        20        21         6         4         4         6 
dram[11]:         9         0         0         3         1         1         3         4        68        64        24        27         3         3         1         4 
dram[12]:         2         2         2         0         0         3         6         3        65        64        22        25         6         0         1         1 
dram[13]:         0         2         3         4         3         2         3         5        66        65        20        23         5         2         1         1 
dram[14]:         1         6         3         6         5         2         8         1        64        64        24        19         3         2         6         3 
dram[15]:         3         5         1         3         2         3         2         2        66        64        23        25         2         4         5         2 
dram[16]:         3         7         4         5         8         2         6         2        66        64        19        25         8         2         2         3 
dram[17]:         5         7         2         1         3         4         1         2        64        64        25        20         1         4         1         3 
dram[18]:         2         0         3         2         5         3         3         1        64        64        17        23         5         3         6         4 
dram[19]:         4         3         7         1         3         6         3         7        64        67        24        31         3         3         2         1 
dram[20]:         3         2         2         1         0         5         4         5        64        68        24        20         8         5         1         1 
dram[21]:         0         0         7         4         5         1         2         7        65        64        24        22         6         5         2         3 
dram[22]:         0         8         5         2         3         0         2         1        64        64        19        23         3         4         1         4 
dram[23]:         2         2         3         4         2         5         2         8        64        65        20        30         3         1         4         4 
dram[24]:         3         2         2         2         2         3         0         2        64        65        23        21         2         3         2         1 
dram[25]:         3         1         2         1         5         0         6         1        64        64        23        24         2         1         3         7 
dram[26]:         4         4         2         1         2         3         3         3        65        64        24        24         2         4         2         1 
dram[27]:         2         2         3         4         8         2         5         4        64        66        22        21         2         4         7         3 
dram[28]:         0         2         3         4         3         4         4         1        64        64        25        17         5         4         0         4 
dram[29]:         3         0         4         2         2         3         3         2        66        64        18        19         2         5         2         1 
dram[30]:         4         1         2         5         3         2         4         5        64        66        28        23         4         0         3         1 
dram[31]:         1         1         1         2         2         1         3         4        65        64        27        22         2         1         3         2 
total dram reads = 6738
min_bank_accesses = 0!
chip skew: 229/196 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        331       331       328       337       323       324       340    none         910       904       451       519       336       344       335       336
dram[1]:        343       327    none         339    none         336       336       349       907       878       524       437       344       350       337       340
dram[2]:        334       335       350       346       321       321       324       327       911       886       634       549       349       319       350       333
dram[3]:        325       336       374       322       324       321       327       334       907       894       471       461       349       335       341       335
dram[4]:        346       336       319       334       335       355    none         326       909       902       404       461       325       322       352       325
dram[5]:     none         361       332       335       335       334       337       335       906       895       580       423       324       320       325       320
dram[6]:        338       335       342       337       335       335       337       356       892       895       437       400       349       329       325       334
dram[7]:        336       340       343       347       336       335       339       325       907       878       556       611       331       325       319       335
dram[8]:        331       329       334       335    none      none         334       344       900       894       537       384       320       335    none         324
dram[9]:        337       334    none         334       336       327       334       332       874       896       474       461       335       335       343       320
dram[10]:        346       336       334       337       334       339       345       330       900       904       411       396       371       321       333       335
dram[11]:        344    none      none         345       335       335       349       332       873       896       431       558       321       321       336       340
dram[12]:        325       345       345    none      none         336       325       322       901       904       540       517       345    none         335       335
dram[13]:     none         351       339       340       342       339       337       349       890       886       542       436       342       325       336       338
dram[14]:        336       318       342       343       338       324       347       335       909       903       485       386       322       324       339       350
dram[15]:        337       347       335       337       331       350       324       334       889       894       481       525       326       320       340       325
dram[16]:        347       341       335       326       339       326       330       346       892       903       495       440       327       328       325       349
dram[17]:        345       340       345       338       335       338       334       344       907       895       467       478       335       340       335       340
dram[18]:        346    none         336       344       332       335       335       337       910       903       444       410       319       322       331       330
dram[19]:        330       335       339       338       342       372       335       333       907       870       432       455       321       321       326       335
dram[20]:        335       325       331       334    none         336       334       343       910       870       446       437       332       321       335       335
dram[21]:     none      none         333       354       340       335       345       332       898       895       454       469       318       335       325       334
dram[22]:     none         328       327       325       335    none         325       335       910       903       455       468       321       339       335       351
dram[23]:        331       327       337       335       329       334       324       342       907       887       456       469       335       335       329       319
dram[24]:        349       336       324       324       325       335    none         346       910       895       493       503       326       335       325       336
dram[25]:        335       335       333       335       335    none         337       335       908       895       513       409       325       335       321       341
dram[26]:        322       335       325       335       325       321       321       335       901       903       470       401       334       320       347       335
dram[27]:        336       325       324       334       339       328       339       331       907       878       425       467       325       320       334       335
dram[28]:     none         345       335       338       322       329       330       336       910       904       536       411       337       330    none         329
dram[29]:        333    none         340       325       325       348       333       337       889       896       404       502       325       326       345       335
dram[30]:        333       339       346       331       337       350       321       339       909       886       564       523       343    none         336       335
dram[31]:        335       334       335       324       345       335       325       334       898       895       470       511       325       335       326       338
maximum mf latency per bank:
dram[0]:        358       359       341       361       339       335       359         0       403       371       356       423       336       359       336       356
dram[1]:        358       339         0       362         0       360       358       356       379       361       336       422       358       356       364       359
dram[2]:        371       358       366       370       336       335       335       356       403       371       335       335       357       336       357       341
dram[3]:        336       336       392       337       334       334       356       338       379       354       356       334       356       335       356       335
dram[4]:        356       356       336       334       335       417         0       338       403       371       335       335       336       336       359       336
dram[5]:          0       397       356       356       335       356       356       335       379       355       335       334       334       335       336       335
dram[6]:        342       335       407       339       363       358       339       369       403       371       334       336       356       338       335       334
dram[7]:        336       356       356       359       336       335       339       336       379       356       334       335       335       336       336       335
dram[8]:        341       365       334       335         0         0       334       387       403       371       334       360       336       356         0       334
dram[9]:        357       334         0       335       336       359       334       358       379       360       336       334       335       335       356       335
dram[10]:        359       365       355       340       334       367       356       337       403       371       387       336       356       336       356       356
dram[11]:        359         0         0       356       335       335       357       356       379       354       356       361       335       335       336       356
dram[12]:        337       355       355         0         0       356       355       336       403       371       335       336       358         0       335       335
dram[13]:          0       365       368       356       356       340       359       392       379       366       335       363       356       336       336       338
dram[14]:        336       334       355       360       359       334       373       335       403       371       334       336       336       334       356       358
dram[15]:        361       360       335       360       334       360       335       340       379       354       334       335       335       336       355       335
dram[16]:        349       386       355       357       358       337       356       357       403       371       335       357       356       341       336       356
dram[17]:        405       357       356       338       355       355       334       355       379       354       356       335       335       356       335       343
dram[18]:        356         0       356       346       356       356       356       337       403       371       334       359       335       335       356       356
dram[19]:        355       355       360       338       357       360       356       356       379       359       336       335       335       334       337       335
dram[20]:        356       334       335       334         0       360       356       356       403       371       358       335       356       335       335       335
dram[21]:          0         0       355       373       356       335       356       358       379       355       335       335       335       358       335       355
dram[22]:          0       356       356       335       356         0       335       335       403       371       336       334       336       356       335       359
dram[23]:        336       339       357       363       343       355       335       362       379       355       335       356       356       335       355       335
dram[24]:        356       338       335       335       335       356         0       358       403       371       356       336       335       338       336       336
dram[25]:        356       335       336       335       356         0       356       335       379       354       336       335       335       335       335       359
dram[26]:        336       361       336       335       336       335       335       355       403       371       356       336       335       335       356       335
dram[27]:        336       335       335       356       359       338       364       357       379       355       359       335       335       336       355       355
dram[28]:          0       356       356       361       335       355       356       336       403       371       356       335       356       356         0       356
dram[29]:        339         0       356       335       336       356       339       339       379       355       336       335       336       356       355       335
dram[30]:        338       339       357       356       362       365       336       356       403       371       359       336       356         0       355       335
dram[31]:        335       334       335       335       356       335       335       355       379       355       420       335       335       335       337       340
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39613 n_act=27 n_pre=12 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005493
n_activity=1395 dram_eff=0.157
bk0: 4a 39834i bk1: 5a 39832i bk2: 2a 39856i bk3: 5a 39830i bk4: 3a 39856i bk5: 2a 39859i bk6: 8a 39831i bk7: 0a 39871i bk8: 64a 39804i bk9: 64a 39801i bk10: 27a 39833i bk11: 23a 39748i bk12: 1a 39859i bk13: 5a 39810i bk14: 2a 39858i bk15: 4a 39834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876712
Row_Buffer_Locality_read = 0.876712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434188
Bank_Level_Parallism_Col = 1.338205
Bank_Level_Parallism_Ready = 1.031963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.311065 

BW Util details:
bwutil = 0.005493 
total_CMD = 39871 
util_bw = 219 
Wasted_Col = 278 
Wasted_Row = 88 
Idle = 39286 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39613 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 219 
Row_Bus_Util =  0.000978 
CoL_Bus_Util = 0.005493 
Either_Row_CoL_Bus_Util = 0.006471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0272128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39594 n_act=37 n_pre=23 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005668
n_activity=1546 dram_eff=0.1462
bk0: 3a 39833i bk1: 2a 39857i bk2: 0a 39871i bk3: 10a 39758i bk4: 0a 39871i bk5: 6a 39830i bk6: 3a 39833i bk7: 3a 39811i bk8: 64a 39806i bk9: 66a 39779i bk10: 25a 39858i bk11: 26a 39742i bk12: 6a 39785i bk13: 4a 39787i bk14: 3a 39830i bk15: 5a 39797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836283
Row_Buffer_Locality_read = 0.836283
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582386
Bank_Level_Parallism_Col = 1.387454
Bank_Level_Parallism_Ready = 1.035398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348709 

BW Util details:
bwutil = 0.005668 
total_CMD = 39871 
util_bw = 226 
Wasted_Col = 338 
Wasted_Row = 140 
Idle = 39167 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39594 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 226 
Row_Bus_Util =  0.001505 
CoL_Bus_Util = 0.005668 
Either_Row_CoL_Bus_Util = 0.006947 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.032491 
queue_avg = 0.028015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0280153
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39615 n_act=28 n_pre=12 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005493
n_activity=1461 dram_eff=0.1499
bk0: 4a 39827i bk1: 5a 39832i bk2: 2a 39829i bk3: 5a 39779i bk4: 3a 39859i bk5: 3a 39859i bk6: 2a 39859i bk7: 5a 39835i bk8: 64a 39804i bk9: 66a 39772i bk10: 26a 39859i bk11: 20a 39858i bk12: 3a 39811i bk13: 5a 39859i bk14: 3a 39811i bk15: 3a 39854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872146
Row_Buffer_Locality_read = 0.872146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530686
Bank_Level_Parallism_Col = 1.412281
Bank_Level_Parallism_Ready = 1.036530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388158 

BW Util details:
bwutil = 0.005493 
total_CMD = 39871 
util_bw = 219 
Wasted_Col = 254 
Wasted_Row = 81 
Idle = 39317 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39615 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 219 
Row_Bus_Util =  0.001003 
CoL_Bus_Util = 0.005493 
Either_Row_CoL_Bus_Util = 0.006421 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.011719 
queue_avg = 0.023300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0233001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39627 n_act=25 n_pre=9 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005342
n_activity=1453 dram_eff=0.1466
bk0: 2a 39859i bk1: 1a 39859i bk2: 3a 39817i bk3: 3a 39859i bk4: 2a 39859i bk5: 3a 39859i bk6: 5a 39835i bk7: 5a 39855i bk8: 64a 39806i bk9: 64a 39804i bk10: 24a 39763i bk11: 27a 39858i bk12: 3a 39811i bk13: 1a 39859i bk14: 5a 39833i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882629
Row_Buffer_Locality_read = 0.882629
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.361011
Bank_Level_Parallism_Col = 1.300216
Bank_Level_Parallism_Ready = 1.037559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274298 

BW Util details:
bwutil = 0.005342 
total_CMD = 39871 
util_bw = 213 
Wasted_Col = 270 
Wasted_Row = 71 
Idle = 39317 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39627 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 9 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 213 
Row_Bus_Util =  0.000853 
CoL_Bus_Util = 0.005342 
Either_Row_CoL_Bus_Util = 0.006120 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.012295 
queue_avg = 0.026260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0262597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39644 n_act=21 n_pre=6 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005016
n_activity=1241 dram_eff=0.1612
bk0: 2a 39835i bk1: 3a 39833i bk2: 4a 39859i bk3: 1a 39859i bk4: 1a 39859i bk5: 4a 39796i bk6: 0a 39871i bk7: 2a 39857i bk8: 64a 39803i bk9: 64a 39802i bk10: 21a 39858i bk11: 23a 39859i bk12: 2a 39859i bk13: 3a 39857i bk14: 4a 39808i bk15: 2a 39858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895000
Row_Buffer_Locality_read = 0.895000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.367010
Bank_Level_Parallism_Col = 1.370000
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.347500 

BW Util details:
bwutil = 0.005016 
total_CMD = 39871 
util_bw = 200 
Wasted_Col = 216 
Wasted_Row = 69 
Idle = 39386 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39644 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 6 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 200 
Row_Bus_Util =  0.000677 
CoL_Bus_Util = 0.005016 
Either_Row_CoL_Bus_Util = 0.005693 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0231246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39637 n_act=22 n_pre=7 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005192
n_activity=1129 dram_eff=0.1833
bk0: 0a 39871i bk1: 4a 39772i bk2: 5a 39834i bk3: 3a 39835i bk4: 1a 39859i bk5: 4a 39834i bk6: 4a 39833i bk7: 1a 39859i bk8: 64a 39799i bk9: 64a 39798i bk10: 21a 39858i bk11: 24a 39859i bk12: 2a 39859i bk13: 4a 39858i bk14: 2a 39859i bk15: 4a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893720
Row_Buffer_Locality_read = 0.893720
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548889
Bank_Level_Parallism_Col = 1.393204
Bank_Level_Parallism_Ready = 1.024155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393204 

BW Util details:
bwutil = 0.005192 
total_CMD = 39871 
util_bw = 207 
Wasted_Col = 219 
Wasted_Row = 24 
Idle = 39421 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39637 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 207 
Row_Bus_Util =  0.000727 
CoL_Bus_Util = 0.005192 
Either_Row_CoL_Bus_Util = 0.005869 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.008547 
queue_avg = 0.023877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.023877
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39618 n_act=28 n_pre=12 n_ref_event=0 n_req=214 n_rd=214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005367
n_activity=1377 dram_eff=0.1554
bk0: 3a 39856i bk1: 1a 39859i bk2: 11a 39746i bk3: 2a 39858i bk4: 5a 39828i bk5: 7a 39810i bk6: 2a 39857i bk7: 3a 39828i bk8: 66a 39780i bk9: 65a 39777i bk10: 20a 39859i bk11: 20a 39859i bk12: 3a 39811i bk13: 3a 39858i bk14: 2a 39859i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869159
Row_Buffer_Locality_read = 0.869159
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581308
Bank_Level_Parallism_Col = 1.454751
Bank_Level_Parallism_Ready = 1.032710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432127 

BW Util details:
bwutil = 0.005367 
total_CMD = 39871 
util_bw = 214 
Wasted_Col = 244 
Wasted_Row = 77 
Idle = 39336 

BW Util Bottlenecks: 
RCDc_limit = 310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39618 
Read = 214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 214 
total_req = 214 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 214 
Row_Bus_Util =  0.001003 
CoL_Bus_Util = 0.005367 
Either_Row_CoL_Bus_Util = 0.006345 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003953 
queue_avg = 0.026736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0267362
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39641 n_act=23 n_pre=7 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005041
n_activity=1294 dram_eff=0.1553
bk0: 1a 39858i bk1: 4a 39811i bk2: 5a 39787i bk3: 2a 39833i bk4: 1a 39859i bk5: 1a 39859i bk6: 1a 39857i bk7: 2a 39859i bk8: 64a 39800i bk9: 66a 39776i bk10: 21a 39857i bk11: 24a 39858i bk12: 2a 39858i bk13: 2a 39859i bk14: 4a 39859i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885572
Row_Buffer_Locality_read = 0.885572
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424431
Bank_Level_Parallism_Col = 1.356974
Bank_Level_Parallism_Ready = 1.029851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352246 

BW Util details:
bwutil = 0.005041 
total_CMD = 39871 
util_bw = 201 
Wasted_Col = 239 
Wasted_Row = 43 
Idle = 39388 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39641 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 7 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 201 
Row_Bus_Util =  0.000752 
CoL_Bus_Util = 0.005041 
Either_Row_CoL_Bus_Util = 0.005769 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004348 
queue_avg = 0.022723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0227233
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39634 n_act=25 n_pre=12 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005041
n_activity=1179 dram_eff=0.1705
bk0: 3a 39858i bk1: 7a 39827i bk2: 1a 39859i bk3: 1a 39859i bk4: 0a 39871i bk5: 0a 39871i bk6: 1a 39859i bk7: 6a 39771i bk8: 65a 39781i bk9: 65a 39774i bk10: 17a 39858i bk11: 23a 39758i bk12: 4a 39858i bk13: 5a 39811i bk14: 0a 39871i bk15: 3a 39856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875622
Row_Buffer_Locality_read = 0.875622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477695
Bank_Level_Parallism_Col = 1.407059
Bank_Level_Parallism_Ready = 1.039801
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367059 

BW Util details:
bwutil = 0.005041 
total_CMD = 39871 
util_bw = 201 
Wasted_Col = 240 
Wasted_Row = 97 
Idle = 39333 

BW Util Bottlenecks: 
RCDc_limit = 277 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39634 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 12 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 201 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005041 
Either_Row_CoL_Bus_Util = 0.005944 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004219 
queue_avg = 0.023400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0234005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39642 n_act=20 n_pre=5 n_ref_event=0 n_req=206 n_rd=206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005167
n_activity=1097 dram_eff=0.1878
bk0: 3a 39835i bk1: 1a 39859i bk2: 0a 39871i bk3: 2a 39858i bk4: 1a 39859i bk5: 5a 39832i bk6: 1a 39859i bk7: 6a 39833i bk8: 68a 39777i bk9: 64a 39800i bk10: 23a 39859i bk11: 23a 39859i bk12: 1a 39859i bk13: 1a 39859i bk14: 3a 39834i bk15: 4a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902913
Row_Buffer_Locality_read = 0.902913
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478873
Bank_Level_Parallism_Col = 1.393862
Bank_Level_Parallism_Ready = 1.038835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383632 

BW Util details:
bwutil = 0.005167 
total_CMD = 39871 
util_bw = 206 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 39445 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39642 
Read = 206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 5 
n_ref = 0 
n_req = 206 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 206 
Row_Bus_Util =  0.000627 
CoL_Bus_Util = 0.005167 
Either_Row_CoL_Bus_Util = 0.005744 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.008734 
queue_avg = 0.025959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0259587
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39606 n_act=35 n_pre=19 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005392
n_activity=1461 dram_eff=0.1472
bk0: 6a 39784i bk1: 4a 39829i bk2: 3a 39835i bk3: 2a 39856i bk4: 1a 39859i bk5: 3a 39828i bk6: 2a 39835i bk7: 4a 39856i bk8: 65a 39780i bk9: 64a 39801i bk10: 20a 39715i bk11: 21a 39859i bk12: 6a 39786i bk13: 4a 39857i bk14: 4a 39834i bk15: 6a 39807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837209
Row_Buffer_Locality_read = 0.837209
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440559
Bank_Level_Parallism_Col = 1.386233
Bank_Level_Parallism_Ready = 1.037209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.336520 

BW Util details:
bwutil = 0.005392 
total_CMD = 39871 
util_bw = 215 
Wasted_Col = 330 
Wasted_Row = 170 
Idle = 39156 

BW Util Bottlenecks: 
RCDc_limit = 375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39606 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 215 
Row_Bus_Util =  0.001354 
CoL_Bus_Util = 0.005392 
Either_Row_CoL_Bus_Util = 0.006646 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.015094 
queue_avg = 0.026736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0267362
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39608 n_act=32 n_pre=18 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005392
n_activity=1391 dram_eff=0.1546
bk0: 9a 39781i bk1: 0a 39871i bk2: 0a 39871i bk3: 3a 39834i bk4: 1a 39859i bk5: 1a 39859i bk6: 3a 39810i bk7: 4a 39834i bk8: 68a 39775i bk9: 64a 39802i bk10: 24a 39759i bk11: 27a 39759i bk12: 3a 39859i bk13: 3a 39859i bk14: 1a 39859i bk15: 4a 39811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851163
Row_Buffer_Locality_read = 0.851163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589615
Bank_Level_Parallism_Col = 1.406504
Bank_Level_Parallism_Ready = 1.032558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.349594 

BW Util details:
bwutil = 0.005392 
total_CMD = 39871 
util_bw = 215 
Wasted_Col = 295 
Wasted_Row = 87 
Idle = 39274 

BW Util Bottlenecks: 
RCDc_limit = 349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39608 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 215 
Row_Bus_Util =  0.001254 
CoL_Bus_Util = 0.005392 
Either_Row_CoL_Bus_Util = 0.006596 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007605 
queue_avg = 0.028266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0282662
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39642 n_act=20 n_pre=7 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005066
n_activity=1269 dram_eff=0.1592
bk0: 2a 39858i bk1: 2a 39835i bk2: 2a 39835i bk3: 0a 39871i bk4: 0a 39871i bk5: 3a 39833i bk6: 6a 39834i bk7: 3a 39859i bk8: 65a 39780i bk9: 64a 39801i bk10: 22a 39859i bk11: 25a 39859i bk12: 6a 39809i bk13: 0a 39871i bk14: 1a 39859i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900990
Row_Buffer_Locality_read = 0.900990
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346555
Bank_Level_Parallism_Col = 1.323457
Bank_Level_Parallism_Ready = 1.034653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.291358 

BW Util details:
bwutil = 0.005066 
total_CMD = 39871 
util_bw = 202 
Wasted_Col = 218 
Wasted_Row = 59 
Idle = 39392 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39642 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 202 
Row_Bus_Util =  0.000677 
CoL_Bus_Util = 0.005066 
Either_Row_CoL_Bus_Util = 0.005744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0233754
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39630 n_act=29 n_pre=14 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005142
n_activity=1056 dram_eff=0.1941
bk0: 0a 39871i bk1: 2a 39830i bk2: 3a 39830i bk3: 4a 39811i bk4: 3a 39834i bk5: 2a 39856i bk6: 3a 39832i bk7: 5a 39788i bk8: 66a 39776i bk9: 65a 39774i bk10: 20a 39859i bk11: 23a 39801i bk12: 5a 39811i bk13: 2a 39859i bk14: 1a 39859i bk15: 1a 39857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858537
Row_Buffer_Locality_read = 0.858537
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.895966
Bank_Level_Parallism_Col = 1.577396
Bank_Level_Parallism_Ready = 1.039024
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493858 

BW Util details:
bwutil = 0.005142 
total_CMD = 39871 
util_bw = 205 
Wasted_Col = 216 
Wasted_Row = 50 
Idle = 39400 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39630 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 14 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 205 
Row_Bus_Util =  0.001078 
CoL_Bus_Util = 0.005142 
Either_Row_CoL_Bus_Util = 0.006044 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.029046 
queue_avg = 0.026059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.026059
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39612 n_act=30 n_pre=14 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005443
n_activity=1338 dram_eff=0.1622
bk0: 1a 39859i bk1: 6a 39858i bk2: 3a 39834i bk3: 6a 39783i bk4: 5a 39833i bk5: 2a 39859i bk6: 8a 39728i bk7: 1a 39859i bk8: 64a 39804i bk9: 64a 39801i bk10: 24a 39857i bk11: 19a 39858i bk12: 3a 39859i bk13: 2a 39859i bk14: 6a 39807i bk15: 3a 39809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861751
Row_Buffer_Locality_read = 0.861751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506803
Bank_Level_Parallism_Col = 1.422505
Bank_Level_Parallism_Ready = 1.032258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369427 

BW Util details:
bwutil = 0.005443 
total_CMD = 39871 
util_bw = 217 
Wasted_Col = 271 
Wasted_Row = 100 
Idle = 39283 

BW Util Bottlenecks: 
RCDc_limit = 329 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39612 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 14 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 217 
Row_Bus_Util =  0.001104 
CoL_Bus_Util = 0.005443 
Either_Row_CoL_Bus_Util = 0.006496 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007722 
queue_avg = 0.024429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0244288
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39628 n_act=24 n_pre=8 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005317
n_activity=1183 dram_eff=0.1792
bk0: 3a 39833i bk1: 5a 39809i bk2: 1a 39859i bk3: 3a 39832i bk4: 2a 39858i bk5: 3a 39834i bk6: 2a 39859i bk7: 2a 39855i bk8: 66a 39781i bk9: 64a 39801i bk10: 23a 39857i bk11: 25a 39858i bk12: 2a 39858i bk13: 4a 39859i bk14: 5a 39808i bk15: 2a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886792
Row_Buffer_Locality_read = 0.886792
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.685185
Bank_Level_Parallism_Col = 1.512690
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451777 

BW Util details:
bwutil = 0.005317 
total_CMD = 39871 
util_bw = 212 
Wasted_Col = 193 
Wasted_Row = 27 
Idle = 39439 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39628 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 8 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 212 
Row_Bus_Util =  0.000803 
CoL_Bus_Util = 0.005317 
Either_Row_CoL_Bus_Util = 0.006095 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004115 
queue_avg = 0.025106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.025106
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39600 n_act=32 n_pre=16 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005668
n_activity=1512 dram_eff=0.1495
bk0: 3a 39851i bk1: 7a 39793i bk2: 4a 39834i bk3: 5a 39834i bk4: 8a 39778i bk5: 2a 39858i bk6: 6a 39833i bk7: 2a 39834i bk8: 66a 39780i bk9: 64a 39801i bk10: 19a 39856i bk11: 25a 39809i bk12: 8a 39811i bk13: 2a 39857i bk14: 2a 39859i bk15: 3a 39811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858407
Row_Buffer_Locality_read = 0.858407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509404
Bank_Level_Parallism_Col = 1.388672
Bank_Level_Parallism_Ready = 1.048673
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.335938 

BW Util details:
bwutil = 0.005668 
total_CMD = 39871 
util_bw = 226 
Wasted_Col = 306 
Wasted_Row = 106 
Idle = 39233 

BW Util Bottlenecks: 
RCDc_limit = 360 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39600 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 226 
Row_Bus_Util =  0.001204 
CoL_Bus_Util = 0.005668 
Either_Row_CoL_Bus_Util = 0.006797 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.011070 
queue_avg = 0.025758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0257581
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39619 n_act=31 n_pre=15 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005192
n_activity=1340 dram_eff=0.1545
bk0: 5a 39795i bk1: 7a 39783i bk2: 2a 39835i bk3: 1a 39857i bk4: 3a 39835i bk5: 4a 39834i bk6: 1a 39859i bk7: 2a 39835i bk8: 64a 39806i bk9: 64a 39804i bk10: 25a 39759i bk11: 20a 39857i bk12: 1a 39859i bk13: 4a 39811i bk14: 1a 39859i bk15: 3a 39855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850242
Row_Buffer_Locality_read = 0.850242
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.490066
Bank_Level_Parallism_Col = 1.382536
Bank_Level_Parallism_Ready = 1.038647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361746 

BW Util details:
bwutil = 0.005192 
total_CMD = 39871 
util_bw = 207 
Wasted_Col = 294 
Wasted_Row = 103 
Idle = 39267 

BW Util Bottlenecks: 
RCDc_limit = 351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39619 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 15 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 207 
Row_Bus_Util =  0.001154 
CoL_Bus_Util = 0.005192 
Either_Row_CoL_Bus_Util = 0.006320 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003968 
queue_avg = 0.026009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0260089
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39630 n_act=26 n_pre=11 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005142
n_activity=1286 dram_eff=0.1594
bk0: 2a 39835i bk1: 0a 39871i bk2: 3a 39834i bk3: 2a 39855i bk4: 5a 39833i bk5: 3a 39835i bk6: 3a 39835i bk7: 1a 39858i bk8: 64a 39804i bk9: 64a 39801i bk10: 17a 39859i bk11: 23a 39761i bk12: 5a 39859i bk13: 3a 39858i bk14: 6a 39834i bk15: 4a 39835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873171
Row_Buffer_Locality_read = 0.873171
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444030
Bank_Level_Parallism_Col = 1.387244
Bank_Level_Parallism_Ready = 1.034146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387244 

BW Util details:
bwutil = 0.005142 
total_CMD = 39871 
util_bw = 205 
Wasted_Col = 250 
Wasted_Row = 81 
Idle = 39335 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39630 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 205 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005142 
Either_Row_CoL_Bus_Util = 0.006044 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004149 
queue_avg = 0.024629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0246294
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39604 n_act=28 n_pre=12 n_ref_event=0 n_req=229 n_rd=229 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005744
n_activity=1439 dram_eff=0.1591
bk0: 4a 39835i bk1: 3a 39835i bk2: 7a 39806i bk3: 1a 39859i bk4: 3a 39834i bk5: 6a 39786i bk6: 3a 39835i bk7: 7a 39810i bk8: 64a 39806i bk9: 67a 39779i bk10: 24a 39857i bk11: 31a 39854i bk12: 3a 39859i bk13: 3a 39859i bk14: 2a 39859i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877729
Row_Buffer_Locality_read = 0.877729
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534070
Bank_Level_Parallism_Col = 1.355372
Bank_Level_Parallism_Ready = 1.034935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.332645 

BW Util details:
bwutil = 0.005744 
total_CMD = 39871 
util_bw = 229 
Wasted_Col = 271 
Wasted_Row = 43 
Idle = 39328 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39604 
Read = 229 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 12 
n_ref = 0 
n_req = 229 
total_req = 229 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 229 
Row_Bus_Util =  0.001003 
CoL_Bus_Util = 0.005744 
Either_Row_CoL_Bus_Util = 0.006697 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007491 
queue_avg = 0.025382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0253819
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39613 n_act=30 n_pre=15 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005342
n_activity=1573 dram_eff=0.1354
bk0: 3a 39835i bk1: 2a 39859i bk2: 2a 39858i bk3: 1a 39859i bk4: 0a 39871i bk5: 5a 39809i bk6: 4a 39834i bk7: 5a 39787i bk8: 64a 39804i bk9: 68a 39775i bk10: 24a 39761i bk11: 20a 39859i bk12: 8a 39787i bk13: 5a 39858i bk14: 1a 39859i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859155
Row_Buffer_Locality_read = 0.859155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319759
Bank_Level_Parallism_Col = 1.278530
Bank_Level_Parallism_Ready = 1.037559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261122 

BW Util details:
bwutil = 0.005342 
total_CMD = 39871 
util_bw = 213 
Wasted_Col = 328 
Wasted_Row = 122 
Idle = 39208 

BW Util Bottlenecks: 
RCDc_limit = 344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39613 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 213 
Row_Bus_Util =  0.001129 
CoL_Bus_Util = 0.005342 
Either_Row_CoL_Bus_Util = 0.006471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0234506
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39614 n_act=27 n_pre=13 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005443
n_activity=1451 dram_eff=0.1496
bk0: 0a 39871i bk1: 0a 39871i bk2: 7a 39832i bk3: 4a 39778i bk4: 5a 39810i bk5: 1a 39859i bk6: 2a 39835i bk7: 7a 39808i bk8: 65a 39782i bk9: 64a 39805i bk10: 24a 39859i bk11: 22a 39859i bk12: 6a 39858i bk13: 5a 39810i bk14: 2a 39859i bk15: 3a 39835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875576
Row_Buffer_Locality_read = 0.875576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.530726
Bank_Level_Parallism_Col = 1.400447
Bank_Level_Parallism_Ready = 1.027650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.344519 

BW Util details:
bwutil = 0.005443 
total_CMD = 39871 
util_bw = 217 
Wasted_Col = 247 
Wasted_Row = 73 
Idle = 39334 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39614 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 217 
Row_Bus_Util =  0.001003 
CoL_Bus_Util = 0.005443 
Either_Row_CoL_Bus_Util = 0.006446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.024805
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39639 n_act=22 n_pre=8 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005091
n_activity=1261 dram_eff=0.161
bk0: 0a 39871i bk1: 8a 39833i bk2: 5a 39835i bk3: 2a 39859i bk4: 3a 39835i bk5: 0a 39871i bk6: 2a 39859i bk7: 1a 39859i bk8: 64a 39804i bk9: 64a 39801i bk10: 19a 39858i bk11: 23a 39859i bk12: 3a 39859i bk13: 4a 39811i bk14: 1a 39859i bk15: 4a 39785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891626
Row_Buffer_Locality_read = 0.891626
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.389796
Bank_Level_Parallism_Col = 1.330952
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.330952 

BW Util details:
bwutil = 0.005091 
total_CMD = 39871 
util_bw = 203 
Wasted_Col = 233 
Wasted_Row = 54 
Idle = 39381 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39639 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 8 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 203 
Row_Bus_Util =  0.000752 
CoL_Bus_Util = 0.005091 
Either_Row_CoL_Bus_Util = 0.005819 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004310 
queue_avg = 0.022899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0228988
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39618 n_act=26 n_pre=10 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005493
n_activity=1340 dram_eff=0.1634
bk0: 2a 39858i bk1: 2a 39857i bk2: 3a 39834i bk3: 4a 39829i bk4: 2a 39854i bk5: 5a 39828i bk6: 2a 39859i bk7: 8a 39808i bk8: 64a 39805i bk9: 65a 39778i bk10: 20a 39859i bk11: 30a 39809i bk12: 3a 39835i bk13: 1a 39859i bk14: 4a 39835i bk15: 4a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881279
Row_Buffer_Locality_read = 0.881279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.393736
Bank_Level_Parallism_Ready = 1.031963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373602 

BW Util details:
bwutil = 0.005493 
total_CMD = 39871 
util_bw = 219 
Wasted_Col = 244 
Wasted_Row = 63 
Idle = 39345 

BW Util Bottlenecks: 
RCDc_limit = 283 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39618 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 10 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 219 
Row_Bus_Util =  0.000903 
CoL_Bus_Util = 0.005493 
Either_Row_CoL_Bus_Util = 0.006345 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.007905 
queue_avg = 0.025984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0259838
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39641 n_act=24 n_pre=9 n_ref_event=0 n_req=197 n_rd=197 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004941
n_activity=1280 dram_eff=0.1539
bk0: 3a 39811i bk1: 2a 39858i bk2: 2a 39859i bk3: 2a 39859i bk4: 2a 39859i bk5: 3a 39835i bk6: 0a 39871i bk7: 2a 39834i bk8: 64a 39804i bk9: 65a 39777i bk10: 23a 39763i bk11: 21a 39858i bk12: 2a 39859i bk13: 3a 39856i bk14: 2a 39859i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878173
Row_Buffer_Locality_read = 0.878173
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404339
Bank_Level_Parallism_Col = 1.355294
Bank_Level_Parallism_Ready = 1.035533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338824 

BW Util details:
bwutil = 0.004941 
total_CMD = 39871 
util_bw = 197 
Wasted_Col = 245 
Wasted_Row = 65 
Idle = 39364 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39641 
Read = 197 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 9 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 197 
Row_Bus_Util =  0.000828 
CoL_Bus_Util = 0.004941 
Either_Row_CoL_Bus_Util = 0.005769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0231747
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39633 n_act=23 n_pre=8 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005192
n_activity=1375 dram_eff=0.1505
bk0: 3a 39835i bk1: 1a 39859i bk2: 2a 39858i bk3: 1a 39859i bk4: 5a 39811i bk5: 0a 39871i bk6: 6a 39810i bk7: 1a 39859i bk8: 64a 39806i bk9: 64a 39804i bk10: 23a 39859i bk11: 24a 39859i bk12: 2a 39859i bk13: 1a 39859i bk14: 3a 39859i bk15: 7a 39785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321224
Bank_Level_Parallism_Col = 1.263858
Bank_Level_Parallism_Ready = 1.033816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261641 

BW Util details:
bwutil = 0.005192 
total_CMD = 39871 
util_bw = 207 
Wasted_Col = 263 
Wasted_Row = 53 
Idle = 39348 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39633 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 8 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 207 
Row_Bus_Util =  0.000778 
CoL_Bus_Util = 0.005192 
Either_Row_CoL_Bus_Util = 0.005969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0243535
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39632 n_act=24 n_pre=8 n_ref_event=0 n_req=208 n_rd=208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005217
n_activity=1388 dram_eff=0.1499
bk0: 4a 39858i bk1: 4a 39829i bk2: 2a 39859i bk3: 1a 39859i bk4: 2a 39859i bk5: 3a 39859i bk6: 3a 39859i bk7: 3a 39835i bk8: 65a 39780i bk9: 64a 39801i bk10: 24a 39762i bk11: 24a 39859i bk12: 2a 39858i bk13: 4a 39859i bk14: 2a 39833i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.371647
Bank_Level_Parallism_Col = 1.357143
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.334101 

BW Util details:
bwutil = 0.005217 
total_CMD = 39871 
util_bw = 208 
Wasted_Col = 242 
Wasted_Row = 72 
Idle = 39349 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39632 
Read = 208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 8 
n_ref = 0 
n_req = 208 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 208 
Row_Bus_Util =  0.000803 
CoL_Bus_Util = 0.005217 
Either_Row_CoL_Bus_Util = 0.005994 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.004184 
queue_avg = 0.022899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0228988
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39612 n_act=30 n_pre=14 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005493
n_activity=1365 dram_eff=0.1604
bk0: 2a 39858i bk1: 2a 39859i bk2: 3a 39858i bk3: 4a 39834i bk4: 8a 39783i bk5: 2a 39858i bk6: 5a 39826i bk7: 4a 39833i bk8: 64a 39806i bk9: 66a 39779i bk10: 22a 39761i bk11: 21a 39858i bk12: 2a 39859i bk13: 4a 39859i bk14: 7a 39809i bk15: 3a 39835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863014
Row_Buffer_Locality_read = 0.863014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478992
Bank_Level_Parallism_Col = 1.415612
Bank_Level_Parallism_Ready = 1.045662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405063 

BW Util details:
bwutil = 0.005493 
total_CMD = 39871 
util_bw = 219 
Wasted_Col = 273 
Wasted_Row = 103 
Idle = 39276 

BW Util Bottlenecks: 
RCDc_limit = 321 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39612 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 14 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 219 
Row_Bus_Util =  0.001104 
CoL_Bus_Util = 0.005493 
Either_Row_CoL_Bus_Util = 0.006496 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.015444 
queue_avg = 0.026736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0267362
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39633 n_act=25 n_pre=11 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005117
n_activity=1319 dram_eff=0.1547
bk0: 0a 39871i bk1: 2a 39835i bk2: 3a 39835i bk3: 4a 39830i bk4: 3a 39859i bk5: 4a 39835i bk6: 4a 39835i bk7: 1a 39859i bk8: 64a 39804i bk9: 64a 39801i bk10: 25a 39809i bk11: 17a 39858i bk12: 5a 39810i bk13: 4a 39834i bk14: 0a 39871i bk15: 4a 39835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877451
Row_Buffer_Locality_read = 0.877451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437500
Bank_Level_Parallism_Col = 1.357631
Bank_Level_Parallism_Ready = 1.039216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348519 

BW Util details:
bwutil = 0.005117 
total_CMD = 39871 
util_bw = 204 
Wasted_Col = 251 
Wasted_Row = 73 
Idle = 39343 

BW Util Bottlenecks: 
RCDc_limit = 282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39633 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 11 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 204 
Row_Bus_Util =  0.000903 
CoL_Bus_Util = 0.005117 
Either_Row_CoL_Bus_Util = 0.005969 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.008403 
queue_avg = 0.022899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0228988
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39648 n_act=21 n_pre=6 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004916
n_activity=1158 dram_eff=0.1693
bk0: 3a 39857i bk1: 0a 39871i bk2: 4a 39811i bk3: 2a 39859i bk4: 2a 39859i bk5: 3a 39829i bk6: 3a 39857i bk7: 2a 39858i bk8: 66a 39782i bk9: 64a 39805i bk10: 18a 39859i bk11: 19a 39859i bk12: 2a 39859i bk13: 5a 39835i bk14: 2a 39835i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.366167
Bank_Level_Parallism_Col = 1.331683
Bank_Level_Parallism_Ready = 1.025510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.319307 

BW Util details:
bwutil = 0.004916 
total_CMD = 39871 
util_bw = 196 
Wasted_Col = 224 
Wasted_Row = 47 
Idle = 39404 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39648 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 6 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 196 
Row_Bus_Util =  0.000677 
CoL_Bus_Util = 0.004916 
Either_Row_CoL_Bus_Util = 0.005593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0248301
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39624 n_act=26 n_pre=11 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005392
n_activity=1257 dram_eff=0.171
bk0: 4a 39857i bk1: 1a 39857i bk2: 2a 39835i bk3: 5a 39834i bk4: 3a 39832i bk5: 2a 39830i bk6: 4a 39857i bk7: 5a 39811i bk8: 64a 39804i bk9: 66a 39777i bk10: 28a 39809i bk11: 23a 39859i bk12: 4a 39833i bk13: 0a 39871i bk14: 3a 39835i bk15: 1a 39859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879070
Row_Buffer_Locality_read = 0.879070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.575697
Bank_Level_Parallism_Col = 1.419725
Bank_Level_Parallism_Ready = 1.032558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383028 

BW Util details:
bwutil = 0.005392 
total_CMD = 39871 
util_bw = 215 
Wasted_Col = 235 
Wasted_Row = 52 
Idle = 39369 

BW Util Bottlenecks: 
RCDc_limit = 282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39624 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 215 
Row_Bus_Util =  0.000928 
CoL_Bus_Util = 0.005392 
Either_Row_CoL_Bus_Util = 0.006195 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.020243 
queue_avg = 0.024905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0249053
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39871 n_nop=39636 n_act=25 n_pre=9 n_ref_event=0 n_req=201 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005041
n_activity=1412 dram_eff=0.1424
bk0: 1a 39859i bk1: 1a 39859i bk2: 1a 39859i bk3: 2a 39859i bk4: 2a 39835i bk5: 1a 39859i bk6: 3a 39857i bk7: 4a 39833i bk8: 65a 39783i bk9: 64a 39806i bk10: 27a 39683i bk11: 22a 39858i bk12: 2a 39859i bk13: 1a 39859i bk14: 3a 39857i bk15: 2a 39858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875622
Row_Buffer_Locality_read = 0.875622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.290110
Bank_Level_Parallism_Ready = 1.019900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290110 

BW Util details:
bwutil = 0.005041 
total_CMD = 39871 
util_bw = 201 
Wasted_Col = 274 
Wasted_Row = 105 
Idle = 39291 

BW Util Bottlenecks: 
RCDc_limit = 292 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39871 
n_nop = 39636 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 9 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 201 
Row_Bus_Util =  0.000853 
CoL_Bus_Util = 0.005041 
Either_Row_CoL_Bus_Util = 0.005894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0262095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320, Miss = 105, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 324, Miss = 114, Miss_rate = 0.352, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 318, Miss = 104, Miss_rate = 0.327, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 333, Miss = 122, Miss_rate = 0.366, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 340, Miss = 116, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 332, Miss = 103, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 312, Miss = 103, Miss_rate = 0.330, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 325, Miss = 110, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 305, Miss = 106, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 307, Miss = 94, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 319, Miss = 99, Miss_rate = 0.310, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 314, Miss = 108, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 313, Miss = 111, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 307, Miss = 103, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 334, Miss = 100, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 316, Miss = 101, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 101, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 100, Miss_rate = 0.325, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 319, Miss = 108, Miss_rate = 0.339, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 307, Miss = 98, Miss_rate = 0.319, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 308, Miss = 104, Miss_rate = 0.338, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 309, Miss = 111, Miss_rate = 0.359, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 311, Miss = 100, Miss_rate = 0.322, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 335, Miss = 115, Miss_rate = 0.343, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 326, Miss = 100, Miss_rate = 0.307, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 313, Miss = 102, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 311, Miss = 101, Miss_rate = 0.325, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 314, Miss = 104, Miss_rate = 0.331, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 309, Miss = 105, Miss_rate = 0.340, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 112, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 327, Miss = 108, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 317, Miss = 104, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 318, Miss = 109, Miss_rate = 0.343, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[33]: Access = 326, Miss = 117, Miss_rate = 0.359, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[34]: Access = 302, Miss = 98, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 324, Miss = 109, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[36]: Access = 302, Miss = 104, Miss_rate = 0.344, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[37]: Access = 308, Miss = 101, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[38]: Access = 336, Miss = 119, Miss_rate = 0.354, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 316, Miss = 110, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 305, Miss = 104, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 109, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[42]: Access = 309, Miss = 102, Miss_rate = 0.330, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 327, Miss = 115, Miss_rate = 0.352, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 314, Miss = 100, Miss_rate = 0.318, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[45]: Access = 305, Miss = 103, Miss_rate = 0.338, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 326, Miss = 119, Miss_rate = 0.365, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[47]: Access = 314, Miss = 100, Miss_rate = 0.318, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 324, Miss = 98, Miss_rate = 0.302, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[49]: Access = 299, Miss = 99, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 306, Miss = 105, Miss_rate = 0.343, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 102, Miss_rate = 0.319, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[52]: Access = 309, Miss = 102, Miss_rate = 0.330, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 313, Miss = 106, Miss_rate = 0.339, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 319, Miss = 106, Miss_rate = 0.332, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 312, Miss = 113, Miss_rate = 0.362, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 318, Miss = 104, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 312, Miss = 104, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 295, Miss = 92, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 326, Miss = 105, Miss_rate = 0.322, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 334, Miss = 110, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 300, Miss = 98, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 328, Miss = 103, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 20230
L2_total_cache_misses = 6738
L2_total_cache_miss_rate = 0.3331
L2_total_cache_pending_hits = 60
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20230
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=20230
icnt_total_pkts_simt_to_mem=20230
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20230
Req_Network_cycles = 67874
Req_Network_injected_packets_per_cycle =       0.2981 
Req_Network_conflicts_per_cycle =       0.0607
Req_Network_conflicts_per_cycle_util =       1.2361
Req_Bank_Level_Parallism =       6.0696
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0047

Reply_Network_injected_packets_num = 20230
Reply_Network_cycles = 67874
Reply_Network_injected_packets_per_cycle =        0.2981
Reply_Network_conflicts_per_cycle =        0.0042
Reply_Network_conflicts_per_cycle_util =       0.0871
Reply_Bank_Level_Parallism =       6.1415
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0037
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 119087 (inst/sec)
gpgpu_simulation_rate = 1444 (cycle/sec)
gpgpu_silicon_slowdown = 1002077x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 12613
gpu_sim_insn = 959174
gpu_ipc =      76.0465
gpu_tot_sim_cycle = 80487
gpu_tot_sim_insn = 6556304
gpu_tot_ipc =      81.4579
gpu_tot_issued_cta = 1152
gpu_occupancy = 17.1608% 
gpu_tot_occupancy = 14.8433% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6376
partiton_level_parallism_total  =       0.5080
partiton_level_parallism_util =       4.7923
partiton_level_parallism_util_total  =       5.3493
L2_BW  =      75.8273 GB/Sec
L2_BW_total  =      23.5211 GB/Sec
gpu_total_sim_rate=104068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2427, Miss = 1266, Miss_rate = 0.522, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2001, Miss = 1083, Miss_rate = 0.541, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1243, Miss = 730, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1838, Miss = 1007, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1465, Miss = 842, Miss_rate = 0.575, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1571, Miss = 870, Miss_rate = 0.554, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1564, Miss = 892, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2394, Miss = 1275, Miss_rate = 0.533, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1535, Miss = 870, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1872, Miss = 1023, Miss_rate = 0.546, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1410, Miss = 801, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2206, Miss = 1193, Miss_rate = 0.541, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1584, Miss = 889, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1698, Miss = 934, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1820, Miss = 980, Miss_rate = 0.538, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1853, Miss = 991, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2447, Miss = 1296, Miss_rate = 0.530, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2338, Miss = 1249, Miss_rate = 0.534, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2024, Miss = 1096, Miss_rate = 0.542, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1753, Miss = 977, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1812, Miss = 992, Miss_rate = 0.547, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1827, Miss = 1004, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2151, Miss = 1174, Miss_rate = 0.546, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1541, Miss = 869, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1566, Miss = 870, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1764, Miss = 988, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1901, Miss = 1035, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1508, Miss = 849, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1675, Miss = 911, Miss_rate = 0.544, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1477, Miss = 833, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1616, Miss = 908, Miss_rate = 0.562, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1786, Miss = 973, Miss_rate = 0.545, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[32]: Access = 726, Miss = 471, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 829, Miss = 529, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 925, Miss = 568, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1014, Miss = 614, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1163, Miss = 683, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1209, Miss = 702, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 943, Miss = 576, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 996, Miss = 606, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1077, Miss = 643, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 911, Miss = 561, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1370, Miss = 774, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1511, Miss = 841, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1354, Miss = 766, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1133, Miss = 662, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[46]: Access = 877, Miss = 543, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1102, Miss = 640, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1655, Miss = 914, Miss_rate = 0.552, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1297, Miss = 742, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1087, Miss = 646, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1301, Miss = 753, Miss_rate = 0.579, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1398, Miss = 791, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 983, Miss = 603, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1293, Miss = 751, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1150, Miss = 680, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1310, Miss = 749, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1050, Miss = 625, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1127, Miss = 655, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 982, Miss = 590, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1139, Miss = 665, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1584, Miss = 871, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1147, Miss = 672, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1562, Miss = 858, Miss_rate = 0.549, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1623, Miss = 887, Miss_rate = 0.547, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2000, Miss = 1065, Miss_rate = 0.532, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1512, Miss = 850, Miss_rate = 0.562, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1997, Miss = 1088, Miss_rate = 0.545, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1392, Miss = 788, Miss_rate = 0.566, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1607, Miss = 885, Miss_rate = 0.551, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1773, Miss = 959, Miss_rate = 0.541, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1882, Miss = 1015, Miss_rate = 0.539, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1666, Miss = 907, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1986, Miss = 1068, Miss_rate = 0.538, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2112, Miss = 1110, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1638, Miss = 903, Miss_rate = 0.551, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1770, Miss = 971, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1985, Miss = 1049, Miss_rate = 0.528, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1999, Miss = 1072, Miss_rate = 0.536, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1593, Miss = 887, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 123407
	L1D_total_cache_misses = 68918
	L1D_total_cache_miss_rate = 0.5585
	L1D_total_cache_pending_hits = 59
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33294

Total_core_cache_fail_stats:
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
570, 251, 414, 236, 318, 112, 127, 127, 142, 284, 357, 357, 142, 445, 403, 524, 329, 208, 296, 644, 424, 256, 281, 160, 558, 281, 232, 295, 90, 75, 307, 90, 
gpgpu_n_tot_thrd_icount = 6556304
gpgpu_n_tot_w_icount = 551261
gpgpu_n_stall_shd_mem = 4472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40885
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188266	W0_Idle:1558811	W0_Scoreboard:2780126	W1:228834	W2:59555	W3:12751	W4:2516	W5:694	W6:91	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:2	W27:16	W28:40	W29:188	W30:754	W31:2033	W32:189479
single_issue_nums: WS0:135712	WS1:140221	WS2:137339	WS3:137989	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 327080 {8:40885,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1635400 {40:40885,}
maxmflatency = 469 
max_icnt2mem_latency = 37 
maxmrqlatency = 133 
max_icnt2sh_latency = 6 
averagemflatency = 239 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:1942 	5719 	781 	1577 	1912 	1692 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26940 	13945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	40799 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	40767 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         6         5        10        11         5        11        12         0        64        26        15         0         9         0         4 
dram[1]:         5        12         6         9         6         7         7         4        64        64        25        17        18        13         6         7 
dram[2]:         6         4         9         3         9         5        14         4         0        64        26        20        15         7         1         7 
dram[3]:         7        11         8         7        11         0        11        11        64        64        14        27         1        12         5         4 
dram[4]:        12         8         5         8        10         8         7         7        64        64        21        23        17        11         7         5 
dram[5]:         3         8        11        12         5        10        11         8        64        64        21        24        12        15         4         5 
dram[6]:         8         6         8         9         9         5        10         6        64        64        20        20         3         0         4         4 
dram[7]:         6         7         4         8         6         5         7         5        64        64        21        24         9        11         4         1 
dram[8]:         5        10         7         5         5         3         9        10        64        64        17        17        12        13         7         5 
dram[9]:         8         9        11         8         5         6         9         5        64        64        23         0        10        11         1         4 
dram[10]:         6         6        10         7         8         6         7        11        64        64        19        21         2         0         2         4 
dram[11]:         6         3         8         4         8         3         5         4        64        64        11        10        10         9         6         5 
dram[12]:         7         5         3         8         8        13         7         9        64         0         0        25        15        17         6         5 
dram[13]:         6         7         7         4         6         7        10         5        64        64        20        16        14        19         0         7 
dram[14]:         8        11         5         7         4        10         8        10        64        64        24        19        12         7         5         5 
dram[15]:         6        10         6         9         9        10         8         9        64        64        23        25         2         9         6         3 
dram[16]:        11         5        13         8         9         4        10         9        64        64        19        14        14        11         6         4 
dram[17]:         5         4         6         7        10         7         6         7        64        64        16        20        10        15         9         5 
dram[18]:         9         4         6         6         8         9         4         8        64        64        22        15         9        11         4         6 
dram[19]:         6         8         3        13         5         8         8         3        64        64        24        31        12        11         8         5 
dram[20]:         6         9         8         6        11         9        12         6        64        64        16        20        11         8         5         3 
dram[21]:         4         6         7        12         8        10         8         6        64        64        24        22        14         9         8         4 
dram[22]:         5         7         5        10         7         6         8        10        64        64        19        23         5        15         2         5 
dram[23]:        10         9         6         8        10         7         4         6        64        64        20        21        14         1         9         6 
dram[24]:         6         8         9         5        12        10         5         2        64        64        19        21        10        12         6         5 
dram[25]:         5        10         9         6        11         2         8         5        64        64        23        24        12         7         6         2 
dram[26]:         6         3         4         9         5        10         7         8        64        64        18        24        15        10         4         5 
dram[27]:         8         4        10         7         5         4         6         8         0        64        24        21        19        14         9         5 
dram[28]:         3         9         7         7        12         7        10         8        64        64        15        23         8         9         5         7 
dram[29]:         9         4        11        10         7         9        10        10        64        64        20        19        14        10         5         6 
dram[30]:         9        10         7         6         4         5         9         7        64        64        18        23         3         2         6         9 
dram[31]:         4         7        10         7         2        15        10         5        64        64        14        22        14        15         6         7 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5342      5344      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5341      5339      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5341      5339      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      5980 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      5341      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5344      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5341      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5342      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5341      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  2.428571  2.500000  3.000000  3.125000  3.571429  2.800000  3.333333  7.000000 64.000000 34.500000  9.400000  5.000000 13.000000  4.000000  7.000000  2.400000 
dram[1]:  4.250000  5.166667  4.000000  3.000000  2.750000  3.800000  2.857143  2.000000 32.500000 35.500000  7.666667  4.555555  4.500000  2.555556  4.000000  3.400000 
dram[2]:  3.750000  2.000000  2.222222  1.400000  3.166667  2.714286  4.000000  2.428571 64.000000 33.500000  6.000000  6.285714  4.800000  3.500000  2.250000  3.500000 
dram[3]:  3.250000  7.500000  3.142857  4.000000  4.600000  8.000000  3.666667  3.000000 36.000000 35.500000  5.375000  7.666667  3.500000  4.500000  3.000000  2.333333 
dram[4]:  2.714286  2.571429  4.333333  3.500000  7.500000  2.875000  7.500000  4.250000 36.000000 34.000000 11.000000  5.714286  4.166667  4.600000  3.000000  2.250000 
dram[5]:  2.000000  2.500000  4.666667  3.666667  4.500000  3.142857  4.000000  3.142857 35.000000 35.000000 11.000000 12.666667  3.333333  4.333333  2.000000  2.750000 
dram[6]:  7.500000  3.166667  2.875000  3.333333  3.833333  2.250000  6.333333  3.000000 34.500000 34.000000  7.800000  7.166667  4.250000 15.000000  2.750000  2.250000 
dram[7]:  3.500000  3.000000  1.833333  3.142857  2.666667  2.800000  3.333333  4.333333 33.000000 35.000000 10.500000  7.333333  3.500000  4.000000  5.500000  3.333333 
dram[8]:  2.750000  3.500000  3.500000  4.333333  1.857143  2.000000  3.142857  2.500000 33.000000 33.000000  7.500000  4.500000  3.800000  4.400000  3.000000  4.250000 
dram[9]:  3.750000  4.250000 10.000000  2.800000  2.200000  2.875000  3.200000  2.500000 36.500000 33.500000  9.200000 37.000000  3.166667  5.250000  4.500000  2.333333 
dram[10]:  2.125000  2.285714  2.222222  7.500000  3.800000  2.500000  2.500000  4.333333 33.500000 33.000000  5.444445  6.285714  3.200000 19.000000  2.750000  2.200000 
dram[11]:  3.166667  1.666667  4.333333  1.571429  4.333333  3.666667  1.600000  3.500000 36.500000 34.000000  6.142857  4.200000  4.500000  3.750000  3.500000  2.666667 
dram[12]:  3.000000  1.571429  1.714286  3.500000  3.400000  3.428571  3.142857  3.750000 34.500000 64.000000 36.000000 11.000000  4.166667  8.000000  3.000000  2.750000 
dram[13]:  3.000000  2.777778  2.500000  1.888889  2.222222  2.500000  3.600000  2.750000 33.000000 34.500000  6.285714  8.000000  4.200000  7.000000  6.000000  3.666667 
dram[14]:  3.142857  6.000000  2.000000  2.200000  2.666667  4.200000  2.400000  4.250000 33.000000 33.500000  6.857143  4.900000  3.750000  2.750000  3.000000  1.666667 
dram[15]:  1.888889  4.200000  2.166667  6.333333  4.000000  3.400000  4.250000  3.142857 34.000000 33.500000 11.250000 12.666667  5.000000  5.000000  3.250000  6.500000 
dram[16]:  3.500000  2.555556  3.250000  3.142857  3.500000  2.333333  3.625000  4.333333 36.000000 36.000000  6.142857  8.600000  4.800000  3.750000  2.500000  4.000000 
dram[17]:  2.142857  2.333333  2.428571  2.666667  4.333333  2.833333  4.666667  3.166667 33.000000 34.000000  4.000000  8.200000  3.750000  3.571429  5.250000  2.750000 
dram[18]:  2.222222  2.400000  3.600000  2.400000  3.200000  3.000000  2.333333  3.250000 34.500000 34.000000 11.250000  5.125000  4.750000  3.333333  2.750000  2.800000 
dram[19]:  3.000000  3.142857  2.125000  5.400000  2.181818  3.166667  3.250000  2.142857 33.000000 33.500000  5.750000 13.333333  3.800000  4.750000  4.666667  2.500000 
dram[20]:  2.571429  3.000000  5.666667  3.000000  4.000000  2.625000  5.000000  2.500000 35.500000 35.500000  5.250000  8.166667  4.000000  3.000000  2.000000  2.500000 
dram[21]:  2.000000  4.000000  3.571429  2.500000  3.500000  3.800000  2.500000  2.181818 36.000000 36.000000  9.500000  6.125000  4.333333  3.285714  2.500000  4.333333 
dram[22]:  2.166667  5.250000  3.800000  3.600000  3.166667  2.600000  4.200000  3.600000 35.000000 34.500000  6.166667  8.000000  2.833333  4.600000  2.666667  1.833333 
dram[23]:  8.000000  2.714286  2.142857  2.222222  6.500000  2.700000  2.500000  3.000000 32.500000 32.500000 13.666667  8.500000  3.800000  4.666667  3.000000  3.666667 
dram[24]:  3.400000  2.166667  3.000000  2.285714  4.666667  3.285714  3.000000  1.800000 35.500000 34.000000  5.875000  7.166667  4.500000  4.500000  4.000000  3.666667 
dram[25]:  2.571429  2.857143  4.000000  2.571429  3.000000  1.285714  4.400000  3.000000 33.000000 34.000000  9.000000  7.166667  4.500000  3.375000  3.166667  3.000000 
dram[26]:  2.857143  1.833333  3.000000  2.857143  3.200000  6.250000  2.500000  2.750000 38.500000 33.500000  5.222222  7.500000  4.500000  3.833333  1.666667  3.000000 
dram[27]:  3.000000  2.400000  2.666667  3.000000  3.285714  2.500000  3.166667  2.363636 64.000000 33.500000  6.000000  5.875000  5.750000  4.166667  4.400000  2.500000 
dram[28]:  3.500000  3.500000  4.000000  3.285714  4.800000  2.375000  3.400000  2.833333 37.000000 33.500000  4.900000  9.200000  2.666667  3.400000  2.666667  3.000000 
dram[29]:  3.400000  2.000000  2.300000  5.250000  2.428571  2.900000  3.875000  4.750000 35.000000 35.500000 10.500000  9.750000  3.333333  3.666667  1.875000  2.250000 
dram[30]:  4.333333  8.000000  4.400000  3.000000  2.166667  2.142857  5.333333  2.625000 33.000000 34.500000  8.000000  9.000000  5.500000  6.000000  2.285714  4.000000 
dram[31]:  2.200000  3.333333  4.000000  2.666667  1.250000  5.000000  4.000000  2.000000 34.000000 33.000000  6.142857  9.800000  4.500000  4.500000  3.000000  3.250000 
average row locality = 13763/2576 = 5.342780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        15        15        25        25        14        20        14        64        69        47        40        13        24         7        12 
dram[1]:        17        31        16        21        11        19        20        10        65        71        46        41        27        23        16        17 
dram[2]:        15        14        20        14        19        19        28        17        64        67        48        44        24        14         9        14 
dram[3]:        13        15        22        16        23         8        22        18        72        71        43        46        14        18         9         7 
dram[4]:        19        18        13        14        15        23        15        17        72        68        44        40        25        23        18         9 
dram[5]:         4        20        28        22         9        22        16        22        70        70        44        38        20        26        12        11 
dram[6]:        15        19        23        20        23        18        19        15        69        68        39        43        17        15        11         9 
dram[7]:        14        12        11        22         8        14        20        13        66        70        42        44        14        16        11        10 
dram[8]:        22        21        14        13        13         8        22        25        66        66        45        45        19        22         9        17 
dram[9]:        30        17        20        14        11        23        16        15        73        67        46        37        19        21         9        14 
dram[10]:        17        16        20        15        19        15        20        13        67        66        49        44        16        19        11        11 
dram[11]:        19         5        13        11        13        11        16        14        73        68        43        42        18        15        14        16 
dram[12]:        21        11        12        14        17        24        22        15        69        64        36        44        25        24         9        11 
dram[13]:         9        25        20        17        20        15        18        22        66        69        44        40        21        28         6        11 
dram[14]:        22        18        16        22        16        21        24        17        66        67        48        49        15        11        15        10 
dram[15]:        17        21        13        19        20        17        17        22        68        67        45        38        15        20        13        13 
dram[16]:        21        23        26        22        21        14        29        26        72        72        43        43        24        15        10        16 
dram[17]:        15        21        17        16        13        17        14        19        66        68        44        41        15        25        21        11 
dram[18]:        20        12        18        12        16        18        14        26        69        68        45        41        19        20        11        14 
dram[19]:        12        22        17        27        24        19        13        15        66        67        46        40        19        19        14        15 
dram[20]:        18        18        17        15        20        21        20        20        71        71        42        49        24        18        12        10 
dram[21]:        12         8        25        25        28        19        20        24        72        72        38        49        26        23        15        13 
dram[22]:        13        21        19        18        19        13        21        18        70        69        37        40        17        23         8        11 
dram[23]:        16        19        15        20        13        27        15        18        65        65        41        51        19        14        15        11 
dram[24]:        17        13        12        16        14        23        15         9        71        68        47        43        18        18        16        11 
dram[25]:        18        20        16        18        24         9        22        15        66        68        45        43        18        27        19        15 
dram[26]:        20        11        15        20        16        25        15        22        77        67        47        45        27        23        10        15 
dram[27]:        18        12        16        18        23        15        19        26        64        67        48        47        23        25        22        10 
dram[28]:         7        14        16        23        24        19        17        17        74        67        49        46        16        17         8        15 
dram[29]:        17        10        23        21        17        29        31        19        70        71        42        39        20        22        15        18 
dram[30]:        13        16        22        15        13        15        16        21        66        69        40        45        22        12        16        16 
dram[31]:        11        10        20        16         5        25        16        12        68        66        43        49        18        18        12        13 
total dram reads = 13763
bank skew: 77/4 = 19.25
chip skew: 477/387 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        353       343       350       365       340       368       341       349      1004       949       999      1429       317       336       321       365
dram[1]:        339       366       335       359       349       354       371       351       991       923      1175      1335       331       332       327       340
dram[2]:        347       348       356       352       342       344       334       349      1005       967      1234      1173       324       327       332       347
dram[3]:        378       339       373       345       345       328       333       354       927       924      1246      1039       326       334       338       350
dram[4]:        359       372       344       332       335       345       337       354       929       956      1180      1136       328       341       343       337
dram[5]:        354       369       343       375       350       346       360       340       942       933      1181      1323       343       347       353       350
dram[6]:        341       338       350       340       337       352       337       359       954       957      1189       998       337       331       346       335
dram[7]:        328       336       348       352       334       343       344       347       981       932      1236      1215       366       333       323       336
dram[8]:        339       376       339       350       347       344       348       356       983       976      1090      1038       330       326       336       338
dram[9]:        350       339       337       350       367       343       372       350       919       961      1252      1356       343       326       326       344
dram[10]:        351       352       368       328       346       358       361       358       973       978       973      1133       355       317       331       353
dram[11]:        345       347       350       356       343       336       363       337       920       951      1318      1289       335       331       333       329
dram[12]:        344       365       358       354       341       368       348       351       955       998      1473      1225       329       322       330       336
dram[13]:        342       365       353       363       352       355       354       353       981       940      1199      1340       326       332       350       331
dram[14]:        336       345       365       361       360       351       373       351       983       969      1179      1053       337       332       332       368
dram[15]:        359       363       356       343       349       380       344       351       962       959      1204      1358       352       337       350       324
dram[16]:        356       359       372       359       356       354       358       358       928       923      1224      1175       324       333       330       338
dram[17]:        367       352       364       351       343       373       330       344       981       950      1191      1214       344       333       334       354
dram[18]:        355       342       339       342       347       356       362       343       957       959      1146      1133       335       328       352       348
dram[19]:        343       356       355       338       357       355       347       363       981       960      1045      1399       332       329       325       336
dram[20]:        367       359       341       338       350       340       356       348       938       931      1237       992       341       342       341       332
dram[21]:        353       330       360       366       352       355       348       372       925       915      1461      1003       335       336       347       327
dram[22]:        355       333       348       336       341       343       336       346       948       950      1340      1296       345       326       340       356
dram[23]:        335       345       349       359       330       356       350       353       991       979      1249      1156       336       330       330       325
dram[24]:        347       343       344       346       346       339       344       377       940       958      1080      1121       328       336       329       332
dram[25]:        365       345       338       356       353       349       344       348       981       951      1179      1095       330       346       336       336
dram[26]:        355       377       347       341       342       348       356       358       890       969      1219      1186       344       341       353       347
dram[27]:        341       349       339       349       355       362       350       357      1001       959       939      1063       324       328       347       337
dram[28]:        336       356       348       348       342       349       355       357       912       968      1205      1017       345       328       343       352
dram[29]:        343       362       363       369       353       355       363       357       942       924      1168      1170       334       326       342       348
dram[30]:        339       332       336       363       353       347       342       350       983       948      1391      1186       344       334       350       345
dram[31]:        360       349       351       361       355       356       346       354       961       969      1114      1138       334       344       350       331
maximum mf latency per bank:
dram[0]:        373       431       395       410       370       424       369       360       403       371       356       423       336       359       336       360
dram[1]:        371       418       363       377       402       412       395       363       379       361       363       422       358       358       364       362
dram[2]:        371       379       426       370       417       382       358       400       403       371       358       374       357       367       357       362
dram[3]:        395       389       395       384       377       356       360       382       379       364       356       374       357       367       357       374
dram[4]:        423       398       382       356       400       417       360       378       403       371       356       359       365       383       359       371
dram[5]:        363       407       363       449       371       394       380       368       379       362       361       357       359       400       368       379
dram[6]:        356       374       407       371       383       418       372       385       403       371       359       370       356       338       364       364
dram[7]:        364       378       363       373       365       368       407       383       379       356       361       375       369       374       355       369
dram[8]:        360       414       376       412       364       365       450       387       403       371       379       363       362       356       361       360
dram[9]:        390       403       367       368       448       385       401       418       379       362       361       334       406       357       356       370
dram[10]:        366       372       417       364       383       387       396       393       403       371       387       365       356       336       361       356
dram[11]:        361       382       402       370       370       364       399       369       379       355       361       380       356       365       365       356
dram[12]:        364       418       384       403       369       418       391       396       403       371       335       356       358       356       361       363
dram[13]:        365       451       374       437       375       402       375       437       379       366       374       372       356       377       336       357
dram[14]:        369       367       374       392       393       389       400       395       403       371       356       389       357       363       356       359
dram[15]:        416       373       395       384       403       404       397       377       379       361       369       359       384       375       356       356
dram[16]:        461       422       419       417       391       389       386       393       403       371       399       371       358       361       359       356
dram[17]:        436       451       400       374       375       423       369       373       379       380       388       367       392       356       367       367
dram[18]:        420       426       371       365       373       437       439       412       403       371       380       375       394       357       359       360
dram[19]:        363       452       367       368       368       377       365       455       379       359       401       397       363       365       355       363
dram[20]:        400       442       362       374       376       372       380       368       403       371       358       359       361       356       362       359
dram[21]:        378       379       424       390       423       413       393       459       379       356       371       363       390       358       376       366
dram[22]:        409       366       373       360       389       412       376       407       403       371       359       358       359       357       363       359
dram[23]:        375       433       363       387       375       434       382       379       379       355       356       358       357       360       359       364
dram[24]:        361       425       397       363       358       383       369       418       403       371       358       363       369       360       362       359
dram[25]:        396       435       373       383       374       358       384       398       379       359       360       358       371       419       371       368
dram[26]:        421       414       382       392       397       409       396       469       403       378       356       398       392       392       393       365
dram[27]:        416       375       378       380       400       394       374       449       379       355       359       364       370       363       359       358
dram[28]:        357       371       377       386       387       391       380       398       403       371       403       360       357       361       357       367
dram[29]:        389       412       404       410       391       432       398       401       379       356       361       362       367       356       359       418
dram[30]:        426       363       364       375       387       365       376       391       403       371       359       363       359       357       359       374
dram[31]:        415       358       385       419       378       397       426       391       379       372       420       373       361       363       377       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46742 n_act=75 n_pre=59 n_ref_event=0 n_req=421 n_rd=421 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008904
n_activity=2789 dram_eff=0.151
bk0: 17a 47110i bk1: 15a 47101i bk2: 15a 47139i bk3: 25a 47067i bk4: 25a 47094i bk5: 14a 47128i bk6: 20a 47128i bk7: 14a 47230i bk8: 64a 47213i bk9: 69a 47183i bk10: 47a 47165i bk11: 40a 47075i bk12: 13a 47265i bk13: 24a 47138i bk14: 7a 47266i bk15: 12a 47169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821853
Row_Buffer_Locality_read = 0.821853
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.793358
Bank_Level_Parallism_Col = 1.541498
Bank_Level_Parallism_Ready = 1.178147
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425101 

BW Util details:
bwutil = 0.008904 
total_CMD = 47280 
util_bw = 421 
Wasted_Col = 607 
Wasted_Row = 327 
Idle = 45925 

BW Util Bottlenecks: 
RCDc_limit = 729 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46742 
Read = 421 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 421 
Row_Bus_Util =  0.002834 
CoL_Bus_Util = 0.008904 
Either_Row_CoL_Bus_Util = 0.011379 
Issued_on_Two_Bus_Simul_Util = 0.000360 
issued_two_Eff = 0.031599 
queue_avg = 0.052348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0523477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46706 n_act=85 n_pre=69 n_ref_event=0 n_req=451 n_rd=451 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009539
n_activity=2812 dram_eff=0.1604
bk0: 17a 47181i bk1: 31a 47116i bk2: 16a 47188i bk3: 21a 47112i bk4: 11a 47163i bk5: 19a 47119i bk6: 20a 47081i bk7: 10a 47164i bk8: 65a 47189i bk9: 71a 47188i bk10: 46a 47141i bk11: 41a 47038i bk12: 27a 47135i bk13: 23a 47072i bk14: 16a 47186i bk15: 17a 47142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811530
Row_Buffer_Locality_read = 0.811530
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.879585
Bank_Level_Parallism_Col = 1.513762
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422018 

BW Util details:
bwutil = 0.009539 
total_CMD = 47280 
util_bw = 451 
Wasted_Col = 679 
Wasted_Row = 315 
Idle = 45835 

BW Util Bottlenecks: 
RCDc_limit = 811 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46706 
Read = 451 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 451 
total_req = 451 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 451 
Row_Bus_Util =  0.003257 
CoL_Bus_Util = 0.009539 
Either_Row_CoL_Bus_Util = 0.012140 
Issued_on_Two_Bus_Simul_Util = 0.000656 
issued_two_Eff = 0.054007 
queue_avg = 0.067661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0676607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46707 n_act=92 n_pre=76 n_ref_event=0 n_req=430 n_rd=430 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009095
n_activity=3136 dram_eff=0.1371
bk0: 15a 47182i bk1: 14a 47109i bk2: 20a 47046i bk3: 14a 47029i bk4: 19a 47119i bk5: 19a 47094i bk6: 28a 47102i bk7: 17a 47101i bk8: 64a 47213i bk9: 67a 47181i bk10: 48a 47094i bk11: 44a 47105i bk12: 24a 47163i bk13: 14a 47190i bk14: 9a 47194i bk15: 14a 47179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786047
Row_Buffer_Locality_read = 0.786047
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.814600
Bank_Level_Parallism_Col = 1.550182
Bank_Level_Parallism_Ready = 1.139535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438869 

BW Util details:
bwutil = 0.009095 
total_CMD = 47280 
util_bw = 430 
Wasted_Col = 709 
Wasted_Row = 409 
Idle = 45732 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46707 
Read = 430 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 430 
total_req = 430 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 430 
Row_Bus_Util =  0.003553 
CoL_Bus_Util = 0.009095 
Either_Row_CoL_Bus_Util = 0.012119 
Issued_on_Two_Bus_Simul_Util = 0.000529 
issued_two_Eff = 0.043630 
queue_avg = 0.041540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0415398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46767 n_act=67 n_pre=51 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00882
n_activity=2858 dram_eff=0.1459
bk0: 13a 47175i bk1: 15a 47218i bk2: 22a 47075i bk3: 16a 47175i bk4: 23a 47137i bk5: 8a 47266i bk6: 22a 47135i bk7: 18a 47109i bk8: 72a 47185i bk9: 71a 47181i bk10: 43a 47097i bk11: 46a 47135i bk12: 14a 47193i bk13: 18a 47175i bk14: 9a 47210i bk15: 7a 47210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839329
Row_Buffer_Locality_read = 0.839329
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.732449
Bank_Level_Parallism_Col = 1.501055
Bank_Level_Parallism_Ready = 1.187050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390295 

BW Util details:
bwutil = 0.008820 
total_CMD = 47280 
util_bw = 417 
Wasted_Col = 570 
Wasted_Row = 295 
Idle = 45998 

BW Util Bottlenecks: 
RCDc_limit = 633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46767 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 417 
Row_Bus_Util =  0.002496 
CoL_Bus_Util = 0.008820 
Either_Row_CoL_Bus_Util = 0.010850 
Issued_on_Two_Bus_Simul_Util = 0.000465 
issued_two_Eff = 0.042885 
queue_avg = 0.048689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0486887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46741 n_act=73 n_pre=57 n_ref_event=0 n_req=433 n_rd=433 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009158
n_activity=2898 dram_eff=0.1494
bk0: 19a 47079i bk1: 18a 47087i bk2: 13a 47209i bk3: 14a 47194i bk4: 15a 47206i bk5: 23a 47075i bk6: 15a 47232i bk7: 17a 47172i bk8: 72a 47175i bk9: 68a 47185i bk10: 44a 47182i bk11: 40a 47119i bk12: 25a 47136i bk13: 23a 47149i bk14: 18a 47138i bk15: 9a 47188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831409
Row_Buffer_Locality_read = 0.831409
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.766839
Bank_Level_Parallism_Col = 1.526262
Bank_Level_Parallism_Ready = 1.110855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442842 

BW Util details:
bwutil = 0.009158 
total_CMD = 47280 
util_bw = 433 
Wasted_Col = 579 
Wasted_Row = 339 
Idle = 45929 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46741 
Read = 433 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 433 
total_req = 433 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 433 
Row_Bus_Util =  0.002750 
CoL_Bus_Util = 0.009158 
Either_Row_CoL_Bus_Util = 0.011400 
Issued_on_Two_Bus_Simul_Util = 0.000508 
issued_two_Eff = 0.044527 
queue_avg = 0.051607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0516074
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46739 n_act=75 n_pre=59 n_ref_event=0 n_req=434 n_rd=434 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009179
n_activity=2700 dram_eff=0.1607
bk0: 4a 47239i bk1: 20a 47036i bk2: 28a 47132i bk3: 22a 47095i bk4: 9a 47229i bk5: 22a 47071i bk6: 16a 47182i bk7: 22a 47109i bk8: 70a 47175i bk9: 70a 47178i bk10: 44a 47186i bk11: 38a 47215i bk12: 20a 47133i bk13: 26a 47114i bk14: 12a 47143i bk15: 11a 47183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827189
Row_Buffer_Locality_read = 0.827189
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.911111
Bank_Level_Parallism_Col = 1.589980
Bank_Level_Parallism_Ready = 1.135945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475460 

BW Util details:
bwutil = 0.009179 
total_CMD = 47280 
util_bw = 434 
Wasted_Col = 580 
Wasted_Row = 291 
Idle = 45975 

BW Util Bottlenecks: 
RCDc_limit = 686 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46739 
Read = 434 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 434 
total_req = 434 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 434 
Row_Bus_Util =  0.002834 
CoL_Bus_Util = 0.009179 
Either_Row_CoL_Bus_Util = 0.011442 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.049908 
queue_avg = 0.063198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.063198
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46748 n_act=72 n_pre=56 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008947
n_activity=2850 dram_eff=0.1484
bk0: 15a 47232i bk1: 19a 47135i bk2: 23a 47071i bk3: 20a 47127i bk4: 23a 47100i bk5: 18a 47068i bk6: 19a 47189i bk7: 15a 47131i bk8: 69a 47189i bk9: 68a 47186i bk10: 39a 47168i bk11: 43a 47136i bk12: 17a 47190i bk13: 15a 47265i bk14: 11a 47188i bk15: 9a 47185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829787
Row_Buffer_Locality_read = 0.829787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.853639
Bank_Level_Parallism_Col = 1.566239
Bank_Level_Parallism_Ready = 1.132388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443376 

BW Util details:
bwutil = 0.008947 
total_CMD = 47280 
util_bw = 423 
Wasted_Col = 549 
Wasted_Row = 292 
Idle = 46016 

BW Util Bottlenecks: 
RCDc_limit = 684 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46748 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 423 
Row_Bus_Util =  0.002707 
CoL_Bus_Util = 0.008947 
Either_Row_CoL_Bus_Util = 0.011252 
Issued_on_Two_Bus_Simul_Util = 0.000402 
issued_two_Eff = 0.035714 
queue_avg = 0.045516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0455161
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46799 n_act=65 n_pre=49 n_ref_event=0 n_req=387 n_rd=387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008185
n_activity=2534 dram_eff=0.1527
bk0: 14a 47189i bk1: 12a 47176i bk2: 11a 47143i bk3: 22a 47092i bk4: 8a 47211i bk5: 14a 47158i bk6: 20a 47134i bk7: 13a 47198i bk8: 66a 47179i bk9: 70a 47179i bk10: 42a 47191i bk11: 44a 47125i bk12: 14a 47182i bk13: 16a 47186i bk14: 11a 47242i bk15: 10a 47211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832041
Row_Buffer_Locality_read = 0.832041
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.802437
Bank_Level_Parallism_Col = 1.563298
Bank_Level_Parallism_Ready = 1.129199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449477 

BW Util details:
bwutil = 0.008185 
total_CMD = 47280 
util_bw = 387 
Wasted_Col = 509 
Wasted_Row = 253 
Idle = 46131 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46799 
Read = 387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 387 
total_req = 387 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 387 
Row_Bus_Util =  0.002411 
CoL_Bus_Util = 0.008185 
Either_Row_CoL_Bus_Util = 0.010173 
Issued_on_Two_Bus_Simul_Util = 0.000423 
issued_two_Eff = 0.041580 
queue_avg = 0.042872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0428723
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46725 n_act=86 n_pre=70 n_ref_event=0 n_req=427 n_rd=427 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009031
n_activity=2925 dram_eff=0.146
bk0: 22a 47094i bk1: 21a 47107i bk2: 14a 47178i bk3: 13a 47192i bk4: 13a 47108i bk5: 8a 47180i bk6: 22a 47083i bk7: 25a 47017i bk8: 66a 47190i bk9: 66a 47183i bk10: 45a 47127i bk11: 45a 47038i bk12: 19a 47164i bk13: 22a 47162i bk14: 9a 47214i bk15: 17a 47185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798595
Row_Buffer_Locality_read = 0.798595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.757199
Bank_Level_Parallism_Col = 1.526710
Bank_Level_Parallism_Ready = 1.098361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420806 

BW Util details:
bwutil = 0.009031 
total_CMD = 47280 
util_bw = 427 
Wasted_Col = 684 
Wasted_Row = 417 
Idle = 45752 

BW Util Bottlenecks: 
RCDc_limit = 820 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46725 
Read = 427 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 427 
total_req = 427 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 427 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.009031 
Either_Row_CoL_Bus_Util = 0.011739 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.050450 
queue_avg = 0.053892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0538917
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46751 n_act=71 n_pre=55 n_ref_event=0 n_req=432 n_rd=432 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009137
n_activity=2460 dram_eff=0.1756
bk0: 30a 47076i bk1: 17a 47166i bk2: 20a 47232i bk3: 14a 47128i bk4: 11a 47137i bk5: 23a 47061i bk6: 16a 47135i bk7: 15a 47122i bk8: 73a 47181i bk9: 67a 47182i bk10: 46a 47158i bk11: 37a 47267i bk12: 19a 47122i bk13: 21a 47189i bk14: 9a 47239i bk15: 14a 47138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835648
Row_Buffer_Locality_read = 0.835648
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.951600
Bank_Level_Parallism_Col = 1.673866
Bank_Level_Parallism_Ready = 1.261574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514039 

BW Util details:
bwutil = 0.009137 
total_CMD = 47280 
util_bw = 432 
Wasted_Col = 525 
Wasted_Row = 262 
Idle = 46061 

BW Util Bottlenecks: 
RCDc_limit = 633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46751 
Read = 432 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 432 
total_req = 432 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 432 
Row_Bus_Util =  0.002665 
CoL_Bus_Util = 0.009137 
Either_Row_CoL_Bus_Util = 0.011189 
Issued_on_Two_Bus_Simul_Util = 0.000613 
issued_two_Eff = 0.054820 
queue_avg = 0.049788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0497885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46738 n_act=83 n_pre=67 n_ref_event=0 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008841
n_activity=2882 dram_eff=0.145
bk0: 17a 47088i bk1: 16a 47111i bk2: 20a 47011i bk3: 15a 47229i bk4: 19a 47134i bk5: 15a 47109i bk6: 20a 47071i bk7: 13a 47179i bk8: 67a 47187i bk9: 66a 47184i bk10: 49a 47047i bk11: 44a 47120i bk12: 16a 47166i bk13: 19a 47257i bk14: 11a 47189i bk15: 11a 47167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801435
Row_Buffer_Locality_read = 0.801435
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.703537
Bank_Level_Parallism_Col = 1.514720
Bank_Level_Parallism_Ready = 1.155502
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406458 

BW Util details:
bwutil = 0.008841 
total_CMD = 47280 
util_bw = 418 
Wasted_Col = 677 
Wasted_Row = 460 
Idle = 45725 

BW Util Bottlenecks: 
RCDc_limit = 800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46738 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 418 
Row_Bus_Util =  0.003173 
CoL_Bus_Util = 0.008841 
Either_Row_CoL_Bus_Util = 0.011464 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.047970 
queue_avg = 0.050783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0507826
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46766 n_act=78 n_pre=62 n_ref_event=0 n_req=391 n_rd=391 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00827
n_activity=2736 dram_eff=0.1429
bk0: 19a 47133i bk1: 5a 47204i bk2: 13a 47196i bk3: 11a 47119i bk4: 13a 47211i bk5: 11a 47214i bk6: 16a 47019i bk7: 14a 47184i bk8: 73a 47184i bk9: 68a 47186i bk10: 43a 47112i bk11: 42a 47028i bk12: 18a 47192i bk13: 15a 47186i bk14: 14a 47186i bk15: 16a 47145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800511
Row_Buffer_Locality_read = 0.800511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850234
Bank_Level_Parallism_Col = 1.512448
Bank_Level_Parallism_Ready = 1.069054
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422199 

BW Util details:
bwutil = 0.008270 
total_CMD = 47280 
util_bw = 391 
Wasted_Col = 608 
Wasted_Row = 283 
Idle = 45998 

BW Util Bottlenecks: 
RCDc_limit = 767 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46766 
Read = 391 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 391 
Row_Bus_Util =  0.002961 
CoL_Bus_Util = 0.008270 
Either_Row_CoL_Bus_Util = 0.010871 
Issued_on_Two_Bus_Simul_Util = 0.000360 
issued_two_Eff = 0.033074 
queue_avg = 0.044353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0443528
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46754 n_act=72 n_pre=56 n_ref_event=0 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008841
n_activity=2586 dram_eff=0.1616
bk0: 21a 47108i bk1: 11a 47093i bk2: 12a 47118i bk3: 14a 47173i bk4: 17a 47150i bk5: 24a 47074i bk6: 22a 47099i bk7: 15a 47139i bk8: 69a 47185i bk9: 64a 47210i bk10: 36a 47266i bk11: 44a 47188i bk12: 25a 47141i bk13: 24a 47212i bk14: 9a 47214i bk15: 11a 47189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827751
Row_Buffer_Locality_read = 0.827751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838836
Bank_Level_Parallism_Col = 1.555439
Bank_Level_Parallism_Ready = 1.169856
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429916 

BW Util details:
bwutil = 0.008841 
total_CMD = 47280 
util_bw = 418 
Wasted_Col = 574 
Wasted_Row = 280 
Idle = 46008 

BW Util Bottlenecks: 
RCDc_limit = 695 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46754 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 418 
Row_Bus_Util =  0.002707 
CoL_Bus_Util = 0.008841 
Either_Row_CoL_Bus_Util = 0.011125 
Issued_on_Two_Bus_Simul_Util = 0.000423 
issued_two_Eff = 0.038023 
queue_avg = 0.052602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0526015
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46723 n_act=86 n_pre=70 n_ref_event=0 n_req=431 n_rd=431 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009116
n_activity=2575 dram_eff=0.1674
bk0: 9a 47213i bk1: 25a 47030i bk2: 20a 47078i bk3: 17a 47040i bk4: 20a 47054i bk5: 15a 47127i bk6: 18a 47157i bk7: 22a 47030i bk8: 66a 47185i bk9: 69a 47182i bk10: 44a 47097i bk11: 40a 47146i bk12: 21a 47165i bk13: 28a 47172i bk14: 6a 47266i bk15: 11a 47203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800464
Row_Buffer_Locality_read = 0.800464
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.033823
Bank_Level_Parallism_Col = 1.653426
Bank_Level_Parallism_Ready = 1.148492
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511420 

BW Util details:
bwutil = 0.009116 
total_CMD = 47280 
util_bw = 431 
Wasted_Col = 615 
Wasted_Row = 314 
Idle = 45920 

BW Util Bottlenecks: 
RCDc_limit = 795 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46723 
Read = 431 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 431 
total_req = 431 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 431 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.009116 
Either_Row_CoL_Bus_Util = 0.011781 
Issued_on_Two_Bus_Simul_Util = 0.000635 
issued_two_Eff = 0.053860 
queue_avg = 0.062648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0626481
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46701 n_act=93 n_pre=77 n_ref_event=0 n_req=437 n_rd=437 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009243
n_activity=3036 dram_eff=0.1439
bk0: 22a 47108i bk1: 18a 47206i bk2: 16a 47090i bk3: 22a 47000i bk4: 16a 47122i bk5: 21a 47141i bk6: 24a 47006i bk7: 17a 47165i bk8: 66a 47188i bk9: 67a 47180i bk10: 48a 47112i bk11: 49a 47025i bk12: 15a 47190i bk13: 11a 47191i bk14: 15a 47163i bk15: 10a 47139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787185
Row_Buffer_Locality_read = 0.787185
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.786774
Bank_Level_Parallism_Col = 1.545617
Bank_Level_Parallism_Ready = 1.132723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432916 

BW Util details:
bwutil = 0.009243 
total_CMD = 47280 
util_bw = 437 
Wasted_Col = 726 
Wasted_Row = 455 
Idle = 45662 

BW Util Bottlenecks: 
RCDc_limit = 872 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46701 
Read = 437 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 437 
total_req = 437 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 437 
Row_Bus_Util =  0.003596 
CoL_Bus_Util = 0.009243 
Either_Row_CoL_Bus_Util = 0.012246 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.048359 
queue_avg = 0.057064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0570643
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46759 n_act=68 n_pre=52 n_ref_event=0 n_req=425 n_rd=425 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008989
n_activity=2578 dram_eff=0.1649
bk0: 17a 47044i bk1: 21a 47155i bk2: 13a 47116i bk3: 19a 47178i bk4: 20a 47133i bk5: 17a 47142i bk6: 17a 47180i bk7: 22a 47086i bk8: 68a 47187i bk9: 67a 47183i bk10: 45a 47181i bk11: 38a 47214i bk12: 15a 47202i bk13: 20a 47180i bk14: 13a 47185i bk15: 13a 47239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.937658
Bank_Level_Parallism_Col = 1.662147
Bank_Level_Parallism_Ready = 1.185882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536723 

BW Util details:
bwutil = 0.008989 
total_CMD = 47280 
util_bw = 425 
Wasted_Col = 493 
Wasted_Row = 269 
Idle = 46093 

BW Util Bottlenecks: 
RCDc_limit = 611 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46759 
Read = 425 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 425 
Row_Bus_Util =  0.002538 
CoL_Bus_Util = 0.008989 
Either_Row_CoL_Bus_Util = 0.011019 
Issued_on_Two_Bus_Simul_Util = 0.000508 
issued_two_Eff = 0.046065 
queue_avg = 0.055605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0556049
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46669 n_act=89 n_pre=73 n_ref_event=0 n_req=477 n_rd=477 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01009
n_activity=3144 dram_eff=0.1517
bk0: 21a 47101i bk1: 23a 47030i bk2: 26a 47064i bk3: 22a 47089i bk4: 21a 47114i bk5: 14a 47113i bk6: 29a 47077i bk7: 26a 47125i bk8: 72a 47187i bk9: 72a 47173i bk10: 43a 47093i bk11: 43a 47160i bk12: 24a 47168i bk13: 15a 47190i bk14: 10a 47192i bk15: 16a 47189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813417
Row_Buffer_Locality_read = 0.813417
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.769890
Bank_Level_Parallism_Col = 1.513147
Bank_Level_Parallism_Ready = 1.178197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403732 

BW Util details:
bwutil = 0.010089 
total_CMD = 47280 
util_bw = 477 
Wasted_Col = 750 
Wasted_Row = 407 
Idle = 45646 

BW Util Bottlenecks: 
RCDc_limit = 863 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46669 
Read = 477 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 477 
total_req = 477 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 477 
Row_Bus_Util =  0.003426 
CoL_Bus_Util = 0.010089 
Either_Row_CoL_Bus_Util = 0.012923 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.045827 
queue_avg = 0.076692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.076692
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46726 n_act=86 n_pre=70 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008947
n_activity=2845 dram_eff=0.1487
bk0: 15a 47091i bk1: 21a 47035i bk2: 17a 47085i bk3: 16a 47126i bk4: 13a 47211i bk5: 17a 47108i bk6: 14a 47205i bk7: 19a 47123i bk8: 66a 47180i bk9: 68a 47176i bk10: 44a 46995i bk11: 41a 47159i bk12: 15a 47173i bk13: 25a 47121i bk14: 21a 47181i bk15: 11a 47183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796690
Row_Buffer_Locality_read = 0.796690
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875256
Bank_Level_Parallism_Col = 1.574833
Bank_Level_Parallism_Ready = 1.191489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.407054 

BW Util details:
bwutil = 0.008947 
total_CMD = 47280 
util_bw = 423 
Wasted_Col = 670 
Wasted_Row = 374 
Idle = 45813 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46726 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 423 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.008947 
Either_Row_CoL_Bus_Util = 0.011717 
Issued_on_Two_Bus_Simul_Util = 0.000529 
issued_two_Eff = 0.045126 
queue_avg = 0.051798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0517978
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46732 n_act=84 n_pre=68 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008947
n_activity=2693 dram_eff=0.1571
bk0: 20a 47035i bk1: 12a 47150i bk2: 18a 47155i bk3: 12a 47160i bk4: 16a 47149i bk5: 18a 47092i bk6: 14a 47124i bk7: 26a 47051i bk8: 69a 47175i bk9: 68a 47183i bk10: 45a 47177i bk11: 41a 47083i bk12: 19a 47173i bk13: 20a 47140i bk14: 11a 47193i bk15: 14a 47169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801418
Row_Buffer_Locality_read = 0.801418
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.917438
Bank_Level_Parallism_Col = 1.584080
Bank_Level_Parallism_Ready = 1.101655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438806 

BW Util details:
bwutil = 0.008947 
total_CMD = 47280 
util_bw = 423 
Wasted_Col = 620 
Wasted_Row = 362 
Idle = 45875 

BW Util Bottlenecks: 
RCDc_limit = 775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46732 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 423 
Row_Bus_Util =  0.003215 
CoL_Bus_Util = 0.008947 
Either_Row_CoL_Bus_Util = 0.011591 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.049270 
queue_avg = 0.056366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0563663
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46717 n_act=85 n_pre=69 n_ref_event=0 n_req=435 n_rd=435 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009201
n_activity=2903 dram_eff=0.1498
bk0: 12a 47191i bk1: 22a 47088i bk2: 17a 47085i bk3: 27a 47145i bk4: 24a 47008i bk5: 19a 47125i bk6: 13a 47183i bk7: 15a 47082i bk8: 66a 47184i bk9: 67a 47188i bk10: 46a 47074i bk11: 40a 47197i bk12: 19a 47161i bk13: 19a 47186i bk14: 14a 47205i bk15: 15a 47140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804598
Row_Buffer_Locality_read = 0.804598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838377
Bank_Level_Parallism_Col = 1.508287
Bank_Level_Parallism_Ready = 1.105747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371087 

BW Util details:
bwutil = 0.009201 
total_CMD = 47280 
util_bw = 435 
Wasted_Col = 691 
Wasted_Row = 328 
Idle = 45826 

BW Util Bottlenecks: 
RCDc_limit = 809 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46717 
Read = 435 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 435 
total_req = 435 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 435 
Row_Bus_Util =  0.003257 
CoL_Bus_Util = 0.009201 
Either_Row_CoL_Bus_Util = 0.011908 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.046181 
queue_avg = 0.049662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0496616
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46699 n_act=86 n_pre=70 n_ref_event=0 n_req=446 n_rd=446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009433
n_activity=3188 dram_eff=0.1399
bk0: 18a 47065i bk1: 18a 47101i bk2: 17a 47212i bk3: 15a 47152i bk4: 20a 47141i bk5: 21a 47077i bk6: 20a 47182i bk7: 20a 47077i bk8: 71a 47173i bk9: 71a 47182i bk10: 42a 47095i bk11: 49a 47132i bk12: 24a 47142i bk13: 18a 47142i bk14: 12a 47140i bk15: 10a 47191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807175
Row_Buffer_Locality_read = 0.807175
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.711950
Bank_Level_Parallism_Col = 1.477333
Bank_Level_Parallism_Ready = 1.139013
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366222 

BW Util details:
bwutil = 0.009433 
total_CMD = 47280 
util_bw = 446 
Wasted_Col = 730 
Wasted_Row = 414 
Idle = 45690 

BW Util Bottlenecks: 
RCDc_limit = 821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46699 
Read = 446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 446 
total_req = 446 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 446 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.009433 
Either_Row_CoL_Bus_Util = 0.012288 
Issued_on_Two_Bus_Simul_Util = 0.000444 
issued_two_Eff = 0.036145 
queue_avg = 0.050127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0501269
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46662 n_act=95 n_pre=79 n_ref_event=0 n_req=469 n_rd=469 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00992
n_activity=3241 dram_eff=0.1447
bk0: 12a 47129i bk1: 8a 47235i bk2: 25a 47089i bk3: 25a 47009i bk4: 28a 47062i bk5: 19a 47136i bk6: 20a 47066i bk7: 24a 46984i bk8: 72a 47186i bk9: 72a 47185i bk10: 38a 47186i bk11: 49a 47086i bk12: 26a 47126i bk13: 23a 47113i bk14: 15a 47140i bk15: 13a 47202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797441
Row_Buffer_Locality_read = 0.797441
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.817360
Bank_Level_Parallism_Col = 1.537415
Bank_Level_Parallism_Ready = 1.159915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.399660 

BW Util details:
bwutil = 0.009920 
total_CMD = 47280 
util_bw = 469 
Wasted_Col = 759 
Wasted_Row = 431 
Idle = 45621 

BW Util Bottlenecks: 
RCDc_limit = 902 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46662 
Read = 469 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 469 
total_req = 469 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 469 
Row_Bus_Util =  0.003680 
CoL_Bus_Util = 0.009920 
Either_Row_CoL_Bus_Util = 0.013071 
Issued_on_Two_Bus_Simul_Util = 0.000529 
issued_two_Eff = 0.040453 
queue_avg = 0.065165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.065165
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46751 n_act=76 n_pre=60 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00882
n_activity=2746 dram_eff=0.1519
bk0: 13a 47112i bk1: 21a 47182i bk2: 19a 47143i bk3: 18a 47163i bk4: 19a 47116i bk5: 13a 47149i bk6: 21a 47143i bk7: 18a 47145i bk8: 70a 47178i bk9: 69a 47179i bk10: 37a 47140i bk11: 40a 47167i bk12: 17a 47142i bk13: 23a 47163i bk14: 8a 47215i bk15: 11a 47144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817746
Row_Buffer_Locality_read = 0.817746
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.786982
Bank_Level_Parallism_Col = 1.516717
Bank_Level_Parallism_Ready = 1.117506
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437690 

BW Util details:
bwutil = 0.008820 
total_CMD = 47280 
util_bw = 417 
Wasted_Col = 610 
Wasted_Row = 325 
Idle = 45928 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46751 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 417 
Row_Bus_Util =  0.002876 
CoL_Bus_Util = 0.008820 
Either_Row_CoL_Bus_Util = 0.011189 
Issued_on_Two_Bus_Simul_Util = 0.000508 
issued_two_Eff = 0.045369 
queue_avg = 0.044818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0448181
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46732 n_act=78 n_pre=62 n_ref_event=0 n_req=424 n_rd=424 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008968
n_activity=2817 dram_eff=0.1505
bk0: 16a 47229i bk1: 19a 47091i bk2: 15a 47112i bk3: 20a 47041i bk4: 13a 47221i bk5: 27a 46991i bk6: 15a 47125i bk7: 18a 47132i bk8: 65a 47188i bk9: 65a 47187i bk10: 41a 47213i bk11: 51a 47143i bk12: 19a 47166i bk13: 14a 47214i bk14: 15a 47167i bk15: 11a 47214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816038
Row_Buffer_Locality_read = 0.816038
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.795058
Bank_Level_Parallism_Col = 1.490786
Bank_Level_Parallism_Ready = 1.141509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406402 

BW Util details:
bwutil = 0.008968 
total_CMD = 47280 
util_bw = 424 
Wasted_Col = 646 
Wasted_Row = 306 
Idle = 45904 

BW Util Bottlenecks: 
RCDc_limit = 770 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46732 
Read = 424 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 424 
Row_Bus_Util =  0.002961 
CoL_Bus_Util = 0.008968 
Either_Row_CoL_Bus_Util = 0.011591 
Issued_on_Two_Bus_Simul_Util = 0.000338 
issued_two_Eff = 0.029197 
queue_avg = 0.052242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.052242
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46762 n_act=75 n_pre=59 n_ref_event=0 n_req=411 n_rd=411 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008693
n_activity=2814 dram_eff=0.1461
bk0: 17a 47162i bk1: 13a 47121i bk2: 12a 47176i bk3: 16a 47112i bk4: 14a 47197i bk5: 23a 47097i bk6: 15a 47155i bk7: 9a 47134i bk8: 71a 47182i bk9: 68a 47183i bk10: 47a 47089i bk11: 43a 47139i bk12: 18a 47190i bk13: 18a 47186i bk14: 16a 47184i bk15: 11a 47211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817518
Row_Buffer_Locality_read = 0.817518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.792296
Bank_Level_Parallism_Col = 1.523268
Bank_Level_Parallism_Ready = 1.104623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421924 

BW Util details:
bwutil = 0.008693 
total_CMD = 47280 
util_bw = 411 
Wasted_Col = 596 
Wasted_Row = 317 
Idle = 45956 

BW Util Bottlenecks: 
RCDc_limit = 705 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46762 
Read = 411 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 411 
Row_Bus_Util =  0.002834 
CoL_Bus_Util = 0.008693 
Either_Row_CoL_Bus_Util = 0.010956 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.052124 
queue_avg = 0.042978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.042978
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46705 n_act=88 n_pre=72 n_ref_event=0 n_req=443 n_rd=443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00937
n_activity=2817 dram_eff=0.1573
bk0: 18a 47097i bk1: 20a 47084i bk2: 16a 47169i bk3: 18a 47099i bk4: 24a 47071i bk5: 9a 47119i bk6: 22a 47156i bk7: 15a 47136i bk8: 66a 47186i bk9: 68a 47186i bk10: 45a 47162i bk11: 43a 47141i bk12: 18a 47184i bk13: 27a 47065i bk14: 19a 47133i bk15: 15a 47161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801354
Row_Buffer_Locality_read = 0.801354
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.919723
Bank_Level_Parallism_Col = 1.542466
Bank_Level_Parallism_Ready = 1.137697
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416438 

BW Util details:
bwutil = 0.009370 
total_CMD = 47280 
util_bw = 443 
Wasted_Col = 697 
Wasted_Row = 305 
Idle = 45835 

BW Util Bottlenecks: 
RCDc_limit = 811 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46705 
Read = 443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 88 
n_pre = 72 
n_ref = 0 
n_req = 443 
total_req = 443 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 443 
Row_Bus_Util =  0.003384 
CoL_Bus_Util = 0.009370 
Either_Row_CoL_Bus_Util = 0.012162 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.048696 
queue_avg = 0.054780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.05478
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46694 n_act=90 n_pre=74 n_ref_event=0 n_req=455 n_rd=455 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009624
n_activity=3054 dram_eff=0.149
bk0: 20a 47086i bk1: 11a 47137i bk2: 15a 47148i bk3: 20a 47101i bk4: 16a 47157i bk5: 25a 47176i bk6: 15a 47125i bk7: 22a 47064i bk8: 77a 47185i bk9: 67a 47180i bk10: 47a 47072i bk11: 45a 47127i bk12: 27a 47118i bk13: 23a 47127i bk14: 10a 47137i bk15: 15a 47151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802198
Row_Buffer_Locality_read = 0.802198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855186
Bank_Level_Parallism_Col = 1.538874
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403038 

BW Util details:
bwutil = 0.009624 
total_CMD = 47280 
util_bw = 455 
Wasted_Col = 712 
Wasted_Row = 366 
Idle = 45747 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46694 
Read = 455 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 455 
total_req = 455 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 455 
Row_Bus_Util =  0.003469 
CoL_Bus_Util = 0.009624 
Either_Row_CoL_Bus_Util = 0.012394 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.056314 
queue_avg = 0.049556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0495558
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46687 n_act=91 n_pre=75 n_ref_event=0 n_req=453 n_rd=453 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009581
n_activity=3027 dram_eff=0.1497
bk0: 18a 47127i bk1: 12a 47158i bk2: 16a 47127i bk3: 18a 47134i bk4: 23a 47082i bk5: 15a 47129i bk6: 19a 47122i bk7: 26a 46982i bk8: 64a 47215i bk9: 67a 47188i bk10: 48a 47091i bk11: 47a 47088i bk12: 23a 47184i bk13: 25a 47132i bk14: 22a 47165i bk15: 10a 47194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799117
Row_Buffer_Locality_read = 0.799117
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.829110
Bank_Level_Parallism_Col = 1.537409
Bank_Level_Parallism_Ready = 1.072848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427007 

BW Util details:
bwutil = 0.009581 
total_CMD = 47280 
util_bw = 453 
Wasted_Col = 688 
Wasted_Row = 398 
Idle = 45741 

BW Util Bottlenecks: 
RCDc_limit = 861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46687 
Read = 453 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 453 
total_req = 453 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 453 
Row_Bus_Util =  0.003511 
CoL_Bus_Util = 0.009581 
Either_Row_CoL_Bus_Util = 0.012542 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.043845 
queue_avg = 0.053638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0536379
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46739 n_act=79 n_pre=63 n_ref_event=0 n_req=429 n_rd=429 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009074
n_activity=2924 dram_eff=0.1467
bk0: 7a 47240i bk1: 14a 47183i bk2: 16a 47183i bk3: 23a 47102i bk4: 24a 47138i bk5: 19a 47055i bk6: 17a 47135i bk7: 17a 47102i bk8: 74a 47185i bk9: 67a 47179i bk10: 49a 47020i bk11: 46a 47154i bk12: 16a 47145i bk13: 17a 47163i bk14: 8a 47211i bk15: 15a 47150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815851
Row_Buffer_Locality_read = 0.815851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.756164
Bank_Level_Parallism_Col = 1.553110
Bank_Level_Parallism_Ready = 1.242424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427751 

BW Util details:
bwutil = 0.009074 
total_CMD = 47280 
util_bw = 429 
Wasted_Col = 657 
Wasted_Row = 374 
Idle = 45820 

BW Util Bottlenecks: 
RCDc_limit = 758 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46739 
Read = 429 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 429 
total_req = 429 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 429 
Row_Bus_Util =  0.003003 
CoL_Bus_Util = 0.009074 
Either_Row_CoL_Bus_Util = 0.011442 
Issued_on_Two_Bus_Simul_Util = 0.000635 
issued_two_Eff = 0.055453 
queue_avg = 0.052834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0528342
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46675 n_act=93 n_pre=77 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009814
n_activity=2942 dram_eff=0.1577
bk0: 17a 47150i bk1: 10a 47140i bk2: 23a 47017i bk3: 21a 47154i bk4: 17a 47074i bk5: 29a 46999i bk6: 31a 47040i bk7: 19a 47164i bk8: 70a 47190i bk9: 71a 47189i bk10: 42a 47189i bk11: 39a 47188i bk12: 20a 47139i bk13: 22a 47143i bk14: 15a 47093i bk15: 18a 47065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799569
Row_Buffer_Locality_read = 0.799569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800239
Bank_Level_Parallism_Col = 1.509737
Bank_Level_Parallism_Ready = 1.159483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406435 

BW Util details:
bwutil = 0.009814 
total_CMD = 47280 
util_bw = 464 
Wasted_Col = 769 
Wasted_Row = 439 
Idle = 45608 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46675 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 464 
Row_Bus_Util =  0.003596 
CoL_Bus_Util = 0.009814 
Either_Row_CoL_Bus_Util = 0.012796 
Issued_on_Two_Bus_Simul_Util = 0.000613 
issued_two_Eff = 0.047934 
queue_avg = 0.068655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0686548
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46763 n_act=70 n_pre=54 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00882
n_activity=2486 dram_eff=0.1677
bk0: 13a 47202i bk1: 16a 47237i bk2: 22a 47156i bk3: 15a 47160i bk4: 13a 47125i bk5: 15a 47108i bk6: 16a 47207i bk7: 21a 47056i bk8: 66a 47187i bk9: 69a 47185i bk10: 40a 47164i bk11: 45a 47166i bk12: 22a 47183i bk13: 12a 47232i bk14: 16a 47121i bk15: 16a 47180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832134
Row_Buffer_Locality_read = 0.832134
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.901024
Bank_Level_Parallism_Col = 1.576027
Bank_Level_Parallism_Ready = 1.083933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.408435 

BW Util details:
bwutil = 0.008820 
total_CMD = 47280 
util_bw = 417 
Wasted_Col = 514 
Wasted_Row = 241 
Idle = 46108 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46763 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 417 
Row_Bus_Util =  0.002623 
CoL_Bus_Util = 0.008820 
Either_Row_CoL_Bus_Util = 0.010935 
Issued_on_Two_Bus_Simul_Util = 0.000508 
issued_two_Eff = 0.046422 
queue_avg = 0.047356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0473562
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47280 n_nop=46776 n_act=70 n_pre=54 n_ref_event=0 n_req=402 n_rd=402 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008503
n_activity=2761 dram_eff=0.1456
bk0: 11a 47150i bk1: 10a 47214i bk2: 20a 47145i bk3: 16a 47115i bk4: 5a 47182i bk5: 25a 47139i bk6: 16a 47129i bk7: 12a 47125i bk8: 68a 47191i bk9: 66a 47184i bk10: 43a 47091i bk11: 49a 47151i bk12: 18a 47190i bk13: 18a 47183i bk14: 12a 47178i bk15: 13a 47187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825871
Row_Buffer_Locality_read = 0.825871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.799073
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.094527
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401919 

BW Util details:
bwutil = 0.008503 
total_CMD = 47280 
util_bw = 402 
Wasted_Col = 573 
Wasted_Row = 319 
Idle = 45986 

BW Util Bottlenecks: 
RCDc_limit = 668 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47280 
n_nop = 46776 
Read = 402 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 402 
Row_Bus_Util =  0.002623 
CoL_Bus_Util = 0.008503 
Either_Row_CoL_Bus_Util = 0.010660 
Issued_on_Two_Bus_Simul_Util = 0.000465 
issued_two_Eff = 0.043651 
queue_avg = 0.054209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.054209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 627, Miss = 210, Miss_rate = 0.335, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 648, Miss = 211, Miss_rate = 0.326, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 678, Miss = 217, Miss_rate = 0.320, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 647, Miss = 234, Miss_rate = 0.362, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 661, Miss = 203, Miss_rate = 0.307, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 649, Miss = 227, Miss_rate = 0.350, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 652, Miss = 219, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 602, Miss = 198, Miss_rate = 0.329, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 617, Miss = 221, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 641, Miss = 212, Miss_rate = 0.331, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 649, Miss = 224, Miss_rate = 0.345, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 638, Miss = 210, Miss_rate = 0.329, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 604, Miss = 204, Miss_rate = 0.338, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 603, Miss = 219, Miss_rate = 0.363, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 644, Miss = 199, Miss_rate = 0.309, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 605, Miss = 188, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 599, Miss = 212, Miss_rate = 0.354, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 628, Miss = 215, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 661, Miss = 232, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 651, Miss = 200, Miss_rate = 0.307, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 610, Miss = 218, Miss_rate = 0.357, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 614, Miss = 200, Miss_rate = 0.326, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 633, Miss = 193, Miss_rate = 0.305, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 650, Miss = 198, Miss_rate = 0.305, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 671, Miss = 213, Miss_rate = 0.317, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 628, Miss = 205, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 663, Miss = 223, Miss_rate = 0.336, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 634, Miss = 208, Miss_rate = 0.328, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 614, Miss = 198, Miss_rate = 0.322, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 679, Miss = 239, Miss_rate = 0.352, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 656, Miss = 208, Miss_rate = 0.317, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 642, Miss = 217, Miss_rate = 0.338, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 665, Miss = 251, Miss_rate = 0.377, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[33]: Access = 659, Miss = 226, Miss_rate = 0.343, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 598, Miss = 197, Miss_rate = 0.329, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 672, Miss = 226, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 634, Miss = 214, Miss_rate = 0.338, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 605, Miss = 209, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 668, Miss = 219, Miss_rate = 0.328, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 623, Miss = 216, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 624, Miss = 217, Miss_rate = 0.348, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 650, Miss = 229, Miss_rate = 0.352, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 634, Miss = 242, Miss_rate = 0.382, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 693, Miss = 227, Miss_rate = 0.328, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 670, Miss = 218, Miss_rate = 0.325, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 664, Miss = 211, Miss_rate = 0.318, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 635, Miss = 213, Miss_rate = 0.335, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 653, Miss = 201, Miss_rate = 0.308, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[49]: Access = 579, Miss = 210, Miss_rate = 0.363, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 626, Miss = 208, Miss_rate = 0.332, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[51]: Access = 646, Miss = 235, Miss_rate = 0.364, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 676, Miss = 232, Miss_rate = 0.343, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 661, Miss = 223, Miss_rate = 0.337, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 631, Miss = 235, Miss_rate = 0.372, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 616, Miss = 218, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 620, Miss = 213, Miss_rate = 0.344, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 656, Miss = 216, Miss_rate = 0.329, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 641, Miss = 226, Miss_rate = 0.353, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 635, Miss = 238, Miss_rate = 0.375, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 622, Miss = 210, Miss_rate = 0.338, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 683, Miss = 207, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 618, Miss = 205, Miss_rate = 0.332, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 628, Miss = 197, Miss_rate = 0.314, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 40885
L2_total_cache_misses = 13763
L2_total_cache_miss_rate = 0.3366
L2_total_cache_pending_hits = 282
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 282
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40885
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=40885
icnt_total_pkts_simt_to_mem=40885
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40885
Req_Network_cycles = 80487
Req_Network_injected_packets_per_cycle =       0.5080 
Req_Network_conflicts_per_cycle =       0.0786
Req_Network_conflicts_per_cycle_util =       0.8282
Req_Bank_Level_Parallism =       5.3493
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0028
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0079

Reply_Network_injected_packets_num = 40885
Reply_Network_cycles = 80487
Reply_Network_injected_packets_per_cycle =        0.5080
Reply_Network_conflicts_per_cycle =        0.0160
Reply_Network_conflicts_per_cycle_util =       0.1674
Reply_Bank_Level_Parallism =       5.3270
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0063
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 104068 (inst/sec)
gpgpu_simulation_rate = 1277 (cycle/sec)
gpgpu_silicon_slowdown = 1133124x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5512
gpu_sim_insn = 857676
gpu_ipc =     155.6016
gpu_tot_sim_cycle = 85999
gpu_tot_sim_insn = 7413980
gpu_tot_ipc =      86.2101
gpu_tot_issued_cta = 1280
gpu_occupancy = 34.3568% 
gpu_tot_occupancy = 15.3806% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3716
partiton_level_parallism_total  =       0.4992
partiton_level_parallism_util =      17.8087
partiton_level_parallism_util_total  =       5.5340
L2_BW  =      17.2044 GB/Sec
L2_BW_total  =      23.1162 GB/Sec
gpu_total_sim_rate=110656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2507, Miss = 1315, Miss_rate = 0.525, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2081, Miss = 1132, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1323, Miss = 779, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1918, Miss = 1056, Miss_rate = 0.551, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1545, Miss = 891, Miss_rate = 0.577, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1651, Miss = 919, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1644, Miss = 941, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2474, Miss = 1324, Miss_rate = 0.535, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1615, Miss = 919, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1952, Miss = 1072, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1490, Miss = 850, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2286, Miss = 1242, Miss_rate = 0.543, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1664, Miss = 938, Miss_rate = 0.564, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1778, Miss = 983, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1900, Miss = 1029, Miss_rate = 0.542, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1929, Miss = 1038, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2527, Miss = 1345, Miss_rate = 0.532, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2418, Miss = 1298, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2100, Miss = 1143, Miss_rate = 0.544, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1833, Miss = 1026, Miss_rate = 0.560, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1892, Miss = 1041, Miss_rate = 0.550, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1903, Miss = 1051, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2231, Miss = 1223, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1621, Miss = 918, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1642, Miss = 917, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1844, Miss = 1037, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1981, Miss = 1084, Miss_rate = 0.547, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1588, Miss = 898, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1751, Miss = 958, Miss_rate = 0.547, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1557, Miss = 882, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1696, Miss = 957, Miss_rate = 0.564, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1862, Miss = 1020, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[32]: Access = 886, Miss = 568, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 989, Miss = 626, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1081, Miss = 663, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1174, Miss = 711, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1323, Miss = 780, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1365, Miss = 797, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1103, Miss = 673, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1156, Miss = 703, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1237, Miss = 740, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1071, Miss = 658, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1530, Miss = 871, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1671, Miss = 938, Miss_rate = 0.561, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1514, Miss = 863, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1289, Miss = 757, Miss_rate = 0.587, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1037, Miss = 640, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1262, Miss = 737, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1815, Miss = 1011, Miss_rate = 0.557, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1457, Miss = 839, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1243, Miss = 741, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1457, Miss = 848, Miss_rate = 0.582, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1554, Miss = 886, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1143, Miss = 700, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1453, Miss = 848, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1310, Miss = 777, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1470, Miss = 846, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1210, Miss = 722, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1287, Miss = 752, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1142, Miss = 687, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1299, Miss = 762, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1744, Miss = 968, Miss_rate = 0.555, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1307, Miss = 769, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1718, Miss = 953, Miss_rate = 0.555, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1783, Miss = 984, Miss_rate = 0.552, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2160, Miss = 1162, Miss_rate = 0.538, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1668, Miss = 945, Miss_rate = 0.567, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2157, Miss = 1185, Miss_rate = 0.549, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1552, Miss = 885, Miss_rate = 0.570, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1763, Miss = 980, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1933, Miss = 1056, Miss_rate = 0.546, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2042, Miss = 1112, Miss_rate = 0.545, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1822, Miss = 1002, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2142, Miss = 1163, Miss_rate = 0.543, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2272, Miss = 1207, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1798, Miss = 1000, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1926, Miss = 1066, Miss_rate = 0.553, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2145, Miss = 1146, Miss_rate = 0.534, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2159, Miss = 1169, Miss_rate = 0.541, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1753, Miss = 984, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 133575
	L1D_total_cache_misses = 75106
	L1D_total_cache_miss_rate = 0.5623
	L1D_total_cache_pending_hits = 59
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.045
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41414

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
598, 279, 442, 264, 346, 140, 155, 155, 170, 312, 385, 385, 170, 473, 431, 552, 329, 208, 296, 644, 424, 256, 281, 160, 558, 281, 232, 295, 90, 75, 307, 90, 
gpgpu_n_tot_thrd_icount = 7413980
gpgpu_n_tot_w_icount = 608335
gpgpu_n_stall_shd_mem = 4472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42933
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:221896	W0_Idle:1569249	W0_Scoreboard:2825584	W1:229824	W2:62390	W3:17161	W4:8606	W5:6724	W6:4156	W7:2940	W8:1635	W9:825	W10:375	W11:180	W12:60	W13:0	W14:0	W15:15	W16:0	W17:1	W18:0	W19:0	W20:4	W21:12	W22:25	W23:55	W24:109	W25:196	W26:273	W27:418	W28:446	W29:482	W30:943	W31:2099	W32:209977
single_issue_nums: WS0:149988	WS1:154497	WS2:151600	WS3:152250	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 343464 {8:42933,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1717320 {40:42933,}
maxmflatency = 469 
max_icnt2mem_latency = 37 
maxmrqlatency = 133 
max_icnt2sh_latency = 6 
averagemflatency = 236 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:1942 	5719 	781 	1577 	1912 	1692 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28988 	13945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	42846 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	42815 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         6         5        10        11         5        11        12         0        64        26        15         0         9         0         4 
dram[1]:         5        12         6         9         6         7         7         4        64        64        25        17        18        13         6         7 
dram[2]:         6         4         9         3         9         5        14         4         0        64        26        20        15         7         1         7 
dram[3]:         7        11         8         7        11         0        11        11        64        64        14        27         1        12         5         4 
dram[4]:        12         8         5         8        10         8         7         7        64        64        21        23        17        11         7         5 
dram[5]:         3         8        11        12         5        10        11         8        64        64        21        24        12        15         4         5 
dram[6]:         8         6         8         9         9         5        10         6        64        64        20        20         3         0         4         4 
dram[7]:         6         7         4         8         6         5         7         5        64        64        21        24         9        11         4         1 
dram[8]:         5        10         7         5         5         3         9        10        64        64        17        17        12        13         7         5 
dram[9]:         8         9        11         8         5         6         9         5        64        64        23         0        10        11         1         4 
dram[10]:         6         6        10         7         8         6         7        11        64        64        19        21         2         0         2         4 
dram[11]:         6         3         8         4         8         3         5         4        64        64        11        10        10         9         6         5 
dram[12]:         7         5         3         8         8        13         7         9        64         0         0        25        15        17         6         5 
dram[13]:         6         7         7         4         6         7        10         5        64        64        20        16        14        19         0         7 
dram[14]:         8        11         5         7         4        10         8        10        64        64        24        19        12         7         5         5 
dram[15]:         6        10         6         9         9        10         8         9        64        64        23        25         2         9         6         3 
dram[16]:        11         5        13         8         9         4        10         9        64        64        19        14        14        11         6         4 
dram[17]:         5         4         6         7        10         7         6         7        64        64        16        20        10        15         9         5 
dram[18]:         9         4         6         6         8         9         4         8        64        64        22        15         9        11         4         6 
dram[19]:         6         8         3        13         5         8         8         3        64        64        24        31        12        11         8         5 
dram[20]:         6         9         8         6        11         9        12         6        64        64        16        20        11         8         5         3 
dram[21]:         4         6         7        12         8        10         8         6        64        64        24        22        14         9         8         4 
dram[22]:         5         7         5        10         7         6         8        10        64        64        19        23         5        15         2         5 
dram[23]:        10         9         6         8        10         7         4         6        64        64        20        21        14         1         9         6 
dram[24]:         6         8         9         5        12        10         5         2        64        64        19        21        10        12         6         5 
dram[25]:         5        10         9         6        11         2         8         5        64        64        23        24        12         7         6         2 
dram[26]:         6         3         4         9         5        10         7         8        64        64        18        24        15        10         4         5 
dram[27]:         8         4        10         7         5         4         6         8         0        64        24        21        19        14         9         5 
dram[28]:         3         9         7         7        12         7        10         8        64        64        15        23         8         9         5         7 
dram[29]:         9         4        11        10         7         9        10        10        64        64        20        19        14        10         5         6 
dram[30]:         9        10         7         6         4         5         9         7        64        64        18        23         3         2         6         9 
dram[31]:         4         7        10         7         2        15        10         5        64        64        14        22        14        15         6         7 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5342      5344      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5341      5339      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5341      5339      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      5980 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      5341      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5344      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5341      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5342      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5341      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  2.428571  2.500000  3.000000  3.125000  3.571429  2.800000  3.333333  7.000000 64.000000 34.500000  9.400000  5.000000 13.000000  4.000000  7.000000  2.400000 
dram[1]:  4.250000  5.166667  4.000000  3.000000  2.750000  3.800000  2.857143  2.000000 32.500000 35.500000  7.666667  4.555555  4.500000  2.555556  4.000000  3.400000 
dram[2]:  3.750000  2.000000  2.222222  1.400000  3.166667  2.714286  4.000000  2.428571 64.000000 33.500000  6.000000  6.285714  4.800000  3.500000  2.250000  3.500000 
dram[3]:  3.250000  7.500000  3.142857  4.000000  4.600000  8.000000  3.666667  3.000000 36.000000 35.500000  5.375000  7.666667  3.500000  4.500000  3.000000  2.333333 
dram[4]:  2.714286  2.571429  4.333333  3.500000  7.500000  2.875000  7.500000  4.250000 36.000000 34.000000 11.000000  5.714286  4.166667  4.600000  3.000000  2.250000 
dram[5]:  2.000000  2.500000  4.666667  3.666667  4.500000  3.142857  4.000000  3.142857 35.000000 35.000000 11.000000 12.666667  3.333333  4.333333  2.000000  2.750000 
dram[6]:  7.500000  3.166667  2.875000  3.333333  3.833333  2.250000  6.333333  3.000000 34.500000 34.000000  7.800000  7.166667  4.250000 15.000000  2.750000  2.250000 
dram[7]:  3.500000  3.000000  1.833333  3.142857  2.666667  2.800000  3.333333  4.333333 33.000000 35.000000 10.500000  7.333333  3.500000  4.000000  5.500000  3.333333 
dram[8]:  2.750000  3.500000  3.500000  4.333333  1.857143  2.000000  3.142857  2.500000 33.000000 33.000000  7.500000  4.500000  3.800000  4.400000  3.000000  4.250000 
dram[9]:  3.750000  4.250000 10.000000  2.800000  2.200000  2.875000  3.200000  2.500000 36.500000 33.500000  9.200000 37.000000  3.166667  5.250000  4.500000  2.333333 
dram[10]:  2.125000  2.285714  2.222222  7.500000  3.800000  2.500000  2.500000  4.333333 33.500000 33.000000  5.444445  6.285714  3.200000 19.000000  2.750000  2.200000 
dram[11]:  3.166667  1.666667  4.333333  1.571429  4.333333  3.666667  1.600000  3.500000 36.500000 34.000000  6.142857  4.200000  4.500000  3.750000  3.500000  2.666667 
dram[12]:  3.000000  1.571429  1.714286  3.500000  3.400000  3.428571  3.142857  3.750000 34.500000 64.000000 36.000000 11.000000  4.166667  8.000000  3.000000  2.750000 
dram[13]:  3.000000  2.777778  2.500000  1.888889  2.222222  2.500000  3.600000  2.750000 33.000000 34.500000  6.285714  8.000000  4.200000  7.000000  6.000000  3.666667 
dram[14]:  3.142857  6.000000  2.000000  2.200000  2.666667  4.200000  2.400000  4.250000 33.000000 33.500000  6.857143  4.900000  3.750000  2.750000  3.000000  1.666667 
dram[15]:  1.888889  4.200000  2.166667  6.333333  4.000000  3.400000  4.250000  3.142857 34.000000 33.500000 11.250000 12.666667  5.000000  5.000000  3.250000  6.500000 
dram[16]:  3.500000  2.555556  3.250000  3.142857  3.500000  2.333333  3.625000  4.333333 36.000000 36.000000  6.142857  8.600000  4.800000  3.750000  2.500000  4.000000 
dram[17]:  2.142857  2.333333  2.428571  2.666667  4.333333  2.833333  4.666667  3.166667 33.000000 34.000000  4.000000  8.200000  3.750000  3.571429  5.250000  2.750000 
dram[18]:  2.222222  2.400000  3.600000  2.400000  3.200000  3.000000  2.333333  3.250000 34.500000 34.000000 11.250000  5.125000  4.750000  3.333333  2.750000  2.800000 
dram[19]:  3.000000  3.142857  2.125000  5.400000  2.181818  3.166667  3.250000  2.142857 33.000000 33.500000  5.750000 13.333333  3.800000  4.750000  4.666667  2.500000 
dram[20]:  2.571429  3.000000  5.666667  3.000000  4.000000  2.625000  5.000000  2.500000 35.500000 35.500000  5.250000  8.166667  4.000000  3.000000  2.000000  2.500000 
dram[21]:  2.000000  4.000000  3.571429  2.500000  3.500000  3.800000  2.500000  2.181818 36.000000 36.000000  9.500000  6.125000  4.333333  3.285714  2.500000  4.333333 
dram[22]:  2.166667  5.250000  3.800000  3.600000  3.166667  2.600000  4.200000  3.600000 35.000000 34.500000  6.166667  8.000000  2.833333  4.600000  2.666667  1.833333 
dram[23]:  8.000000  2.714286  2.142857  2.222222  6.500000  2.700000  2.500000  3.000000 32.500000 32.500000 13.666667  8.500000  3.800000  4.666667  3.000000  3.666667 
dram[24]:  3.400000  2.166667  3.000000  2.285714  4.666667  3.285714  3.000000  1.800000 35.500000 34.000000  5.875000  7.166667  4.500000  4.500000  4.000000  3.666667 
dram[25]:  2.571429  2.857143  4.000000  2.571429  3.000000  1.285714  4.400000  3.000000 33.000000 34.000000  9.000000  7.166667  4.500000  3.375000  3.166667  3.000000 
dram[26]:  2.857143  1.833333  3.000000  2.857143  3.200000  6.250000  2.500000  2.750000 38.500000 33.500000  5.222222  7.500000  4.500000  3.833333  1.666667  3.000000 
dram[27]:  3.000000  2.400000  2.666667  3.000000  3.285714  2.500000  3.166667  2.363636 64.000000 33.500000  6.000000  5.875000  5.750000  4.166667  4.400000  2.500000 
dram[28]:  3.500000  3.500000  4.000000  3.285714  4.800000  2.375000  3.400000  2.833333 37.000000 33.500000  4.900000  9.200000  2.666667  3.400000  2.666667  3.000000 
dram[29]:  3.400000  2.000000  2.300000  5.250000  2.428571  2.900000  3.875000  4.750000 35.000000 35.500000 10.500000  9.750000  3.333333  3.666667  1.875000  2.250000 
dram[30]:  4.333333  8.000000  4.400000  3.000000  2.166667  2.142857  5.333333  2.625000 33.000000 34.500000  8.000000  9.000000  5.500000  6.000000  2.285714  4.000000 
dram[31]:  2.200000  3.333333  4.000000  2.666667  1.250000  5.000000  4.000000  2.000000 34.000000 33.000000  6.142857  9.800000  4.500000  4.500000  3.000000  3.250000 
average row locality = 13763/2576 = 5.342780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        15        15        25        25        14        20        14        64        69        47        40        13        24         7        12 
dram[1]:        17        31        16        21        11        19        20        10        65        71        46        41        27        23        16        17 
dram[2]:        15        14        20        14        19        19        28        17        64        67        48        44        24        14         9        14 
dram[3]:        13        15        22        16        23         8        22        18        72        71        43        46        14        18         9         7 
dram[4]:        19        18        13        14        15        23        15        17        72        68        44        40        25        23        18         9 
dram[5]:         4        20        28        22         9        22        16        22        70        70        44        38        20        26        12        11 
dram[6]:        15        19        23        20        23        18        19        15        69        68        39        43        17        15        11         9 
dram[7]:        14        12        11        22         8        14        20        13        66        70        42        44        14        16        11        10 
dram[8]:        22        21        14        13        13         8        22        25        66        66        45        45        19        22         9        17 
dram[9]:        30        17        20        14        11        23        16        15        73        67        46        37        19        21         9        14 
dram[10]:        17        16        20        15        19        15        20        13        67        66        49        44        16        19        11        11 
dram[11]:        19         5        13        11        13        11        16        14        73        68        43        42        18        15        14        16 
dram[12]:        21        11        12        14        17        24        22        15        69        64        36        44        25        24         9        11 
dram[13]:         9        25        20        17        20        15        18        22        66        69        44        40        21        28         6        11 
dram[14]:        22        18        16        22        16        21        24        17        66        67        48        49        15        11        15        10 
dram[15]:        17        21        13        19        20        17        17        22        68        67        45        38        15        20        13        13 
dram[16]:        21        23        26        22        21        14        29        26        72        72        43        43        24        15        10        16 
dram[17]:        15        21        17        16        13        17        14        19        66        68        44        41        15        25        21        11 
dram[18]:        20        12        18        12        16        18        14        26        69        68        45        41        19        20        11        14 
dram[19]:        12        22        17        27        24        19        13        15        66        67        46        40        19        19        14        15 
dram[20]:        18        18        17        15        20        21        20        20        71        71        42        49        24        18        12        10 
dram[21]:        12         8        25        25        28        19        20        24        72        72        38        49        26        23        15        13 
dram[22]:        13        21        19        18        19        13        21        18        70        69        37        40        17        23         8        11 
dram[23]:        16        19        15        20        13        27        15        18        65        65        41        51        19        14        15        11 
dram[24]:        17        13        12        16        14        23        15         9        71        68        47        43        18        18        16        11 
dram[25]:        18        20        16        18        24         9        22        15        66        68        45        43        18        27        19        15 
dram[26]:        20        11        15        20        16        25        15        22        77        67        47        45        27        23        10        15 
dram[27]:        18        12        16        18        23        15        19        26        64        67        48        47        23        25        22        10 
dram[28]:         7        14        16        23        24        19        17        17        74        67        49        46        16        17         8        15 
dram[29]:        17        10        23        21        17        29        31        19        70        71        42        39        20        22        15        18 
dram[30]:        13        16        22        15        13        15        16        21        66        69        40        45        22        12        16        16 
dram[31]:        11        10        20        16         5        25        16        12        68        66        43        49        18        18        12        13 
total dram reads = 13763
bank skew: 77/4 = 19.25
chip skew: 477/387 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        353       343       350       365       340       368       341       349      1098      1036       999      1429       317       336       321       365
dram[1]:        339       366       335       359       349       354       371       351      1083      1007      1175      1335       331       332       327       340
dram[2]:        347       348       356       352       342       344       334       349      1099      1057      1234      1173       324       327       332       347
dram[3]:        378       339       373       345       345       328       333       354      1011      1008      1246      1039       326       334       338       350
dram[4]:        359       372       344       332       335       345       337       354      1013      1045      1180      1136       328       341       343       337
dram[5]:        354       369       343       375       350       346       360       340      1028      1019      1181      1323       343       347       353       350
dram[6]:        341       338       350       340       337       352       337       359      1041      1045      1189       998       337       331       346       335
dram[7]:        328       336       348       352       334       343       344       347      1072      1018      1236      1215       366       333       323       336
dram[8]:        339       376       339       350       347       344       348       356      1073      1067      1090      1038       330       326       336       338
dram[9]:        350       339       337       350       367       343       372       350      1001      1051      1252      1356       343       326       326       344
dram[10]:        351       352       368       328       346       358       361       358      1062      1069       973      1133       355       317       331       353
dram[11]:        345       347       350       356       343       336       363       337      1002      1039      1318      1289       335       331       333       329
dram[12]:        344       365       358       354       341       368       348       351      1042      1092      1473      1225       329       322       330       336
dram[13]:        342       365       353       363       352       355       354       353      1072      1027      1199      1340       326       332       350       331
dram[14]:        336       345       365       361       360       351       373       351      1075      1058      1179      1053       337       332       332       368
dram[15]:        359       363       356       343       349       380       344       351      1050      1048      1204      1358       352       337       350       324
dram[16]:        356       359       372       359       356       354       358       358      1012      1007      1224      1175       324       333       330       338
dram[17]:        367       352       364       351       343       373       330       344      1072      1039      1191      1214       344       333       334       354
dram[18]:        355       342       339       342       347       356       362       343      1044      1048      1146      1133       335       328       352       348
dram[19]:        343       356       355       338       357       355       347       363      1072      1050      1045      1399       332       329       325       336
dram[20]:        367       359       341       338       350       340       356       348      1022      1016      1237       992       341       342       341       332
dram[21]:        353       330       360       366       352       355       348       372      1009       999      1461      1003       335       336       347       327
dram[22]:        355       333       348       336       341       343       336       346      1034      1037      1340      1296       345       326       340       356
dram[23]:        335       345       349       359       330       356       350       353      1083      1072      1249      1156       336       330       330       325
dram[24]:        347       343       344       346       346       339       344       377      1025      1046      1080      1121       328       336       329       332
dram[25]:        365       345       338       356       353       349       344       348      1072      1039      1179      1095       330       346       336       336
dram[26]:        355       377       347       341       342       348       356       358       968      1059      1219      1186       344       341       353       347
dram[27]:        341       349       339       349       355       362       350       357      1094      1049       939      1063       324       328       347       337
dram[28]:        336       356       348       348       342       349       355       357       993      1058      1205      1017       345       328       343       352
dram[29]:        343       362       363       369       353       355       363       357      1028      1009      1168      1170       334       326       342       348
dram[30]:        339       332       336       363       353       347       342       350      1074      1035      1391      1186       344       334       350       345
dram[31]:        360       349       351       361       355       356       346       354      1049      1060      1114      1138       334       344       350       331
maximum mf latency per bank:
dram[0]:        373       431       395       410       370       424       369       360       403       371       356       423       336       359       336       360
dram[1]:        371       418       363       377       402       412       395       363       379       361       363       422       358       358       364       362
dram[2]:        371       379       426       370       417       382       358       400       403       371       358       374       357       367       357       362
dram[3]:        395       389       395       384       377       356       360       382       379       364       356       374       357       367       357       374
dram[4]:        423       398       382       356       400       417       360       378       403       371       356       359       365       383       359       371
dram[5]:        363       407       363       449       371       394       380       368       379       362       361       357       359       400       368       379
dram[6]:        356       374       407       371       383       418       372       385       403       371       359       370       356       338       364       364
dram[7]:        364       378       363       373       365       368       407       383       379       356       361       375       369       374       355       369
dram[8]:        360       414       376       412       364       365       450       387       403       371       379       363       362       356       361       360
dram[9]:        390       403       367       368       448       385       401       418       379       362       361       334       406       357       356       370
dram[10]:        366       372       417       364       383       387       396       393       403       371       387       365       356       336       361       356
dram[11]:        361       382       402       370       370       364       399       369       379       355       361       380       356       365       365       356
dram[12]:        364       418       384       403       369       418       391       396       403       371       335       356       358       356       361       363
dram[13]:        365       451       374       437       375       402       375       437       379       366       374       372       356       377       336       357
dram[14]:        369       367       374       392       393       389       400       395       403       371       356       389       357       363       356       359
dram[15]:        416       373       395       384       403       404       397       377       379       361       369       359       384       375       356       356
dram[16]:        461       422       419       417       391       389       386       393       403       371       399       371       358       361       359       356
dram[17]:        436       451       400       374       375       423       369       373       379       380       388       367       392       356       367       367
dram[18]:        420       426       371       365       373       437       439       412       403       371       380       375       394       357       359       360
dram[19]:        363       452       367       368       368       377       365       455       379       359       401       397       363       365       355       363
dram[20]:        400       442       362       374       376       372       380       368       403       371       358       359       361       356       362       359
dram[21]:        378       379       424       390       423       413       393       459       379       356       371       363       390       358       376       366
dram[22]:        409       366       373       360       389       412       376       407       403       371       359       358       359       357       363       359
dram[23]:        375       433       363       387       375       434       382       379       379       355       356       358       357       360       359       364
dram[24]:        361       425       397       363       358       383       369       418       403       371       358       363       369       360       362       359
dram[25]:        396       435       373       383       374       358       384       398       379       359       360       358       371       419       371       368
dram[26]:        421       414       382       392       397       409       396       469       403       378       356       398       392       392       393       365
dram[27]:        416       375       378       380       400       394       374       449       379       355       359       364       370       363       359       358
dram[28]:        357       371       377       386       387       391       380       398       403       371       403       360       357       361       357       367
dram[29]:        389       412       404       410       391       432       398       401       379       356       361       362       367       356       359       418
dram[30]:        426       363       364       375       387       365       376       391       403       371       359       363       359       357       359       374
dram[31]:        415       358       385       419       378       397       426       391       379       372       420       373       361       363       377       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49980 n_act=75 n_pre=59 n_ref_event=0 n_req=421 n_rd=421 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008334
n_activity=2789 dram_eff=0.151
bk0: 17a 50348i bk1: 15a 50339i bk2: 15a 50377i bk3: 25a 50305i bk4: 25a 50332i bk5: 14a 50366i bk6: 20a 50366i bk7: 14a 50468i bk8: 64a 50451i bk9: 69a 50421i bk10: 47a 50403i bk11: 40a 50313i bk12: 13a 50503i bk13: 24a 50376i bk14: 7a 50504i bk15: 12a 50407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821853
Row_Buffer_Locality_read = 0.821853
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.793358
Bank_Level_Parallism_Col = 1.541498
Bank_Level_Parallism_Ready = 1.178147
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425101 

BW Util details:
bwutil = 0.008334 
total_CMD = 50518 
util_bw = 421 
Wasted_Col = 607 
Wasted_Row = 327 
Idle = 49163 

BW Util Bottlenecks: 
RCDc_limit = 729 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49980 
Read = 421 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 421 
total_req = 421 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 421 
Row_Bus_Util =  0.002653 
CoL_Bus_Util = 0.008334 
Either_Row_CoL_Bus_Util = 0.010650 
Issued_on_Two_Bus_Simul_Util = 0.000337 
issued_two_Eff = 0.031599 
queue_avg = 0.048992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0489924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49944 n_act=85 n_pre=69 n_ref_event=0 n_req=451 n_rd=451 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008928
n_activity=2812 dram_eff=0.1604
bk0: 17a 50419i bk1: 31a 50354i bk2: 16a 50426i bk3: 21a 50350i bk4: 11a 50401i bk5: 19a 50357i bk6: 20a 50319i bk7: 10a 50402i bk8: 65a 50427i bk9: 71a 50426i bk10: 46a 50379i bk11: 41a 50276i bk12: 27a 50373i bk13: 23a 50310i bk14: 16a 50424i bk15: 17a 50380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811530
Row_Buffer_Locality_read = 0.811530
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.879585
Bank_Level_Parallism_Col = 1.513762
Bank_Level_Parallism_Ready = 1.097561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422018 

BW Util details:
bwutil = 0.008928 
total_CMD = 50518 
util_bw = 451 
Wasted_Col = 679 
Wasted_Row = 315 
Idle = 49073 

BW Util Bottlenecks: 
RCDc_limit = 811 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49944 
Read = 451 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 451 
total_req = 451 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 451 
Row_Bus_Util =  0.003048 
CoL_Bus_Util = 0.008928 
Either_Row_CoL_Bus_Util = 0.011362 
Issued_on_Two_Bus_Simul_Util = 0.000614 
issued_two_Eff = 0.054007 
queue_avg = 0.063324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.063324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49945 n_act=92 n_pre=76 n_ref_event=0 n_req=430 n_rd=430 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008512
n_activity=3136 dram_eff=0.1371
bk0: 15a 50420i bk1: 14a 50347i bk2: 20a 50284i bk3: 14a 50267i bk4: 19a 50357i bk5: 19a 50332i bk6: 28a 50340i bk7: 17a 50339i bk8: 64a 50451i bk9: 67a 50419i bk10: 48a 50332i bk11: 44a 50343i bk12: 24a 50401i bk13: 14a 50428i bk14: 9a 50432i bk15: 14a 50417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786047
Row_Buffer_Locality_read = 0.786047
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.814600
Bank_Level_Parallism_Col = 1.550182
Bank_Level_Parallism_Ready = 1.139535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438869 

BW Util details:
bwutil = 0.008512 
total_CMD = 50518 
util_bw = 430 
Wasted_Col = 709 
Wasted_Row = 409 
Idle = 48970 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49945 
Read = 430 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 430 
total_req = 430 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 430 
Row_Bus_Util =  0.003326 
CoL_Bus_Util = 0.008512 
Either_Row_CoL_Bus_Util = 0.011342 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.043630 
queue_avg = 0.038877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0388772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=50005 n_act=67 n_pre=51 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008254
n_activity=2858 dram_eff=0.1459
bk0: 13a 50413i bk1: 15a 50456i bk2: 22a 50313i bk3: 16a 50413i bk4: 23a 50375i bk5: 8a 50504i bk6: 22a 50373i bk7: 18a 50347i bk8: 72a 50423i bk9: 71a 50419i bk10: 43a 50335i bk11: 46a 50373i bk12: 14a 50431i bk13: 18a 50413i bk14: 9a 50448i bk15: 7a 50448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839329
Row_Buffer_Locality_read = 0.839329
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.732449
Bank_Level_Parallism_Col = 1.501055
Bank_Level_Parallism_Ready = 1.187050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390295 

BW Util details:
bwutil = 0.008254 
total_CMD = 50518 
util_bw = 417 
Wasted_Col = 570 
Wasted_Row = 295 
Idle = 49236 

BW Util Bottlenecks: 
RCDc_limit = 633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 50005 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 417 
Row_Bus_Util =  0.002336 
CoL_Bus_Util = 0.008254 
Either_Row_CoL_Bus_Util = 0.010155 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.042885 
queue_avg = 0.045568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0455679
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49979 n_act=73 n_pre=57 n_ref_event=0 n_req=433 n_rd=433 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008571
n_activity=2898 dram_eff=0.1494
bk0: 19a 50317i bk1: 18a 50325i bk2: 13a 50447i bk3: 14a 50432i bk4: 15a 50444i bk5: 23a 50313i bk6: 15a 50470i bk7: 17a 50410i bk8: 72a 50413i bk9: 68a 50423i bk10: 44a 50420i bk11: 40a 50357i bk12: 25a 50374i bk13: 23a 50387i bk14: 18a 50376i bk15: 9a 50426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831409
Row_Buffer_Locality_read = 0.831409
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.766839
Bank_Level_Parallism_Col = 1.526262
Bank_Level_Parallism_Ready = 1.110855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442842 

BW Util details:
bwutil = 0.008571 
total_CMD = 50518 
util_bw = 433 
Wasted_Col = 579 
Wasted_Row = 339 
Idle = 49167 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49979 
Read = 433 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 433 
total_req = 433 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 433 
Row_Bus_Util =  0.002573 
CoL_Bus_Util = 0.008571 
Either_Row_CoL_Bus_Util = 0.010669 
Issued_on_Two_Bus_Simul_Util = 0.000475 
issued_two_Eff = 0.044527 
queue_avg = 0.048300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0482996
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49977 n_act=75 n_pre=59 n_ref_event=0 n_req=434 n_rd=434 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008591
n_activity=2700 dram_eff=0.1607
bk0: 4a 50477i bk1: 20a 50274i bk2: 28a 50370i bk3: 22a 50333i bk4: 9a 50467i bk5: 22a 50309i bk6: 16a 50420i bk7: 22a 50347i bk8: 70a 50413i bk9: 70a 50416i bk10: 44a 50424i bk11: 38a 50453i bk12: 20a 50371i bk13: 26a 50352i bk14: 12a 50381i bk15: 11a 50421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827189
Row_Buffer_Locality_read = 0.827189
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.911111
Bank_Level_Parallism_Col = 1.589980
Bank_Level_Parallism_Ready = 1.135945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475460 

BW Util details:
bwutil = 0.008591 
total_CMD = 50518 
util_bw = 434 
Wasted_Col = 580 
Wasted_Row = 291 
Idle = 49213 

BW Util Bottlenecks: 
RCDc_limit = 686 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49977 
Read = 434 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 434 
total_req = 434 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 434 
Row_Bus_Util =  0.002653 
CoL_Bus_Util = 0.008591 
Either_Row_CoL_Bus_Util = 0.010709 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.049908 
queue_avg = 0.059147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0591472
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49986 n_act=72 n_pre=56 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008373
n_activity=2850 dram_eff=0.1484
bk0: 15a 50470i bk1: 19a 50373i bk2: 23a 50309i bk3: 20a 50365i bk4: 23a 50338i bk5: 18a 50306i bk6: 19a 50427i bk7: 15a 50369i bk8: 69a 50427i bk9: 68a 50424i bk10: 39a 50406i bk11: 43a 50374i bk12: 17a 50428i bk13: 15a 50503i bk14: 11a 50426i bk15: 9a 50423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829787
Row_Buffer_Locality_read = 0.829787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.853639
Bank_Level_Parallism_Col = 1.566239
Bank_Level_Parallism_Ready = 1.132388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443376 

BW Util details:
bwutil = 0.008373 
total_CMD = 50518 
util_bw = 423 
Wasted_Col = 549 
Wasted_Row = 292 
Idle = 49254 

BW Util Bottlenecks: 
RCDc_limit = 684 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49986 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 423 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.008373 
Either_Row_CoL_Bus_Util = 0.010531 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.035714 
queue_avg = 0.042599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0425987
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=50037 n_act=65 n_pre=49 n_ref_event=0 n_req=387 n_rd=387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007661
n_activity=2534 dram_eff=0.1527
bk0: 14a 50427i bk1: 12a 50414i bk2: 11a 50381i bk3: 22a 50330i bk4: 8a 50449i bk5: 14a 50396i bk6: 20a 50372i bk7: 13a 50436i bk8: 66a 50417i bk9: 70a 50417i bk10: 42a 50429i bk11: 44a 50363i bk12: 14a 50420i bk13: 16a 50424i bk14: 11a 50480i bk15: 10a 50449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832041
Row_Buffer_Locality_read = 0.832041
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.802437
Bank_Level_Parallism_Col = 1.563298
Bank_Level_Parallism_Ready = 1.129199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449477 

BW Util details:
bwutil = 0.007661 
total_CMD = 50518 
util_bw = 387 
Wasted_Col = 509 
Wasted_Row = 253 
Idle = 49369 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 50037 
Read = 387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 387 
total_req = 387 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 387 
Row_Bus_Util =  0.002257 
CoL_Bus_Util = 0.007661 
Either_Row_CoL_Bus_Util = 0.009521 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.041580 
queue_avg = 0.040124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0401243
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49963 n_act=86 n_pre=70 n_ref_event=0 n_req=427 n_rd=427 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008452
n_activity=2925 dram_eff=0.146
bk0: 22a 50332i bk1: 21a 50345i bk2: 14a 50416i bk3: 13a 50430i bk4: 13a 50346i bk5: 8a 50418i bk6: 22a 50321i bk7: 25a 50255i bk8: 66a 50428i bk9: 66a 50421i bk10: 45a 50365i bk11: 45a 50276i bk12: 19a 50402i bk13: 22a 50400i bk14: 9a 50452i bk15: 17a 50423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798595
Row_Buffer_Locality_read = 0.798595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.757199
Bank_Level_Parallism_Col = 1.526710
Bank_Level_Parallism_Ready = 1.098361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420806 

BW Util details:
bwutil = 0.008452 
total_CMD = 50518 
util_bw = 427 
Wasted_Col = 684 
Wasted_Row = 417 
Idle = 48990 

BW Util Bottlenecks: 
RCDc_limit = 820 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49963 
Read = 427 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 427 
total_req = 427 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 427 
Row_Bus_Util =  0.003088 
CoL_Bus_Util = 0.008452 
Either_Row_CoL_Bus_Util = 0.010986 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.050450 
queue_avg = 0.050437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0504375
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49989 n_act=71 n_pre=55 n_ref_event=0 n_req=432 n_rd=432 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008551
n_activity=2460 dram_eff=0.1756
bk0: 30a 50314i bk1: 17a 50404i bk2: 20a 50470i bk3: 14a 50366i bk4: 11a 50375i bk5: 23a 50299i bk6: 16a 50373i bk7: 15a 50360i bk8: 73a 50419i bk9: 67a 50420i bk10: 46a 50396i bk11: 37a 50505i bk12: 19a 50360i bk13: 21a 50427i bk14: 9a 50477i bk15: 14a 50376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835648
Row_Buffer_Locality_read = 0.835648
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.951600
Bank_Level_Parallism_Col = 1.673866
Bank_Level_Parallism_Ready = 1.261574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514039 

BW Util details:
bwutil = 0.008551 
total_CMD = 50518 
util_bw = 432 
Wasted_Col = 525 
Wasted_Row = 262 
Idle = 49299 

BW Util Bottlenecks: 
RCDc_limit = 633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49989 
Read = 432 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 432 
total_req = 432 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 432 
Row_Bus_Util =  0.002494 
CoL_Bus_Util = 0.008551 
Either_Row_CoL_Bus_Util = 0.010472 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.054820 
queue_avg = 0.046597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0465973
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49976 n_act=83 n_pre=67 n_ref_event=0 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008274
n_activity=2882 dram_eff=0.145
bk0: 17a 50326i bk1: 16a 50349i bk2: 20a 50249i bk3: 15a 50467i bk4: 19a 50372i bk5: 15a 50347i bk6: 20a 50309i bk7: 13a 50417i bk8: 67a 50425i bk9: 66a 50422i bk10: 49a 50285i bk11: 44a 50358i bk12: 16a 50404i bk13: 19a 50495i bk14: 11a 50427i bk15: 11a 50405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801435
Row_Buffer_Locality_read = 0.801435
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.703537
Bank_Level_Parallism_Col = 1.514720
Bank_Level_Parallism_Ready = 1.155502
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406458 

BW Util details:
bwutil = 0.008274 
total_CMD = 50518 
util_bw = 418 
Wasted_Col = 677 
Wasted_Row = 460 
Idle = 48963 

BW Util Bottlenecks: 
RCDc_limit = 800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49976 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 418 
Row_Bus_Util =  0.002969 
CoL_Bus_Util = 0.008274 
Either_Row_CoL_Bus_Util = 0.010729 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.047970 
queue_avg = 0.047528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0475276
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=50004 n_act=78 n_pre=62 n_ref_event=0 n_req=391 n_rd=391 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00774
n_activity=2736 dram_eff=0.1429
bk0: 19a 50371i bk1: 5a 50442i bk2: 13a 50434i bk3: 11a 50357i bk4: 13a 50449i bk5: 11a 50452i bk6: 16a 50257i bk7: 14a 50422i bk8: 73a 50422i bk9: 68a 50424i bk10: 43a 50350i bk11: 42a 50266i bk12: 18a 50430i bk13: 15a 50424i bk14: 14a 50424i bk15: 16a 50383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800511
Row_Buffer_Locality_read = 0.800511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850234
Bank_Level_Parallism_Col = 1.512448
Bank_Level_Parallism_Ready = 1.069054
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.422199 

BW Util details:
bwutil = 0.007740 
total_CMD = 50518 
util_bw = 391 
Wasted_Col = 608 
Wasted_Row = 283 
Idle = 49236 

BW Util Bottlenecks: 
RCDc_limit = 767 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 50004 
Read = 391 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 391 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 391 
Row_Bus_Util =  0.002771 
CoL_Bus_Util = 0.007740 
Either_Row_CoL_Bus_Util = 0.010175 
Issued_on_Two_Bus_Simul_Util = 0.000337 
issued_two_Eff = 0.033074 
queue_avg = 0.041510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.04151
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49992 n_act=72 n_pre=56 n_ref_event=0 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008274
n_activity=2586 dram_eff=0.1616
bk0: 21a 50346i bk1: 11a 50331i bk2: 12a 50356i bk3: 14a 50411i bk4: 17a 50388i bk5: 24a 50312i bk6: 22a 50337i bk7: 15a 50377i bk8: 69a 50423i bk9: 64a 50448i bk10: 36a 50504i bk11: 44a 50426i bk12: 25a 50379i bk13: 24a 50450i bk14: 9a 50452i bk15: 11a 50427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827751
Row_Buffer_Locality_read = 0.827751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838836
Bank_Level_Parallism_Col = 1.555439
Bank_Level_Parallism_Ready = 1.169856
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429916 

BW Util details:
bwutil = 0.008274 
total_CMD = 50518 
util_bw = 418 
Wasted_Col = 574 
Wasted_Row = 280 
Idle = 49246 

BW Util Bottlenecks: 
RCDc_limit = 695 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49992 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 56 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 418 
Row_Bus_Util =  0.002534 
CoL_Bus_Util = 0.008274 
Either_Row_CoL_Bus_Util = 0.010412 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.038023 
queue_avg = 0.049230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.04923
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49961 n_act=86 n_pre=70 n_ref_event=0 n_req=431 n_rd=431 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008532
n_activity=2575 dram_eff=0.1674
bk0: 9a 50451i bk1: 25a 50268i bk2: 20a 50316i bk3: 17a 50278i bk4: 20a 50292i bk5: 15a 50365i bk6: 18a 50395i bk7: 22a 50268i bk8: 66a 50423i bk9: 69a 50420i bk10: 44a 50335i bk11: 40a 50384i bk12: 21a 50403i bk13: 28a 50410i bk14: 6a 50504i bk15: 11a 50441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800464
Row_Buffer_Locality_read = 0.800464
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.033823
Bank_Level_Parallism_Col = 1.653426
Bank_Level_Parallism_Ready = 1.148492
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511420 

BW Util details:
bwutil = 0.008532 
total_CMD = 50518 
util_bw = 431 
Wasted_Col = 615 
Wasted_Row = 314 
Idle = 49158 

BW Util Bottlenecks: 
RCDc_limit = 795 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49961 
Read = 431 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 431 
total_req = 431 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 431 
Row_Bus_Util =  0.003088 
CoL_Bus_Util = 0.008532 
Either_Row_CoL_Bus_Util = 0.011026 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.053860 
queue_avg = 0.058633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0586326
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49939 n_act=93 n_pre=77 n_ref_event=0 n_req=437 n_rd=437 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00865
n_activity=3036 dram_eff=0.1439
bk0: 22a 50346i bk1: 18a 50444i bk2: 16a 50328i bk3: 22a 50238i bk4: 16a 50360i bk5: 21a 50379i bk6: 24a 50244i bk7: 17a 50403i bk8: 66a 50426i bk9: 67a 50418i bk10: 48a 50350i bk11: 49a 50263i bk12: 15a 50428i bk13: 11a 50429i bk14: 15a 50401i bk15: 10a 50377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787185
Row_Buffer_Locality_read = 0.787185
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.786774
Bank_Level_Parallism_Col = 1.545617
Bank_Level_Parallism_Ready = 1.132723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432916 

BW Util details:
bwutil = 0.008650 
total_CMD = 50518 
util_bw = 437 
Wasted_Col = 726 
Wasted_Row = 455 
Idle = 48900 

BW Util Bottlenecks: 
RCDc_limit = 872 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49939 
Read = 437 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 437 
total_req = 437 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 437 
Row_Bus_Util =  0.003365 
CoL_Bus_Util = 0.008650 
Either_Row_CoL_Bus_Util = 0.011461 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.048359 
queue_avg = 0.053407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0534067
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49997 n_act=68 n_pre=52 n_ref_event=0 n_req=425 n_rd=425 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008413
n_activity=2578 dram_eff=0.1649
bk0: 17a 50282i bk1: 21a 50393i bk2: 13a 50354i bk3: 19a 50416i bk4: 20a 50371i bk5: 17a 50380i bk6: 17a 50418i bk7: 22a 50324i bk8: 68a 50425i bk9: 67a 50421i bk10: 45a 50419i bk11: 38a 50452i bk12: 15a 50440i bk13: 20a 50418i bk14: 13a 50423i bk15: 13a 50477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.937658
Bank_Level_Parallism_Col = 1.662147
Bank_Level_Parallism_Ready = 1.185882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536723 

BW Util details:
bwutil = 0.008413 
total_CMD = 50518 
util_bw = 425 
Wasted_Col = 493 
Wasted_Row = 269 
Idle = 49331 

BW Util Bottlenecks: 
RCDc_limit = 611 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49997 
Read = 425 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 425 
Row_Bus_Util =  0.002375 
CoL_Bus_Util = 0.008413 
Either_Row_CoL_Bus_Util = 0.010313 
Issued_on_Two_Bus_Simul_Util = 0.000475 
issued_two_Eff = 0.046065 
queue_avg = 0.052041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0520409
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49907 n_act=89 n_pre=73 n_ref_event=0 n_req=477 n_rd=477 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009442
n_activity=3144 dram_eff=0.1517
bk0: 21a 50339i bk1: 23a 50268i bk2: 26a 50302i bk3: 22a 50327i bk4: 21a 50352i bk5: 14a 50351i bk6: 29a 50315i bk7: 26a 50363i bk8: 72a 50425i bk9: 72a 50411i bk10: 43a 50331i bk11: 43a 50398i bk12: 24a 50406i bk13: 15a 50428i bk14: 10a 50430i bk15: 16a 50427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813417
Row_Buffer_Locality_read = 0.813417
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.769890
Bank_Level_Parallism_Col = 1.513147
Bank_Level_Parallism_Ready = 1.178197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403732 

BW Util details:
bwutil = 0.009442 
total_CMD = 50518 
util_bw = 477 
Wasted_Col = 750 
Wasted_Row = 407 
Idle = 48884 

BW Util Bottlenecks: 
RCDc_limit = 863 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49907 
Read = 477 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 477 
total_req = 477 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 477 
Row_Bus_Util =  0.003207 
CoL_Bus_Util = 0.009442 
Either_Row_CoL_Bus_Util = 0.012095 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.045827 
queue_avg = 0.071776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0717764
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49964 n_act=86 n_pre=70 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008373
n_activity=2845 dram_eff=0.1487
bk0: 15a 50329i bk1: 21a 50273i bk2: 17a 50323i bk3: 16a 50364i bk4: 13a 50449i bk5: 17a 50346i bk6: 14a 50443i bk7: 19a 50361i bk8: 66a 50418i bk9: 68a 50414i bk10: 44a 50233i bk11: 41a 50397i bk12: 15a 50411i bk13: 25a 50359i bk14: 21a 50419i bk15: 11a 50421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796690
Row_Buffer_Locality_read = 0.796690
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.875256
Bank_Level_Parallism_Col = 1.574833
Bank_Level_Parallism_Ready = 1.191489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.407054 

BW Util details:
bwutil = 0.008373 
total_CMD = 50518 
util_bw = 423 
Wasted_Col = 670 
Wasted_Row = 374 
Idle = 49051 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49964 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 423 
Row_Bus_Util =  0.003088 
CoL_Bus_Util = 0.008373 
Either_Row_CoL_Bus_Util = 0.010966 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.045126 
queue_avg = 0.048478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0484778
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49970 n_act=84 n_pre=68 n_ref_event=0 n_req=423 n_rd=423 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008373
n_activity=2693 dram_eff=0.1571
bk0: 20a 50273i bk1: 12a 50388i bk2: 18a 50393i bk3: 12a 50398i bk4: 16a 50387i bk5: 18a 50330i bk6: 14a 50362i bk7: 26a 50289i bk8: 69a 50413i bk9: 68a 50421i bk10: 45a 50415i bk11: 41a 50321i bk12: 19a 50411i bk13: 20a 50378i bk14: 11a 50431i bk15: 14a 50407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801418
Row_Buffer_Locality_read = 0.801418
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.917438
Bank_Level_Parallism_Col = 1.584080
Bank_Level_Parallism_Ready = 1.101655
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438806 

BW Util details:
bwutil = 0.008373 
total_CMD = 50518 
util_bw = 423 
Wasted_Col = 620 
Wasted_Row = 362 
Idle = 49113 

BW Util Bottlenecks: 
RCDc_limit = 775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49970 
Read = 423 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 423 
total_req = 423 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 423 
Row_Bus_Util =  0.003009 
CoL_Bus_Util = 0.008373 
Either_Row_CoL_Bus_Util = 0.010848 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.049270 
queue_avg = 0.052753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0527535
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49955 n_act=85 n_pre=69 n_ref_event=0 n_req=435 n_rd=435 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008611
n_activity=2903 dram_eff=0.1498
bk0: 12a 50429i bk1: 22a 50326i bk2: 17a 50323i bk3: 27a 50383i bk4: 24a 50246i bk5: 19a 50363i bk6: 13a 50421i bk7: 15a 50320i bk8: 66a 50422i bk9: 67a 50426i bk10: 46a 50312i bk11: 40a 50435i bk12: 19a 50399i bk13: 19a 50424i bk14: 14a 50443i bk15: 15a 50378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804598
Row_Buffer_Locality_read = 0.804598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838377
Bank_Level_Parallism_Col = 1.508287
Bank_Level_Parallism_Ready = 1.105747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371087 

BW Util details:
bwutil = 0.008611 
total_CMD = 50518 
util_bw = 435 
Wasted_Col = 691 
Wasted_Row = 328 
Idle = 49064 

BW Util Bottlenecks: 
RCDc_limit = 809 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49955 
Read = 435 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 85 
n_pre = 69 
n_ref = 0 
n_req = 435 
total_req = 435 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 435 
Row_Bus_Util =  0.003048 
CoL_Bus_Util = 0.008611 
Either_Row_CoL_Bus_Util = 0.011145 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.046181 
queue_avg = 0.046478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0464785
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49937 n_act=86 n_pre=70 n_ref_event=0 n_req=446 n_rd=446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008829
n_activity=3188 dram_eff=0.1399
bk0: 18a 50303i bk1: 18a 50339i bk2: 17a 50450i bk3: 15a 50390i bk4: 20a 50379i bk5: 21a 50315i bk6: 20a 50420i bk7: 20a 50315i bk8: 71a 50411i bk9: 71a 50420i bk10: 42a 50333i bk11: 49a 50370i bk12: 24a 50380i bk13: 18a 50380i bk14: 12a 50378i bk15: 10a 50429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807175
Row_Buffer_Locality_read = 0.807175
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.711950
Bank_Level_Parallism_Col = 1.477333
Bank_Level_Parallism_Ready = 1.139013
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366222 

BW Util details:
bwutil = 0.008829 
total_CMD = 50518 
util_bw = 446 
Wasted_Col = 730 
Wasted_Row = 414 
Idle = 48928 

BW Util Bottlenecks: 
RCDc_limit = 821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49937 
Read = 446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 446 
total_req = 446 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 446 
Row_Bus_Util =  0.003088 
CoL_Bus_Util = 0.008829 
Either_Row_CoL_Bus_Util = 0.011501 
Issued_on_Two_Bus_Simul_Util = 0.000416 
issued_two_Eff = 0.036145 
queue_avg = 0.046914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.046914
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49900 n_act=95 n_pre=79 n_ref_event=0 n_req=469 n_rd=469 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009284
n_activity=3241 dram_eff=0.1447
bk0: 12a 50367i bk1: 8a 50473i bk2: 25a 50327i bk3: 25a 50247i bk4: 28a 50300i bk5: 19a 50374i bk6: 20a 50304i bk7: 24a 50222i bk8: 72a 50424i bk9: 72a 50423i bk10: 38a 50424i bk11: 49a 50324i bk12: 26a 50364i bk13: 23a 50351i bk14: 15a 50378i bk15: 13a 50440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797441
Row_Buffer_Locality_read = 0.797441
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.817360
Bank_Level_Parallism_Col = 1.537415
Bank_Level_Parallism_Ready = 1.159915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.399660 

BW Util details:
bwutil = 0.009284 
total_CMD = 50518 
util_bw = 469 
Wasted_Col = 759 
Wasted_Row = 431 
Idle = 48859 

BW Util Bottlenecks: 
RCDc_limit = 902 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49900 
Read = 469 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 469 
total_req = 469 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 469 
Row_Bus_Util =  0.003444 
CoL_Bus_Util = 0.009284 
Either_Row_CoL_Bus_Util = 0.012233 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.040453 
queue_avg = 0.060988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0609882
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49989 n_act=76 n_pre=60 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008254
n_activity=2746 dram_eff=0.1519
bk0: 13a 50350i bk1: 21a 50420i bk2: 19a 50381i bk3: 18a 50401i bk4: 19a 50354i bk5: 13a 50387i bk6: 21a 50381i bk7: 18a 50383i bk8: 70a 50416i bk9: 69a 50417i bk10: 37a 50378i bk11: 40a 50405i bk12: 17a 50380i bk13: 23a 50401i bk14: 8a 50453i bk15: 11a 50382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817746
Row_Buffer_Locality_read = 0.817746
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.786982
Bank_Level_Parallism_Col = 1.516717
Bank_Level_Parallism_Ready = 1.117506
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437690 

BW Util details:
bwutil = 0.008254 
total_CMD = 50518 
util_bw = 417 
Wasted_Col = 610 
Wasted_Row = 325 
Idle = 49166 

BW Util Bottlenecks: 
RCDc_limit = 711 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49989 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 417 
Row_Bus_Util =  0.002692 
CoL_Bus_Util = 0.008254 
Either_Row_CoL_Bus_Util = 0.010472 
Issued_on_Two_Bus_Simul_Util = 0.000475 
issued_two_Eff = 0.045369 
queue_avg = 0.041945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0419454
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49970 n_act=78 n_pre=62 n_ref_event=0 n_req=424 n_rd=424 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008393
n_activity=2817 dram_eff=0.1505
bk0: 16a 50467i bk1: 19a 50329i bk2: 15a 50350i bk3: 20a 50279i bk4: 13a 50459i bk5: 27a 50229i bk6: 15a 50363i bk7: 18a 50370i bk8: 65a 50426i bk9: 65a 50425i bk10: 41a 50451i bk11: 51a 50381i bk12: 19a 50404i bk13: 14a 50452i bk14: 15a 50405i bk15: 11a 50452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816038
Row_Buffer_Locality_read = 0.816038
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.795058
Bank_Level_Parallism_Col = 1.490786
Bank_Level_Parallism_Ready = 1.141509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406402 

BW Util details:
bwutil = 0.008393 
total_CMD = 50518 
util_bw = 424 
Wasted_Col = 646 
Wasted_Row = 306 
Idle = 49142 

BW Util Bottlenecks: 
RCDc_limit = 770 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49970 
Read = 424 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 424 
total_req = 424 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 424 
Row_Bus_Util =  0.002771 
CoL_Bus_Util = 0.008393 
Either_Row_CoL_Bus_Util = 0.010848 
Issued_on_Two_Bus_Simul_Util = 0.000317 
issued_two_Eff = 0.029197 
queue_avg = 0.048893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0488935
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=50000 n_act=75 n_pre=59 n_ref_event=0 n_req=411 n_rd=411 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008136
n_activity=2814 dram_eff=0.1461
bk0: 17a 50400i bk1: 13a 50359i bk2: 12a 50414i bk3: 16a 50350i bk4: 14a 50435i bk5: 23a 50335i bk6: 15a 50393i bk7: 9a 50372i bk8: 71a 50420i bk9: 68a 50421i bk10: 47a 50327i bk11: 43a 50377i bk12: 18a 50428i bk13: 18a 50424i bk14: 16a 50422i bk15: 11a 50449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817518
Row_Buffer_Locality_read = 0.817518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.792296
Bank_Level_Parallism_Col = 1.523268
Bank_Level_Parallism_Ready = 1.104623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421924 

BW Util details:
bwutil = 0.008136 
total_CMD = 50518 
util_bw = 411 
Wasted_Col = 596 
Wasted_Row = 317 
Idle = 49194 

BW Util Bottlenecks: 
RCDc_limit = 705 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 50000 
Read = 411 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 411 
Row_Bus_Util =  0.002653 
CoL_Bus_Util = 0.008136 
Either_Row_CoL_Bus_Util = 0.010254 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.052124 
queue_avg = 0.040223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0402233
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49943 n_act=88 n_pre=72 n_ref_event=0 n_req=443 n_rd=443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008769
n_activity=2817 dram_eff=0.1573
bk0: 18a 50335i bk1: 20a 50322i bk2: 16a 50407i bk3: 18a 50337i bk4: 24a 50309i bk5: 9a 50357i bk6: 22a 50394i bk7: 15a 50374i bk8: 66a 50424i bk9: 68a 50424i bk10: 45a 50400i bk11: 43a 50379i bk12: 18a 50422i bk13: 27a 50303i bk14: 19a 50371i bk15: 15a 50399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801354
Row_Buffer_Locality_read = 0.801354
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.919723
Bank_Level_Parallism_Col = 1.542466
Bank_Level_Parallism_Ready = 1.137697
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416438 

BW Util details:
bwutil = 0.008769 
total_CMD = 50518 
util_bw = 443 
Wasted_Col = 697 
Wasted_Row = 305 
Idle = 49073 

BW Util Bottlenecks: 
RCDc_limit = 811 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49943 
Read = 443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 88 
n_pre = 72 
n_ref = 0 
n_req = 443 
total_req = 443 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 443 
Row_Bus_Util =  0.003167 
CoL_Bus_Util = 0.008769 
Either_Row_CoL_Bus_Util = 0.011382 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.048696 
queue_avg = 0.051269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0512689
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49932 n_act=90 n_pre=74 n_ref_event=0 n_req=455 n_rd=455 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009007
n_activity=3054 dram_eff=0.149
bk0: 20a 50324i bk1: 11a 50375i bk2: 15a 50386i bk3: 20a 50339i bk4: 16a 50395i bk5: 25a 50414i bk6: 15a 50363i bk7: 22a 50302i bk8: 77a 50423i bk9: 67a 50418i bk10: 47a 50310i bk11: 45a 50365i bk12: 27a 50356i bk13: 23a 50365i bk14: 10a 50375i bk15: 15a 50389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802198
Row_Buffer_Locality_read = 0.802198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855186
Bank_Level_Parallism_Col = 1.538874
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403038 

BW Util details:
bwutil = 0.009007 
total_CMD = 50518 
util_bw = 455 
Wasted_Col = 712 
Wasted_Row = 366 
Idle = 48985 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49932 
Read = 455 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 74 
n_ref = 0 
n_req = 455 
total_req = 455 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 455 
Row_Bus_Util =  0.003246 
CoL_Bus_Util = 0.009007 
Either_Row_CoL_Bus_Util = 0.011600 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.056314 
queue_avg = 0.046380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0463795
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49925 n_act=91 n_pre=75 n_ref_event=0 n_req=453 n_rd=453 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008967
n_activity=3027 dram_eff=0.1497
bk0: 18a 50365i bk1: 12a 50396i bk2: 16a 50365i bk3: 18a 50372i bk4: 23a 50320i bk5: 15a 50367i bk6: 19a 50360i bk7: 26a 50220i bk8: 64a 50453i bk9: 67a 50426i bk10: 48a 50329i bk11: 47a 50326i bk12: 23a 50422i bk13: 25a 50370i bk14: 22a 50403i bk15: 10a 50432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799117
Row_Buffer_Locality_read = 0.799117
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.829110
Bank_Level_Parallism_Col = 1.537409
Bank_Level_Parallism_Ready = 1.072848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427007 

BW Util details:
bwutil = 0.008967 
total_CMD = 50518 
util_bw = 453 
Wasted_Col = 688 
Wasted_Row = 398 
Idle = 48979 

BW Util Bottlenecks: 
RCDc_limit = 861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49925 
Read = 453 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 453 
total_req = 453 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 453 
Row_Bus_Util =  0.003286 
CoL_Bus_Util = 0.008967 
Either_Row_CoL_Bus_Util = 0.011738 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.043845 
queue_avg = 0.050200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0501999
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49977 n_act=79 n_pre=63 n_ref_event=0 n_req=429 n_rd=429 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008492
n_activity=2924 dram_eff=0.1467
bk0: 7a 50478i bk1: 14a 50421i bk2: 16a 50421i bk3: 23a 50340i bk4: 24a 50376i bk5: 19a 50293i bk6: 17a 50373i bk7: 17a 50340i bk8: 74a 50423i bk9: 67a 50417i bk10: 49a 50258i bk11: 46a 50392i bk12: 16a 50383i bk13: 17a 50401i bk14: 8a 50449i bk15: 15a 50388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815851
Row_Buffer_Locality_read = 0.815851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.756164
Bank_Level_Parallism_Col = 1.553110
Bank_Level_Parallism_Ready = 1.242424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427751 

BW Util details:
bwutil = 0.008492 
total_CMD = 50518 
util_bw = 429 
Wasted_Col = 657 
Wasted_Row = 374 
Idle = 49058 

BW Util Bottlenecks: 
RCDc_limit = 758 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49977 
Read = 429 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 429 
total_req = 429 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 429 
Row_Bus_Util =  0.002811 
CoL_Bus_Util = 0.008492 
Either_Row_CoL_Bus_Util = 0.010709 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.055453 
queue_avg = 0.049448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0494477
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=49913 n_act=93 n_pre=77 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009185
n_activity=2942 dram_eff=0.1577
bk0: 17a 50388i bk1: 10a 50378i bk2: 23a 50255i bk3: 21a 50392i bk4: 17a 50312i bk5: 29a 50237i bk6: 31a 50278i bk7: 19a 50402i bk8: 70a 50428i bk9: 71a 50427i bk10: 42a 50427i bk11: 39a 50426i bk12: 20a 50377i bk13: 22a 50381i bk14: 15a 50331i bk15: 18a 50303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799569
Row_Buffer_Locality_read = 0.799569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.800239
Bank_Level_Parallism_Col = 1.509737
Bank_Level_Parallism_Ready = 1.159483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406435 

BW Util details:
bwutil = 0.009185 
total_CMD = 50518 
util_bw = 464 
Wasted_Col = 769 
Wasted_Row = 439 
Idle = 48846 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 49913 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 464 
Row_Bus_Util =  0.003365 
CoL_Bus_Util = 0.009185 
Either_Row_CoL_Bus_Util = 0.011976 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.047934 
queue_avg = 0.064254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0642543
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=50001 n_act=70 n_pre=54 n_ref_event=0 n_req=417 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008254
n_activity=2486 dram_eff=0.1677
bk0: 13a 50440i bk1: 16a 50475i bk2: 22a 50394i bk3: 15a 50398i bk4: 13a 50363i bk5: 15a 50346i bk6: 16a 50445i bk7: 21a 50294i bk8: 66a 50425i bk9: 69a 50423i bk10: 40a 50402i bk11: 45a 50404i bk12: 22a 50421i bk13: 12a 50470i bk14: 16a 50359i bk15: 16a 50418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832134
Row_Buffer_Locality_read = 0.832134
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.901024
Bank_Level_Parallism_Col = 1.576027
Bank_Level_Parallism_Ready = 1.083933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.408435 

BW Util details:
bwutil = 0.008254 
total_CMD = 50518 
util_bw = 417 
Wasted_Col = 514 
Wasted_Row = 241 
Idle = 49346 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 50001 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 417 
Row_Bus_Util =  0.002455 
CoL_Bus_Util = 0.008254 
Either_Row_CoL_Bus_Util = 0.010234 
Issued_on_Two_Bus_Simul_Util = 0.000475 
issued_two_Eff = 0.046422 
queue_avg = 0.044321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0443208
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50518 n_nop=50014 n_act=70 n_pre=54 n_ref_event=0 n_req=402 n_rd=402 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007958
n_activity=2761 dram_eff=0.1456
bk0: 11a 50388i bk1: 10a 50452i bk2: 20a 50383i bk3: 16a 50353i bk4: 5a 50420i bk5: 25a 50377i bk6: 16a 50367i bk7: 12a 50363i bk8: 68a 50429i bk9: 66a 50422i bk10: 43a 50329i bk11: 49a 50389i bk12: 18a 50428i bk13: 18a 50421i bk14: 12a 50416i bk15: 13a 50425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825871
Row_Buffer_Locality_read = 0.825871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.799073
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.094527
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401919 

BW Util details:
bwutil = 0.007958 
total_CMD = 50518 
util_bw = 402 
Wasted_Col = 573 
Wasted_Row = 319 
Idle = 49224 

BW Util Bottlenecks: 
RCDc_limit = 668 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50518 
n_nop = 50014 
Read = 402 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 402 
Row_Bus_Util =  0.002455 
CoL_Bus_Util = 0.007958 
Either_Row_CoL_Bus_Util = 0.009977 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.043651 
queue_avg = 0.050734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0507344

========= L2 cache stats =========
L2_cache_bank[0]: Access = 659, Miss = 210, Miss_rate = 0.319, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 680, Miss = 211, Miss_rate = 0.310, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 710, Miss = 217, Miss_rate = 0.306, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 234, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 693, Miss = 203, Miss_rate = 0.293, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 681, Miss = 227, Miss_rate = 0.333, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 684, Miss = 219, Miss_rate = 0.320, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 634, Miss = 198, Miss_rate = 0.312, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 649, Miss = 221, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 673, Miss = 212, Miss_rate = 0.315, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 681, Miss = 224, Miss_rate = 0.329, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 670, Miss = 210, Miss_rate = 0.313, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 636, Miss = 204, Miss_rate = 0.321, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 635, Miss = 219, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 676, Miss = 199, Miss_rate = 0.294, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 637, Miss = 188, Miss_rate = 0.295, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 631, Miss = 212, Miss_rate = 0.336, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 660, Miss = 215, Miss_rate = 0.326, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 693, Miss = 232, Miss_rate = 0.335, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 683, Miss = 200, Miss_rate = 0.293, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 642, Miss = 218, Miss_rate = 0.340, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 646, Miss = 200, Miss_rate = 0.310, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 665, Miss = 193, Miss_rate = 0.290, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 682, Miss = 198, Miss_rate = 0.290, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 703, Miss = 213, Miss_rate = 0.303, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 660, Miss = 205, Miss_rate = 0.311, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 695, Miss = 223, Miss_rate = 0.321, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 666, Miss = 208, Miss_rate = 0.312, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 646, Miss = 198, Miss_rate = 0.307, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 711, Miss = 239, Miss_rate = 0.336, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 688, Miss = 208, Miss_rate = 0.302, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 674, Miss = 217, Miss_rate = 0.322, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 697, Miss = 251, Miss_rate = 0.360, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[33]: Access = 691, Miss = 226, Miss_rate = 0.327, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 630, Miss = 197, Miss_rate = 0.313, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 704, Miss = 226, Miss_rate = 0.321, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 666, Miss = 214, Miss_rate = 0.321, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 637, Miss = 209, Miss_rate = 0.328, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 700, Miss = 219, Miss_rate = 0.313, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 655, Miss = 216, Miss_rate = 0.330, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 656, Miss = 217, Miss_rate = 0.331, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 682, Miss = 229, Miss_rate = 0.336, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 666, Miss = 242, Miss_rate = 0.363, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 725, Miss = 227, Miss_rate = 0.313, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 702, Miss = 218, Miss_rate = 0.311, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 634, Miss = 199, Miss_rate = 0.314, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 696, Miss = 211, Miss_rate = 0.303, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 667, Miss = 213, Miss_rate = 0.319, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 685, Miss = 201, Miss_rate = 0.293, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[49]: Access = 611, Miss = 210, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 658, Miss = 208, Miss_rate = 0.316, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[51]: Access = 678, Miss = 235, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 708, Miss = 232, Miss_rate = 0.328, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 693, Miss = 223, Miss_rate = 0.322, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 663, Miss = 235, Miss_rate = 0.354, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 648, Miss = 218, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 652, Miss = 213, Miss_rate = 0.327, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 688, Miss = 216, Miss_rate = 0.314, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 673, Miss = 226, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 667, Miss = 238, Miss_rate = 0.357, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 654, Miss = 210, Miss_rate = 0.321, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 715, Miss = 207, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 650, Miss = 205, Miss_rate = 0.315, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 660, Miss = 197, Miss_rate = 0.298, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 42933
L2_total_cache_misses = 13763
L2_total_cache_miss_rate = 0.3206
L2_total_cache_pending_hits = 282
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 282
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42933
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=42933
icnt_total_pkts_simt_to_mem=42933
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 42933
Req_Network_cycles = 85999
Req_Network_injected_packets_per_cycle =       0.4992 
Req_Network_conflicts_per_cycle =       0.0783
Req_Network_conflicts_per_cycle_util =       0.8684
Req_Bank_Level_Parallism =       5.5340
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0028
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0078

Reply_Network_injected_packets_num = 42933
Reply_Network_cycles = 85999
Reply_Network_injected_packets_per_cycle =        0.4992
Reply_Network_conflicts_per_cycle =        0.0150
Reply_Network_conflicts_per_cycle_util =       0.1655
Reply_Bank_Level_Parallism =       5.5113
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 110656 (inst/sec)
gpgpu_simulation_rate = 1283 (cycle/sec)
gpgpu_silicon_slowdown = 1127825x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 15419
gpu_sim_insn = 2170128
gpu_ipc =     140.7438
gpu_tot_sim_cycle = 101418
gpu_tot_sim_insn = 9584108
gpu_tot_ipc =      94.5011
gpu_tot_issued_cta = 1408
gpu_occupancy = 28.8637% 
gpu_tot_occupancy = 19.7649% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.3218
partiton_level_parallism_total  =       1.5365
partiton_level_parallism_util =      15.6842
partiton_level_parallism_util_total  =      10.4191
L2_BW  =     262.0099 GB/Sec
L2_BW_total  =      59.4362 GB/Sec
gpu_total_sim_rate=104175

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8623, Miss = 4155, Miss_rate = 0.482, Pending_hits = 35, Reservation_fails = 117
	L1D_cache_core[1]: Access = 8343, Miss = 4014, Miss_rate = 0.481, Pending_hits = 28, Reservation_fails = 145
	L1D_cache_core[2]: Access = 7007, Miss = 3361, Miss_rate = 0.480, Pending_hits = 24, Reservation_fails = 104
	L1D_cache_core[3]: Access = 7510, Miss = 3623, Miss_rate = 0.482, Pending_hits = 22, Reservation_fails = 24
	L1D_cache_core[4]: Access = 7289, Miss = 3526, Miss_rate = 0.484, Pending_hits = 32, Reservation_fails = 144
	L1D_cache_core[5]: Access = 7025, Miss = 3370, Miss_rate = 0.480, Pending_hits = 21, Reservation_fails = 15
	L1D_cache_core[6]: Access = 7674, Miss = 3730, Miss_rate = 0.486, Pending_hits = 22, Reservation_fails = 126
	L1D_cache_core[7]: Access = 7892, Miss = 3839, Miss_rate = 0.486, Pending_hits = 25, Reservation_fails = 115
	L1D_cache_core[8]: Access = 7476, Miss = 3662, Miss_rate = 0.490, Pending_hits = 15, Reservation_fails = 48
	L1D_cache_core[9]: Access = 7411, Miss = 3630, Miss_rate = 0.490, Pending_hits = 22, Reservation_fails = 64
	L1D_cache_core[10]: Access = 7465, Miss = 3644, Miss_rate = 0.488, Pending_hits = 22, Reservation_fails = 83
	L1D_cache_core[11]: Access = 8820, Miss = 4281, Miss_rate = 0.485, Pending_hits = 19, Reservation_fails = 61
	L1D_cache_core[12]: Access = 7344, Miss = 3538, Miss_rate = 0.482, Pending_hits = 27, Reservation_fails = 138
	L1D_cache_core[13]: Access = 7245, Miss = 3473, Miss_rate = 0.479, Pending_hits = 15, Reservation_fails = 29
	L1D_cache_core[14]: Access = 7827, Miss = 3707, Miss_rate = 0.474, Pending_hits = 24, Reservation_fails = 31
	L1D_cache_core[15]: Access = 7150, Miss = 3423, Miss_rate = 0.479, Pending_hits = 20, Reservation_fails = 83
	L1D_cache_core[16]: Access = 7529, Miss = 3696, Miss_rate = 0.491, Pending_hits = 21, Reservation_fails = 47
	L1D_cache_core[17]: Access = 7767, Miss = 3773, Miss_rate = 0.486, Pending_hits = 16, Reservation_fails = 57
	L1D_cache_core[18]: Access = 7557, Miss = 3669, Miss_rate = 0.486, Pending_hits = 24, Reservation_fails = 10
	L1D_cache_core[19]: Access = 7389, Miss = 3586, Miss_rate = 0.485, Pending_hits = 19, Reservation_fails = 83
	L1D_cache_core[20]: Access = 7350, Miss = 3547, Miss_rate = 0.483, Pending_hits = 30, Reservation_fails = 34
	L1D_cache_core[21]: Access = 7650, Miss = 3684, Miss_rate = 0.482, Pending_hits = 18, Reservation_fails = 62
	L1D_cache_core[22]: Access = 7846, Miss = 3829, Miss_rate = 0.488, Pending_hits = 20, Reservation_fails = 137
	L1D_cache_core[23]: Access = 6565, Miss = 3195, Miss_rate = 0.487, Pending_hits = 15, Reservation_fails = 76
	L1D_cache_core[24]: Access = 7273, Miss = 3516, Miss_rate = 0.483, Pending_hits = 24, Reservation_fails = 99
	L1D_cache_core[25]: Access = 7630, Miss = 3730, Miss_rate = 0.489, Pending_hits = 25, Reservation_fails = 48
	L1D_cache_core[26]: Access = 7660, Miss = 3694, Miss_rate = 0.482, Pending_hits = 19, Reservation_fails = 138
	L1D_cache_core[27]: Access = 7605, Miss = 3722, Miss_rate = 0.489, Pending_hits = 22, Reservation_fails = 126
	L1D_cache_core[28]: Access = 7235, Miss = 3477, Miss_rate = 0.481, Pending_hits = 26, Reservation_fails = 88
	L1D_cache_core[29]: Access = 7406, Miss = 3550, Miss_rate = 0.479, Pending_hits = 26, Reservation_fails = 136
	L1D_cache_core[30]: Access = 8268, Miss = 3908, Miss_rate = 0.473, Pending_hits = 35, Reservation_fails = 94
	L1D_cache_core[31]: Access = 7522, Miss = 3620, Miss_rate = 0.481, Pending_hits = 25, Reservation_fails = 113
	L1D_cache_core[32]: Access = 7062, Miss = 3455, Miss_rate = 0.489, Pending_hits = 30, Reservation_fails = 87
	L1D_cache_core[33]: Access = 6588, Miss = 3280, Miss_rate = 0.498, Pending_hits = 20, Reservation_fails = 24
	L1D_cache_core[34]: Access = 6064, Miss = 2974, Miss_rate = 0.490, Pending_hits = 12, Reservation_fails = 27
	L1D_cache_core[35]: Access = 7154, Miss = 3478, Miss_rate = 0.486, Pending_hits = 25, Reservation_fails = 146
	L1D_cache_core[36]: Access = 6989, Miss = 3367, Miss_rate = 0.482, Pending_hits = 21, Reservation_fails = 124
	L1D_cache_core[37]: Access = 7155, Miss = 3504, Miss_rate = 0.490, Pending_hits = 18, Reservation_fails = 69
	L1D_cache_core[38]: Access = 7332, Miss = 3523, Miss_rate = 0.480, Pending_hits = 37, Reservation_fails = 80
	L1D_cache_core[39]: Access = 6545, Miss = 3207, Miss_rate = 0.490, Pending_hits = 16, Reservation_fails = 116
	L1D_cache_core[40]: Access = 6683, Miss = 3294, Miss_rate = 0.493, Pending_hits = 21, Reservation_fails = 83
	L1D_cache_core[41]: Access = 7207, Miss = 3506, Miss_rate = 0.486, Pending_hits = 31, Reservation_fails = 160
	L1D_cache_core[42]: Access = 6445, Miss = 3187, Miss_rate = 0.494, Pending_hits = 16, Reservation_fails = 31
	L1D_cache_core[43]: Access = 7669, Miss = 3793, Miss_rate = 0.495, Pending_hits = 24, Reservation_fails = 195
	L1D_cache_core[44]: Access = 6601, Miss = 3165, Miss_rate = 0.479, Pending_hits = 16, Reservation_fails = 106
	L1D_cache_core[45]: Access = 6876, Miss = 3378, Miss_rate = 0.491, Pending_hits = 26, Reservation_fails = 125
	L1D_cache_core[46]: Access = 6675, Miss = 3250, Miss_rate = 0.487, Pending_hits = 26, Reservation_fails = 125
	L1D_cache_core[47]: Access = 6892, Miss = 3349, Miss_rate = 0.486, Pending_hits = 23, Reservation_fails = 58
	L1D_cache_core[48]: Access = 4554, Miss = 2321, Miss_rate = 0.510, Pending_hits = 3, Reservation_fails = 20
	L1D_cache_core[49]: Access = 4938, Miss = 2479, Miss_rate = 0.502, Pending_hits = 3, Reservation_fails = 38
	L1D_cache_core[50]: Access = 4294, Miss = 2176, Miss_rate = 0.507, Pending_hits = 10, Reservation_fails = 25
	L1D_cache_core[51]: Access = 4105, Miss = 2103, Miss_rate = 0.512, Pending_hits = 4, Reservation_fails = 29
	L1D_cache_core[52]: Access = 4274, Miss = 2183, Miss_rate = 0.511, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3635, Miss = 1919, Miss_rate = 0.528, Pending_hits = 5, Reservation_fails = 16
	L1D_cache_core[54]: Access = 4080, Miss = 2129, Miss_rate = 0.522, Pending_hits = 4, Reservation_fails = 20
	L1D_cache_core[55]: Access = 4277, Miss = 2186, Miss_rate = 0.511, Pending_hits = 2, Reservation_fails = 18
	L1D_cache_core[56]: Access = 4158, Miss = 2148, Miss_rate = 0.517, Pending_hits = 2, Reservation_fails = 6
	L1D_cache_core[57]: Access = 4126, Miss = 2124, Miss_rate = 0.515, Pending_hits = 5, Reservation_fails = 21
	L1D_cache_core[58]: Access = 3692, Miss = 1906, Miss_rate = 0.516, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3625, Miss = 1874, Miss_rate = 0.517, Pending_hits = 3, Reservation_fails = 7
	L1D_cache_core[60]: Access = 4026, Miss = 2039, Miss_rate = 0.506, Pending_hits = 5, Reservation_fails = 20
	L1D_cache_core[61]: Access = 5205, Miss = 2601, Miss_rate = 0.500, Pending_hits = 9, Reservation_fails = 39
	L1D_cache_core[62]: Access = 4297, Miss = 2223, Miss_rate = 0.517, Pending_hits = 7, Reservation_fails = 27
	L1D_cache_core[63]: Access = 4092, Miss = 2118, Miss_rate = 0.518, Pending_hits = 6, Reservation_fails = 2
	L1D_cache_core[64]: Access = 4446, Miss = 2298, Miss_rate = 0.517, Pending_hits = 8, Reservation_fails = 28
	L1D_cache_core[65]: Access = 5003, Miss = 2507, Miss_rate = 0.501, Pending_hits = 5, Reservation_fails = 20
	L1D_cache_core[66]: Access = 4771, Miss = 2372, Miss_rate = 0.497, Pending_hits = 6, Reservation_fails = 25
	L1D_cache_core[67]: Access = 5261, Miss = 2688, Miss_rate = 0.511, Pending_hits = 11, Reservation_fails = 33
	L1D_cache_core[68]: Access = 4530, Miss = 2256, Miss_rate = 0.498, Pending_hits = 11, Reservation_fails = 30
	L1D_cache_core[69]: Access = 3929, Miss = 2032, Miss_rate = 0.517, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[70]: Access = 5365, Miss = 2686, Miss_rate = 0.501, Pending_hits = 5, Reservation_fails = 39
	L1D_cache_core[71]: Access = 5151, Miss = 2570, Miss_rate = 0.499, Pending_hits = 7, Reservation_fails = 30
	L1D_cache_core[72]: Access = 4888, Miss = 2481, Miss_rate = 0.508, Pending_hits = 3, Reservation_fails = 20
	L1D_cache_core[73]: Access = 4797, Miss = 2434, Miss_rate = 0.507, Pending_hits = 8, Reservation_fails = 16
	L1D_cache_core[74]: Access = 5145, Miss = 2598, Miss_rate = 0.505, Pending_hits = 1, Reservation_fails = 29
	L1D_cache_core[75]: Access = 4720, Miss = 2402, Miss_rate = 0.509, Pending_hits = 5, Reservation_fails = 7
	L1D_cache_core[76]: Access = 4599, Miss = 2329, Miss_rate = 0.506, Pending_hits = 10, Reservation_fails = 9
	L1D_cache_core[77]: Access = 4381, Miss = 2245, Miss_rate = 0.512, Pending_hits = 3, Reservation_fails = 9
	L1D_cache_core[78]: Access = 5877, Miss = 2909, Miss_rate = 0.495, Pending_hits = 10, Reservation_fails = 57
	L1D_cache_core[79]: Access = 4375, Miss = 2231, Miss_rate = 0.510, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 496906
	L1D_total_cache_misses = 244449
	L1D_total_cache_miss_rate = 0.4919
	L1D_total_cache_pending_hits = 1276
	L1D_total_cache_reservation_fails = 4871
	L1D_cache_data_port_util = 0.143
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 54826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1256
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 358279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138627

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
817, 547, 737, 555, 615, 408, 446, 400, 438, 555, 677, 604, 415, 740, 627, 771, 500, 501, 661, 911, 739, 648, 647, 403, 801, 668, 454, 610, 332, 320, 623, 260, 
gpgpu_n_tot_thrd_icount = 9584108
gpgpu_n_tot_w_icount = 1138035
gpgpu_n_stall_shd_mem = 71514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130181
gpgpu_n_mem_write_global = 25647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68105
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3409
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:379403	W0_Idle:1844084	W0_Scoreboard:4376136	W1:358426	W2:156027	W3:98725	W4:76055	W5:56910	W6:33262	W7:21160	W8:10757	W9:4917	W10:2279	W11:996	W12:254	W13:0	W14:10	W15:67	W16:0	W17:2	W18:0	W19:0	W20:8	W21:24	W22:50	W23:110	W24:218	W25:392	W26:544	W27:820	W28:852	W29:776	W30:1132	W31:2165	W32:228427
single_issue_nums: WS0:283127	WS1:284199	WS2:283926	WS3:286783	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1041448 {8:130181,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 1166360 {40:22569,72:2261,104:322,136:495,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5207240 {40:130181,}
maxmflatency = 777 
max_icnt2mem_latency = 189 
maxmrqlatency = 257 
max_icnt2sh_latency = 78 
averagemflatency = 250 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 3 
mrq_lat_table:4766 	13986 	2670 	3593 	4623 	7315 	3144 	393 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	89688 	36602 	3891 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8995 	12581 	3499 	119179 	6506 	3993 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	112951 	10168 	3545 	2126 	1265 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        30        27        21        33        28        20        30        64        64        26        15        33        28        17        16 
dram[1]:        25        31        28        31        23        34        24        22        64        64        25        17        25        34        15        14 
dram[2]:        24        30        26        31        33        36        26        28        64        64        26        20        32        24        14        15 
dram[3]:        31        32        27        26        30        42        26        33        64        64        14        27        30        35        17        22 
dram[4]:        28        29        22        24        20        27        31        34        64        64        21        23        24        19         9        11 
dram[5]:        26        29        20        22        28        21        22        26        64        64        21        24        28        21        15        18 
dram[6]:        31        32        28        26        28        28        32        29        64        64        20        20        27        38        17        17 
dram[7]:        31        23        35        22        33        26        22        33        64        64        21        24        27        20        16        15 
dram[8]:        30        24        32        28        31        30        27        25        64        64        17        17        28        29        18        11 
dram[9]:        25        27        25        21        32        31        29        20        64        64        23        37        30        31        13        17 
dram[10]:        27        24        30        20        29        36        26        30        64        64        19        21        25        27        13        16 
dram[11]:        20        29        31        34        31        30        31        30        64        64        18        13        30        26        17        12 
dram[12]:        30        29        34        25        26        19        29        26        64        64        36        25        29        28        15        18 
dram[13]:        31        33        28        24        22        30        25        26        64        64        20        16        29        23        16        14 
dram[14]:        20        31        25        30        25        24        29        25        64        64        24        19        28        28        14        17 
dram[15]:        25        27        28        26        22        26        26        30        64        64        23        25        30        35        14        11 
dram[16]:        29        29        24        23        21        30        30        21        64        64        19        17        29        25        14        10 
dram[17]:        24        27        18        26        25        23        28        23        64        64        16        20        37        25        21        10 
dram[18]:        23        31        28        27        19        20        30        30        64        64        22        21        30        35        10        16 
dram[19]:        26        23        21        28        28        32        29        29        64        64        24        31        27        24        16        18 
dram[20]:        21        33        26        26        24        34        23        28        64        64        16        20        26        27        21        16 
dram[21]:        36        33        20        21        25        27        23        35        64        64        24        22        24        22        10        15 
dram[22]:        23        22        20        26        31        27        28        19        64        64        19        23        32        24        17        15 
dram[23]:        28        29        30        20        21        27        39        23        64        64        20        21        22        35        12        13 
dram[24]:        30        29        23        35        27        34        32        26        64        64        19        21        27        20        16        15 
dram[25]:        32        29        30        27        23        32        32        36        64        64        23        24        30        31        14        12 
dram[26]:        32        27        33        28        28        25        36        26        64        64        20        24        23        32        17        14 
dram[27]:        29        30        28        23        25        31        21        31        64        64        24        21        25        23        13        18 
dram[28]:        28        33        30        32        27        24        28        30        64        64        17        23        27        28        14        13 
dram[29]:        34        35        27        28        29        29        22        22        64        64        20        19        24        31        14        12 
dram[30]:        28        25        32        29        28        31        24        25        64        64        18        23        28        31        12        12 
dram[31]:        31        32        23        24        21        18        27        23        64        64        18        22        29        28        15        20 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      5980 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  4.444445  4.200000  5.562500  4.941176  5.625000  5.588235  5.933333  7.090909 18.000000 30.333334  7.500000  4.785714  7.333333  6.076923  8.333333  4.181818 
dram[1]:  5.294117  7.357143  7.200000  4.900000  5.333333  5.764706  4.050000  4.875000 18.400000 33.000000  7.500000  4.764706  6.692307  4.812500  5.000000  4.000000 
dram[2]:  5.117647  4.136364  5.428571  3.565217  4.950000  5.058824  4.526316  4.812500 29.000000 30.666666  5.600000  6.833333  6.333333  5.384615  3.153846  5.625000 
dram[3]:  4.875000  7.076923  5.875000  5.833333  5.588235  5.470588  5.923077  5.857143 33.000000 31.000000  5.500000  6.071429  4.052631  8.333333  4.800000  7.250000 
dram[4]:  5.277778  4.200000  5.000000  3.947368  5.833333  5.666667  8.000000  5.846154 19.200001 32.000000 10.500000  5.714286  5.000000  5.230769  3.266667  4.000000 
dram[5]:  4.500000  4.947369  4.368421  6.166667  7.700000  4.555555  5.285714  4.888889 30.666666 34.000000  6.818182  7.333333  6.000000  4.470588  3.923077  5.400000 
dram[6]:  6.916667  6.916667  4.050000  4.647059  5.312500  3.869565  6.571429  5.857143 31.333334 30.333334  5.714286  7.250000  5.375000 10.857142  4.800000  4.166667 
dram[7]:  5.058824  4.722222  4.619048  4.222222  6.000000  4.055555  4.250000  5.733333 17.799999 32.333332  5.687500  7.666667  4.533333  4.933333  4.000000  7.000000 
dram[8]:  4.428571  4.941176  4.866667  7.363636  3.736842  4.055555  5.933333  3.863636 32.333332 34.333332  6.357143  5.357143  7.545455  6.666667  5.090909  4.800000 
dram[9]:  5.117647  4.625000  6.769231  3.736842  5.312500  5.625000  5.571429  4.111111 31.000000 30.000000  8.700000 10.142858  5.214286  6.600000  4.090909  3.692308 
dram[10]:  3.727273  4.450000  4.136364  5.200000  4.944445  4.789474  4.352941  5.375000 30.000000 33.000000  4.764706  4.777778  3.850000  8.111111  3.818182  5.100000 
dram[11]:  4.750000  3.937500  7.416667  4.823529  5.533333  6.000000  3.680000  5.466667 32.666668 29.666666  4.625000  4.529412  6.000000  6.727273  5.100000  3.615385 
dram[12]:  4.650000  4.894737  3.640000  6.090909  5.200000  4.812500  4.526316  5.666667 29.000000 31.333334  6.750000 10.500000  5.125000  7.100000  4.454545  4.090909 
dram[13]:  5.666667  4.888889  4.055555  4.375000  4.333333  5.000000  6.214286  4.529412 31.000000 30.666666  5.000000  5.916667  8.111111  5.857143  4.600000  5.500000 
dram[14]:  4.300000  6.052631  3.761905  5.000000  3.782609  5.125000  4.650000  7.000000 28.666666 32.666668  6.333333  5.062500  4.928571  4.350000  4.636364  4.555555 
dram[15]:  4.705883  4.944445  5.000000  6.214286  4.888889  6.000000  5.625000  5.166667 31.000000 32.333332 10.000000  7.700000  6.363636  6.083333  3.461539  4.333333 
dram[16]:  4.750000  4.666667  4.333333  5.062500  4.687500  5.000000  5.210526  3.653846 30.666666 33.333332  5.333333  6.166667  5.642857  6.818182  4.700000  4.555555 
dram[17]:  3.944444  4.000000  3.700000  5.375000  4.705883  4.562500  6.923077  4.375000 18.000000 29.000000  4.294117  5.857143  9.375000  6.076923  4.428571  3.142857 
dram[18]:  3.952381  5.187500  5.352941  3.764706  3.863636  5.384615  4.736842  4.190476 30.666666 30.666666  5.785714  5.062500  7.000000  5.769231  3.615385  6.428571 
dram[19]:  4.352941  3.952381  3.571429  6.142857  3.800000  4.095238  5.200000  4.294117 13.857142 29.333334  6.357143  9.375000  5.333333  4.157895  5.444445  4.636364 
dram[20]:  3.722222  4.040000  5.750000  5.266667  5.352941  5.823529  5.250000  4.705883 20.200001 28.000000  4.941176  6.916667  5.538462  4.055555  6.200000  5.555555 
dram[21]:  4.687500  5.266667  4.263158  3.347826  4.500000  4.761905  4.588235  4.300000 30.333334 46.500000  7.636364  7.250000  4.500000  5.153846  3.583333  4.833333 
dram[22]:  4.666667  4.294117  4.625000  4.937500  6.769231  4.150000  7.833333  3.700000 30.666666 32.333332  6.166667  7.250000  4.733333  4.611111  6.250000  3.538461 
dram[23]:  5.933333  4.888889  4.166667  4.105263  6.615385  3.782609  5.437500  5.000000 27.333334 17.200001  9.375000  7.818182  5.071429  6.727273  3.357143  3.437500 
dram[24]:  6.916667  5.333333  4.214286  5.000000  5.375000  5.157895  5.533333  3.666667 19.600000 31.666666  6.583333  6.285714  6.000000  5.066667  4.166667  5.000000 
dram[25]:  6.076923  4.055555  4.047619  5.937500  5.062500  4.875000  6.571429  6.500000 28.666666 28.666666  6.833333  6.750000  5.800000  4.941176  3.785714  4.250000 
dram[26]:  5.666667  4.150000  4.941176  5.277778  5.294117  7.000000  4.850000  4.882353 35.333332 29.000000  5.466667  6.750000  5.000000  5.600000  3.600000  5.090909 
dram[27]:  5.133333  4.411765  5.769231  5.769231  4.411765  5.857143  4.684210  3.958333 30.000000 19.400000  5.571429  5.642857  7.500000  5.833333  4.181818  4.071429 
dram[28]: 11.000000  4.800000  6.153846  5.055555  6.142857  3.714286  6.769231  4.750000 32.000000 21.000000  6.538462  8.100000  4.714286  5.000000  4.181818  4.000000 
dram[29]:  5.562500  6.666667  3.869565  7.250000  4.476191  4.333333  4.736842  7.307693 20.000000 12.250000  7.900000  7.300000  4.600000  6.166667  3.117647  4.600000 
dram[30]:  5.600000  5.833333  5.437500  5.000000  4.687500  4.555555  6.142857  4.227273 33.666668 19.000000  6.357143  7.400000  5.785714  4.687500  3.357143  4.272727 
dram[31]:  4.777778  6.272727  5.266667  4.705883  4.600000  4.812500  4.650000  4.750000 20.600000 28.666666  4.277778  6.909091  6.153846  5.785714  4.700000  4.750000 
average row locality = 40491/6958 = 5.819345
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        84        89        84        90        95        89        78        87        84        75        67        65        76        50        46 
dram[1]:        88       102        72        98        80        98        81        78        85        94        90        81        77        75        50        52 
dram[2]:        87        91        76        82        99        86        86        77        83        90        84        82        74        69        41        45 
dram[3]:        78        91        94        70        95        93        77        82        87        88        77        85        76        73        48        58 
dram[4]:        95        84        70        75        70        85        80        76        83        86        84        80        76        63        49        36 
dram[5]:        72        94        83        74        77        82        74        88        91        95        75        88        76        75        51        54 
dram[6]:        83        83        81        79        85        89        92        82        86        87        80        87        79        75        48        50 
dram[7]:        86        85        97        76        90        73        85        86        84        90        91        92        65        71        52        42 
dram[8]:        93        84        73        81        71        73        89        85        88        92        89        75        80        78        56        48 
dram[9]:        87        74        88        71        85        90        78        74        92        89        87        71        73        65        45        48 
dram[10]:        82        89        91        78        89        91        74        86        86        87        81        86        74        71        42        51 
dram[11]:        76        63        89        82        83        84        92        82        86        82        74        77        77        73        51        47 
dram[12]:        93        93        91        67        78        77        86        85        83        87        81        84        81        69        49        45 
dram[13]:        85        88        73        70        91        80        87        77        89        85        85        71        73        81        46        44 
dram[14]:        86       115        79        95        87        82        93        77        81        89        76        81        67        85        51        41 
dram[15]:        80        88        75        87        88        78        90        93        91        95        80        77        70        73        45        39 
dram[16]:        95        98        91        81        75        85        99        95        87        92        80        74        75        71        47        41 
dram[17]:        71        84        74        86        80        73        90        70        88        83        73        82        74        79        62        44 
dram[18]:        83        83        91        64        85        70        90        88        86        89        81        81        75        73        47        45 
dram[19]:        74        83        75        86        76        86        78        73        88        83        89        75        77        76        49        51 
dram[20]:        67        98        69        79        91        99        84        80        94        81        84        83        71        72        62        50 
dram[21]:        75        79        81        77        90       100        78        86        89        93        84        87        78        67        43        58 
dram[22]:        70        73        74        79        88        83        94        74        89        94        74        87        69        82        50        46 
dram[23]:        89        88       100        78        86        87        87        80        77        78        75        86        70        71        47        55 
dram[24]:        83        80        59       100        86        98        83        66        92        85        79        88        64        74        50        40 
dram[25]:        79        73        85        95        81        78        92        91        81        82        82        81        83        82        53        51 
dram[26]:        85        82        84        95        90        84        97        83        97        83        82        81        84        83        54        56 
dram[27]:        77        75        75        75        75        82        89        95        84        94        78        79        74        70        46        57 
dram[28]:        77        96        80        91        86        78        88        76        92        81        85        81        65        75        46        52 
dram[29]:        89        80        89        87        94        91        90        95        94        94        79        73        66        74        53        46 
dram[30]:        84        70        87        75        75        82        86        93        90        80        89        74        76        72        47        47 
dram[31]:        86        69        79        80        69        77        93        76        99        83        77        76        78        79        47        57 
total dram reads = 39986
bank skew: 115/36 = 3.19
chip skew: 1320/1192 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         3         7         0         0         1         3         0         0 
dram[1]:         2         1         0         0         0         0         0         0         9         5         0         0        11         2         0         0 
dram[2]:         0         0         0         0         0         0         0         0         4         2         0         0         2         1         0         0 
dram[3]:         0         1         0         0         0         0         0         0        18         5         0         0         1         2         0         0 
dram[4]:         0         0         0         0         0         0         0         0        13        13         0         0         4         5         0         0 
dram[5]:         0         0         0         0         0         0         0         0         1         7         0         0         2         1         0         0 
dram[6]:         0         0         0         0         0         0         0         0         8         7         0         0         8         2         0         0 
dram[7]:         0         0         0         0         0         0         0         0         5        12         0         0         3         3         0         0 
dram[8]:         0         0         0         0         0         0         0         0         9        16         0         0         3         2         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         2         0         0         0         1         0         0 
dram[10]:         0         0         0         0         0         0         0         0         5        13         0         0         3         2         0         0 
dram[11]:         0         0         0         0         0         0         0         0        15         7         0         0         1         1         0         0 
dram[12]:         0         0         0         0         0         0         0         0         4         8         0         0         1         2         0         0 
dram[13]:         0         0         0         0         0         0         0         0         7         9         0         0         0         1         0         0 
dram[14]:         0         0         0         0         0         0         0         0         6        10         0         0         2         2         0         0 
dram[15]:         0         1         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         8         8         0         0         4         4         0         0 
dram[17]:         0         0         0         0         0         0         0         0         2         4         0         0         1         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         6         3         0         0         2         2         0         0 
dram[19]:         0         0         0         0         0         0         0         0        10         6         0         0         3         3         0         0 
dram[20]:         0         3         0         0         0         0         0         0         8         6         0         0         1         1         0         0 
dram[21]:         0         0         0         0         0         0         0         0         2         0         0         0         3         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         3         3         0         0         2         1         0         0 
dram[23]:         0         0         0         0         0         0         0         0         6         8         0         0         1         3         0         0 
dram[24]:         0         0         0         0         0         0         0         0         6        11         0         0         2         2         0         0 
dram[25]:         0         0         0         0         0         0         0         0         7         4         0         0         4         3         0         0 
dram[26]:         0         1         0         0         0         0         0         0         9         4         0         0         1         1         0         0 
dram[27]:         0         0         0         0         0         0         0         0         6         4         0         0         1         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         7         5         0         0         1         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         7         4         0         0         3         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        14        15         0         0         5         3         0         0 
dram[31]:         0         0         0         0         0         0         0         0         4         3         0         0         2         2         0         0 
total dram writes = 570
min_bank_accesses = 0!
chip skew: 37/4 = 9.25
average mf latency per bank:
dram[0]:        402       421       392       422       450       438       441       485       938       909      3179      3424       362       350       373       386
dram[1]:        399       412       388       422       444       462       458       463       890       862      2815      2969       326       355       357       369
dram[2]:        429       426       402       408       460       456       477       505       951       921      3033      2864       348       371       369       387
dram[3]:        443       421       405       396       443       454       478       523       803       898      2952      2756       353       349       361       368
dram[4]:        407       406       391       411       392       411       456       491       862       842      2777      2918       352       359       366       371
dram[5]:        418       418       402       399       411       412       485       447       930       849      3078      2659       360       373       388       379
dram[6]:        424       419       390       405       417       442       479       483       890       892      2754      2579       331       364       361       361
dram[7]:        417       430       398       415       420       444       449       503       936       829      2655      2521       342       352       379       366
dram[8]:        400       410       439       427       464       474       478       480       871       795      2638      2985       360       376       359       363
dram[9]:        393       391       435       425       441       467       472       448       921       924      2839      3239       365       361       375       381
dram[10]:        405       401       444       417       446       486       474       500       920       835      2757      2647       366       350       383       375
dram[11]:        388       403       441       443       473       474       475       516       832       914      3173      3075       355       352       365       356
dram[12]:        387       392       443       441       450       459       478       491       958       892      2762      2906       380       360       373       377
dram[13]:        401       396       441       446       441       476       456       495       887       883      2703      3309       375       365       400       373
dram[14]:        405       401       440       441       452       450       467       472       951       860      3103      2897       355       369       390       415
dram[15]:        396       400       415       449       433       459       465       485       925       888      2976      2993       386       367       382       361
dram[16]:        414       423       400       410       432       436       458       436       882       853      2909      3057       355       340       365       380
dram[17]:        415       416       397       399       410       420       449       429       937       940      3207      2777       353       373       375       385
dram[18]:        430       421       391       401       432       442       473       463       912       919      2750      2837       360       356       372       383
dram[19]:        427       420       400       397       440       439       477       469       858       918      2630      3170       350       352       361       364
dram[20]:        422       420       393       407       427       433       454       487       854       937      2756      2871       359       361       381       385
dram[21]:        418       432       386       412       421       417       425       484       931       924      2864      2688       368       378       388       367
dram[22]:        413       424       384       409       423       429       426       440       923       891      3090      2751       348       375       374       385
dram[23]:        402       423       399       409       411       428       465       454       970       930      3032      2802       355       353       377       373
dram[24]:        380       402       459       424       454       449       486       511       884       874      2819      2705       353       363       383       361
dram[25]:        402       386       431       428       443       442       486       502       932       952      2781      2880       356       365       397       367
dram[26]:        400       390       454       426       450       439       490       460       825       949      2866      2941       372       376       384       380
dram[27]:        385       371       421       410       440       430       431       471       920       872      2776      2913       365       366       364       358
dram[28]:        383       387       429       428       451       472       468       519       870       952      2884      2853       367       364       369       387
dram[29]:        395       403       447       445       454       454       462       473       859       875      2754      3012       358       358       394       394
dram[30]:        399       398       429       449       466       441       454       469       822       860      2817      3250       348       350       398       384
dram[31]:        411       392       421       427       429       436       454       475       856       959      3033      2987       376       361       374       381
maximum mf latency per bank:
dram[0]:        513       557       523       521       575       607       595       660       463       439       380       508       459       420       507       524
dram[1]:        554       587       524       535       578       637       620       685       394       399       388       438       427       406       410       424
dram[2]:        588       563       517       550       598       622       661       746       403       388       415       384       414       437       487       481
dram[3]:        571       595       563       539       624       625       638       703       425       403       407       430       431       403       432       470
dram[4]:        573       500       490       540       542       547       610       650       403       397       379       381       399       417       386       399
dram[5]:        550       503       523       519       537       548       591       596       410       432       431       424       445       446       438       447
dram[6]:        588       571       530       555       610       616       668       710       426       435       427       431       453       426       420       437
dram[7]:        614       566       497       524       564       580       616       710       400       421       413       416       395       398       463       461
dram[8]:        510       587       606       562       604       678       663       743       403       447       433       382       432       500       460       415
dram[9]:        445       506       587       509       603       657       637       669       399       402       452       421       430       401       413       410
dram[10]:        488       476       593       518       597       620       656       709       403       375       387       423       444       397       433       431
dram[11]:        442       478       660       589       627       685       679       776       391       389       445       399       425       427       422       426
dram[12]:        522       490       624       551       599       607       679       694       408       452       419       478       450       448       492       417
dram[13]:        502       504       605       543       590       705       652       716       440       451       463       471       442       463       529       463
dram[14]:        557       545       631       564       572       640       671       670       489       483       479       474       483       517       514       540
dram[15]:        501       496       621       547       602       590       653       699       429       438       430       454       475       452       484       423
dram[16]:        577       553       527       524       548       597       612       608       403       409       411       424       422       423       413       402
dram[17]:        524       598       520       532       536       556       624       563       381       380       442       391       407       421       441       445
dram[18]:        538       600       459       531       565       582       624       620       403       393       436       397       412       410       424       410
dram[19]:        559       557       509       508       577       594       666       626       379       365       423       398       436       403       401       394
dram[20]:        588       571       524       520       554       585       601       669       425       383       434       410       443       412       461       466
dram[21]:        589       548       487       512       590       564       612       676       384       442       387       401       431       421       418       428
dram[22]:        528       549       477       511       536       560       610       589       430       411       456       423       451       435       456       458
dram[23]:        589       600       547       534       552       582       648       620       386       393       378       369       436       446       466       444
dram[24]:        518       567       618       686       658       636       685       711       464       437       404       419       391       419       436       391
dram[25]:        528       466       605       625       617       633       681       777       435       417       454       434       434       424       464       414
dram[26]:        501       579       600       620       613       624       708       706       403       421       414       398       423       445       447       481
dram[27]:        513       519       599       641       633       618       642       704       380       370       418       369       370       376       369       424
dram[28]:        463       464       590       671       690       740       668       776       425       425       426       445       511       479       444       469
dram[29]:        462       608       595       601       612       630       673       715       441       431       449       434       439       437       446       485
dram[30]:        579       478       577       627       627       596       669       686       416       446       520       426       442       436       443       463
dram[31]:        504       568       581       542       553       556       636       685       418       431       480       421       465       469       463       496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58015 n_act=201 n_pre=185 n_ref_event=0 n_req=1253 n_rd=1239 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.02103
n_activity=6001 dram_eff=0.2088
bk0: 80a 59034i bk1: 84a 58985i bk2: 89a 59051i bk3: 84a 58996i bk4: 90a 59020i bk5: 95a 58978i bk6: 89a 59031i bk7: 78a 59146i bk8: 87a 59364i bk9: 84a 59397i bk10: 75a 59318i bk11: 67a 59184i bk12: 65a 59319i bk13: 76a 59189i bk14: 50a 59409i bk15: 46a 59289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839585
Row_Buffer_Locality_read = 0.841808
Row_Buffer_Locality_write = 0.642857
Bank_Level_Parallism = 2.022727
Bank_Level_Parallism_Col = 1.815761
Bank_Level_Parallism_Ready = 1.582602
write_to_read_ratio_blp_rw_average = 0.027180
GrpLevelPara = 1.589201 

BW Util details:
bwutil = 0.021032 
total_CMD = 59575 
util_bw = 1253 
Wasted_Col = 1584 
Wasted_Row = 991 
Idle = 55747 

BW Util Bottlenecks: 
RCDc_limit = 1767 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 59575 
n_nop = 58015 
Read = 1239 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 1253 
total_req = 1253 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 1253 
Row_Bus_Util =  0.006479 
CoL_Bus_Util = 0.021032 
Either_Row_CoL_Bus_Util = 0.026185 
Issued_on_Two_Bus_Simul_Util = 0.001326 
issued_two_Eff = 0.050641 
queue_avg = 0.211162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.211162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57919 n_act=218 n_pre=202 n_ref_event=0 n_req=1328 n_rd=1301 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.02234
n_activity=6116 dram_eff=0.2176
bk0: 88a 59039i bk1: 102a 59142i bk2: 72a 59277i bk3: 98a 58940i bk4: 80a 59043i bk5: 98a 58922i bk6: 81a 58899i bk7: 78a 58997i bk8: 85a 59353i bk9: 94a 59429i bk10: 90a 59232i bk11: 81a 59074i bk12: 77a 59129i bk13: 75a 59144i bk14: 50a 59316i bk15: 52a 59209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835843
Row_Buffer_Locality_read = 0.837048
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.134165
Bank_Level_Parallism_Col = 1.847458
Bank_Level_Parallism_Ready = 1.574005
write_to_read_ratio_blp_rw_average = 0.044794
GrpLevelPara = 1.624006 

BW Util details:
bwutil = 0.022342 
total_CMD = 59575 
util_bw = 1331 
Wasted_Col = 1661 
Wasted_Row = 936 
Idle = 55647 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 53 
WTRc_limit = 5 
RTWc_limit = 83 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 5 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 59575 
n_nop = 57919 
Read = 1301 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 1328 
total_req = 1331 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 1331 
Row_Bus_Util =  0.007050 
CoL_Bus_Util = 0.022342 
Either_Row_CoL_Bus_Util = 0.027797 
Issued_on_Two_Bus_Simul_Util = 0.001595 
issued_two_Eff = 0.057367 
queue_avg = 0.226018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.226018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57961 n_act=227 n_pre=211 n_ref_event=0 n_req=1261 n_rd=1252 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02117
n_activity=6567 dram_eff=0.192
bk0: 87a 59073i bk1: 91a 58921i bk2: 76a 59145i bk3: 82a 58896i bk4: 99a 58913i bk5: 86a 58976i bk6: 86a 59015i bk7: 77a 59042i bk8: 83a 59442i bk9: 90a 59429i bk10: 84a 59187i bk11: 82a 59247i bk12: 74a 59226i bk13: 69a 59211i bk14: 41a 59228i bk15: 45a 59352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819984
Row_Buffer_Locality_read = 0.820288
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.000490
Bank_Level_Parallism_Col = 1.774194
Bank_Level_Parallism_Ready = 1.504362
write_to_read_ratio_blp_rw_average = 0.009712
GrpLevelPara = 1.568158 

BW Util details:
bwutil = 0.021167 
total_CMD = 59575 
util_bw = 1261 
Wasted_Col = 1736 
Wasted_Row = 1081 
Idle = 55497 

BW Util Bottlenecks: 
RCDc_limit = 2042 
RCDWRc_limit = 18 
WTRc_limit = 5 
RTWc_limit = 6 
CCDLc_limit = 203 
rwq = 0 
CCDLc_limit_alone = 203 
WTRc_limit_alone = 5 
RTWc_limit_alone = 6 

Commands details: 
total_CMD = 59575 
n_nop = 57961 
Read = 1252 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1261 
total_req = 1261 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1261 
Row_Bus_Util =  0.007352 
CoL_Bus_Util = 0.021167 
Either_Row_CoL_Bus_Util = 0.027092 
Issued_on_Two_Bus_Simul_Util = 0.001427 
issued_two_Eff = 0.052664 
queue_avg = 0.217457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.217457
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57976 n_act=198 n_pre=182 n_ref_event=0 n_req=1293 n_rd=1272 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.0218
n_activity=6180 dram_eff=0.2102
bk0: 78a 59056i bk1: 91a 59129i bk2: 94a 59051i bk3: 70a 59160i bk4: 95a 58949i bk5: 93a 58948i bk6: 77a 59125i bk7: 82a 58985i bk8: 87a 59384i bk9: 88a 59423i bk10: 77a 59230i bk11: 85a 59134i bk12: 76a 59022i bk13: 73a 59285i bk14: 48a 59293i bk15: 58a 59321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846868
Row_Buffer_Locality_read = 0.847484
Row_Buffer_Locality_write = 0.809524
Bank_Level_Parallism = 2.110847
Bank_Level_Parallism_Col = 1.871878
Bank_Level_Parallism_Ready = 1.643572
write_to_read_ratio_blp_rw_average = 0.033116
GrpLevelPara = 1.629026 

BW Util details:
bwutil = 0.021804 
total_CMD = 59575 
util_bw = 1299 
Wasted_Col = 1558 
Wasted_Row = 932 
Idle = 55786 

BW Util Bottlenecks: 
RCDc_limit = 1737 
RCDWRc_limit = 35 
WTRc_limit = 22 
RTWc_limit = 27 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 21 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 59575 
n_nop = 57976 
Read = 1272 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 198 
n_pre = 182 
n_ref = 0 
n_req = 1293 
total_req = 1299 

Dual Bus Interface Util: 
issued_total_row = 380 
issued_total_col = 1299 
Row_Bus_Util =  0.006379 
CoL_Bus_Util = 0.021804 
Either_Row_CoL_Bus_Util = 0.026840 
Issued_on_Two_Bus_Simul_Util = 0.001343 
issued_two_Eff = 0.050031 
queue_avg = 0.238825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.238825
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58031 n_act=204 n_pre=188 n_ref_event=0 n_req=1224 n_rd=1192 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.0206
n_activity=6060 dram_eff=0.2025
bk0: 95a 59001i bk1: 84a 58946i bk2: 70a 59120i bk3: 75a 58963i bk4: 70a 59021i bk5: 85a 59002i bk6: 80a 59214i bk7: 76a 59132i bk8: 83a 59358i bk9: 86a 59413i bk10: 84a 59325i bk11: 80a 59174i bk12: 76a 59088i bk13: 63a 59185i bk14: 49a 59168i bk15: 36a 59326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833054
Row_Buffer_Locality_write = 0.843750
Bank_Level_Parallism = 2.151940
Bank_Level_Parallism_Col = 1.877369
Bank_Level_Parallism_Ready = 1.635697
write_to_read_ratio_blp_rw_average = 0.048495
GrpLevelPara = 1.619844 

BW Util details:
bwutil = 0.020596 
total_CMD = 59575 
util_bw = 1227 
Wasted_Col = 1562 
Wasted_Row = 923 
Idle = 55863 

BW Util Bottlenecks: 
RCDc_limit = 1805 
RCDWRc_limit = 43 
WTRc_limit = 30 
RTWc_limit = 64 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 29 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 59575 
n_nop = 58031 
Read = 1192 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 204 
n_pre = 188 
n_ref = 0 
n_req = 1224 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 392 
issued_total_col = 1227 
Row_Bus_Util =  0.006580 
CoL_Bus_Util = 0.020596 
Either_Row_CoL_Bus_Util = 0.025917 
Issued_on_Two_Bus_Simul_Util = 0.001259 
issued_two_Eff = 0.048575 
queue_avg = 0.206882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.206882
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57990 n_act=208 n_pre=192 n_ref_event=0 n_req=1260 n_rd=1249 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.02115
n_activity=5880 dram_eff=0.2143
bk0: 72a 59049i bk1: 94a 58934i bk2: 83a 59045i bk3: 74a 59131i bk4: 77a 59116i bk5: 82a 58837i bk6: 74a 59121i bk7: 88a 58983i bk8: 91a 59410i bk9: 95a 59387i bk10: 75a 59296i bk11: 88a 59188i bk12: 76a 59175i bk13: 75a 59016i bk14: 51a 59231i bk15: 54a 59291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834921
Row_Buffer_Locality_read = 0.836669
Row_Buffer_Locality_write = 0.636364
Bank_Level_Parallism = 2.251023
Bank_Level_Parallism_Col = 1.985262
Bank_Level_Parallism_Ready = 1.737302
write_to_read_ratio_blp_rw_average = 0.019160
GrpLevelPara = 1.669492 

BW Util details:
bwutil = 0.021150 
total_CMD = 59575 
util_bw = 1260 
Wasted_Col = 1548 
Wasted_Row = 857 
Idle = 55910 

BW Util Bottlenecks: 
RCDc_limit = 1837 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 21 

Commands details: 
total_CMD = 59575 
n_nop = 57990 
Read = 1249 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 208 
n_pre = 192 
n_ref = 0 
n_req = 1260 
total_req = 1260 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 1260 
Row_Bus_Util =  0.006714 
CoL_Bus_Util = 0.021150 
Either_Row_CoL_Bus_Util = 0.026605 
Issued_on_Two_Bus_Simul_Util = 0.001259 
issued_two_Eff = 0.047319 
queue_avg = 0.221872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.221872
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57968 n_act=205 n_pre=189 n_ref_event=0 n_req=1286 n_rd=1266 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.02167
n_activity=6074 dram_eff=0.2125
bk0: 83a 59134i bk1: 83a 59175i bk2: 81a 58957i bk3: 79a 59020i bk4: 85a 58988i bk5: 89a 58768i bk6: 92a 59099i bk7: 82a 59023i bk8: 86a 59392i bk9: 87a 59389i bk10: 80a 59161i bk11: 87a 59163i bk12: 79a 59051i bk13: 75a 59346i bk14: 48a 59268i bk15: 50a 59218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840591
Row_Buffer_Locality_read = 0.841232
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 2.205345
Bank_Level_Parallism_Col = 1.954098
Bank_Level_Parallism_Ready = 1.752130
write_to_read_ratio_blp_rw_average = 0.026412
GrpLevelPara = 1.650638 

BW Util details:
bwutil = 0.021670 
total_CMD = 59575 
util_bw = 1291 
Wasted_Col = 1552 
Wasted_Row = 936 
Idle = 55796 

BW Util Bottlenecks: 
RCDc_limit = 1820 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 20 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 20 

Commands details: 
total_CMD = 59575 
n_nop = 57968 
Read = 1266 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 205 
n_pre = 189 
n_ref = 0 
n_req = 1286 
total_req = 1291 

Dual Bus Interface Util: 
issued_total_row = 394 
issued_total_col = 1291 
Row_Bus_Util =  0.006614 
CoL_Bus_Util = 0.021670 
Either_Row_CoL_Bus_Util = 0.026974 
Issued_on_Two_Bus_Simul_Util = 0.001309 
issued_two_Eff = 0.048538 
queue_avg = 0.228435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.228435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57935 n_act=227 n_pre=211 n_ref_event=0 n_req=1283 n_rd=1265 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02162
n_activity=5967 dram_eff=0.2159
bk0: 86a 59047i bk1: 85a 58985i bk2: 97a 58909i bk3: 76a 59016i bk4: 90a 59024i bk5: 73a 58867i bk6: 85a 58942i bk7: 86a 59016i bk8: 84a 59353i bk9: 90a 59411i bk10: 91a 59121i bk11: 92a 59207i bk12: 65a 59174i bk13: 71a 59112i bk14: 52a 59184i bk15: 42a 59398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823071
Row_Buffer_Locality_read = 0.825296
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.189101
Bank_Level_Parallism_Col = 1.895261
Bank_Level_Parallism_Ready = 1.670031
write_to_read_ratio_blp_rw_average = 0.034856
GrpLevelPara = 1.631181 

BW Util details:
bwutil = 0.021620 
total_CMD = 59575 
util_bw = 1288 
Wasted_Col = 1732 
Wasted_Row = 962 
Idle = 55593 

BW Util Bottlenecks: 
RCDc_limit = 2002 
RCDWRc_limit = 54 
WTRc_limit = 7 
RTWc_limit = 63 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 7 
RTWc_limit_alone = 62 

Commands details: 
total_CMD = 59575 
n_nop = 57935 
Read = 1265 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1283 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1288 
Row_Bus_Util =  0.007352 
CoL_Bus_Util = 0.021620 
Either_Row_CoL_Bus_Util = 0.027528 
Issued_on_Two_Bus_Simul_Util = 0.001444 
issued_two_Eff = 0.052439 
queue_avg = 0.256181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.256181
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57973 n_act=216 n_pre=200 n_ref_event=0 n_req=1280 n_rd=1255 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.02157
n_activity=6173 dram_eff=0.2082
bk0: 93a 58949i bk1: 84a 59061i bk2: 73a 59091i bk3: 81a 59173i bk4: 71a 58959i bk5: 73a 58934i bk6: 89a 58941i bk7: 85a 58759i bk8: 88a 59401i bk9: 92a 59325i bk10: 89a 59150i bk11: 75a 59205i bk12: 80a 59281i bk13: 78a 59185i bk14: 56a 59244i bk15: 48a 59303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831250
Row_Buffer_Locality_read = 0.830279
Row_Buffer_Locality_write = 0.880000
Bank_Level_Parallism = 2.159990
Bank_Level_Parallism_Col = 1.932726
Bank_Level_Parallism_Ready = 1.726070
write_to_read_ratio_blp_rw_average = 0.031068
GrpLevelPara = 1.655221 

BW Util details:
bwutil = 0.021569 
total_CMD = 59575 
util_bw = 1285 
Wasted_Col = 1670 
Wasted_Row = 989 
Idle = 55631 

BW Util Bottlenecks: 
RCDc_limit = 1877 
RCDWRc_limit = 23 
WTRc_limit = 14 
RTWc_limit = 63 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 14 
RTWc_limit_alone = 62 

Commands details: 
total_CMD = 59575 
n_nop = 57973 
Read = 1255 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1280 
total_req = 1285 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1285 
Row_Bus_Util =  0.006983 
CoL_Bus_Util = 0.021569 
Either_Row_CoL_Bus_Util = 0.026890 
Issued_on_Two_Bus_Simul_Util = 0.001662 
issued_two_Eff = 0.061798 
queue_avg = 0.281276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.281276
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58063 n_act=200 n_pre=184 n_ref_event=0 n_req=1220 n_rd=1217 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.0205
n_activity=5698 dram_eff=0.2143
bk0: 87a 59092i bk1: 74a 59061i bk2: 88a 59098i bk3: 71a 58981i bk4: 85a 59014i bk5: 90a 59022i bk6: 78a 58997i bk7: 74a 58882i bk8: 92a 59421i bk9: 89a 59398i bk10: 87a 59231i bk11: 71a 59369i bk12: 73a 59143i bk13: 65a 59302i bk14: 45a 59277i bk15: 48a 59221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836066
Row_Buffer_Locality_read = 0.838127
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.215966
Bank_Level_Parallism_Col = 1.974596
Bank_Level_Parallism_Ready = 1.739558
write_to_read_ratio_blp_rw_average = 0.011932
GrpLevelPara = 1.664357 

BW Util details:
bwutil = 0.020495 
total_CMD = 59575 
util_bw = 1221 
Wasted_Col = 1469 
Wasted_Row = 880 
Idle = 56005 

BW Util Bottlenecks: 
RCDc_limit = 1694 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 11 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 11 

Commands details: 
total_CMD = 59575 
n_nop = 58063 
Read = 1217 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 200 
n_pre = 184 
n_ref = 0 
n_req = 1220 
total_req = 1221 

Dual Bus Interface Util: 
issued_total_row = 384 
issued_total_col = 1221 
Row_Bus_Util =  0.006446 
CoL_Bus_Util = 0.020495 
Either_Row_CoL_Bus_Util = 0.025380 
Issued_on_Two_Bus_Simul_Util = 0.001561 
issued_two_Eff = 0.061508 
queue_avg = 0.239614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.239614
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57933 n_act=240 n_pre=224 n_ref_event=0 n_req=1279 n_rd=1258 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.0215
n_activity=6389 dram_eff=0.2005
bk0: 82a 58935i bk1: 89a 58951i bk2: 91a 58905i bk3: 78a 59020i bk4: 89a 59023i bk5: 91a 58872i bk6: 74a 58950i bk7: 86a 58829i bk8: 86a 59436i bk9: 87a 59422i bk10: 81a 59107i bk11: 86a 59073i bk12: 74a 58996i bk13: 71a 59321i bk14: 42a 59282i bk15: 51a 59307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812353
Row_Buffer_Locality_read = 0.813196
Row_Buffer_Locality_write = 0.761905
Bank_Level_Parallism = 2.151177
Bank_Level_Parallism_Col = 1.851839
Bank_Level_Parallism_Ready = 1.633880
write_to_read_ratio_blp_rw_average = 0.021768
GrpLevelPara = 1.601080 

BW Util details:
bwutil = 0.021502 
total_CMD = 59575 
util_bw = 1281 
Wasted_Col = 1793 
Wasted_Row = 1133 
Idle = 55368 

BW Util Bottlenecks: 
RCDc_limit = 2076 
RCDWRc_limit = 45 
WTRc_limit = 5 
RTWc_limit = 4 
CCDLc_limit = 204 
rwq = 0 
CCDLc_limit_alone = 204 
WTRc_limit_alone = 5 
RTWc_limit_alone = 4 

Commands details: 
total_CMD = 59575 
n_nop = 57933 
Read = 1258 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 240 
n_pre = 224 
n_ref = 0 
n_req = 1279 
total_req = 1281 

Dual Bus Interface Util: 
issued_total_row = 464 
issued_total_col = 1281 
Row_Bus_Util =  0.007789 
CoL_Bus_Util = 0.021502 
Either_Row_CoL_Bus_Util = 0.027562 
Issued_on_Two_Bus_Simul_Util = 0.001729 
issued_two_Eff = 0.062728 
queue_avg = 0.270332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.270332
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58002 n_act=216 n_pre=200 n_ref_event=0 n_req=1239 n_rd=1218 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02085
n_activity=5797 dram_eff=0.2142
bk0: 76a 59085i bk1: 63a 59056i bk2: 89a 59143i bk3: 82a 59014i bk4: 83a 59025i bk5: 84a 59036i bk6: 92a 58705i bk7: 82a 58943i bk8: 86a 59431i bk9: 82a 59422i bk10: 74a 59109i bk11: 77a 59117i bk12: 77a 59200i bk13: 73a 59225i bk14: 51a 59264i bk15: 47a 59237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825666
Row_Buffer_Locality_read = 0.825123
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 2.329187
Bank_Level_Parallism_Col = 1.980664
Bank_Level_Parallism_Ready = 1.825282
write_to_read_ratio_blp_rw_average = 0.019518
GrpLevelPara = 1.696826 

BW Util details:
bwutil = 0.020848 
total_CMD = 59575 
util_bw = 1242 
Wasted_Col = 1588 
Wasted_Row = 788 
Idle = 55957 

BW Util Bottlenecks: 
RCDc_limit = 1908 
RCDWRc_limit = 27 
WTRc_limit = 12 
RTWc_limit = 20 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 12 
RTWc_limit_alone = 20 

Commands details: 
total_CMD = 59575 
n_nop = 58002 
Read = 1218 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1239 
total_req = 1242 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1242 
Row_Bus_Util =  0.006983 
CoL_Bus_Util = 0.020848 
Either_Row_CoL_Bus_Util = 0.026404 
Issued_on_Two_Bus_Simul_Util = 0.001427 
issued_two_Eff = 0.054037 
queue_avg = 0.287201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.287201
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57991 n_act=214 n_pre=198 n_ref_event=0 n_req=1263 n_rd=1249 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.02122
n_activity=5716 dram_eff=0.2211
bk0: 93a 58986i bk1: 93a 58927i bk2: 91a 58779i bk3: 67a 59168i bk4: 78a 59037i bk5: 77a 58958i bk6: 86a 58880i bk7: 85a 58885i bk8: 83a 59420i bk9: 87a 59345i bk10: 81a 59172i bk11: 84a 59275i bk12: 81a 59068i bk13: 69a 59259i bk14: 49a 59232i bk15: 45a 59291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830562
Row_Buffer_Locality_read = 0.831865
Row_Buffer_Locality_write = 0.714286
Bank_Level_Parallism = 2.382904
Bank_Level_Parallism_Col = 2.081248
Bank_Level_Parallism_Ready = 1.950949
write_to_read_ratio_blp_rw_average = 0.021400
GrpLevelPara = 1.692782 

BW Util details:
bwutil = 0.021217 
total_CMD = 59575 
util_bw = 1264 
Wasted_Col = 1588 
Wasted_Row = 833 
Idle = 55890 

BW Util Bottlenecks: 
RCDc_limit = 1897 
RCDWRc_limit = 36 
WTRc_limit = 4 
RTWc_limit = 11 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 4 
RTWc_limit_alone = 11 

Commands details: 
total_CMD = 59575 
n_nop = 57991 
Read = 1249 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 1263 
total_req = 1264 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 1264 
Row_Bus_Util =  0.006916 
CoL_Bus_Util = 0.021217 
Either_Row_CoL_Bus_Util = 0.026588 
Issued_on_Two_Bus_Simul_Util = 0.001544 
issued_two_Eff = 0.058081 
queue_avg = 0.264557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.264557
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58018 n_act=211 n_pre=195 n_ref_event=0 n_req=1237 n_rd=1225 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02085
n_activity=5715 dram_eff=0.2173
bk0: 85a 59077i bk1: 88a 59016i bk2: 73a 59021i bk3: 70a 59057i bk4: 91a 58861i bk5: 80a 59020i bk6: 87a 59039i bk7: 77a 58878i bk8: 89a 59389i bk9: 85a 59425i bk10: 85a 59081i bk11: 71a 59227i bk12: 73a 59296i bk13: 81a 59159i bk14: 46a 59272i bk15: 44a 59328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829426
Row_Buffer_Locality_read = 0.830204
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 2.205640
Bank_Level_Parallism_Col = 1.949561
Bank_Level_Parallism_Ready = 1.733494
write_to_read_ratio_blp_rw_average = 0.016630
GrpLevelPara = 1.648757 

BW Util details:
bwutil = 0.020848 
total_CMD = 59575 
util_bw = 1242 
Wasted_Col = 1589 
Wasted_Row = 928 
Idle = 55816 

BW Util Bottlenecks: 
RCDc_limit = 1907 
RCDWRc_limit = 27 
WTRc_limit = 8 
RTWc_limit = 1 
CCDLc_limit = 204 
rwq = 0 
CCDLc_limit_alone = 203 
WTRc_limit_alone = 7 
RTWc_limit_alone = 1 

Commands details: 
total_CMD = 59575 
n_nop = 58018 
Read = 1225 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 211 
n_pre = 195 
n_ref = 0 
n_req = 1237 
total_req = 1242 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1242 
Row_Bus_Util =  0.006815 
CoL_Bus_Util = 0.020848 
Either_Row_CoL_Bus_Util = 0.026135 
Issued_on_Two_Bus_Simul_Util = 0.001527 
issued_two_Eff = 0.058446 
queue_avg = 0.281393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.281393
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57896 n_act=237 n_pre=221 n_ref_event=0 n_req=1303 n_rd=1285 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02191
n_activity=6387 dram_eff=0.2043
bk0: 86a 58970i bk1: 115a 58921i bk2: 79a 58949i bk3: 95a 58898i bk4: 87a 58767i bk5: 82a 59030i bk6: 93a 58858i bk7: 77a 59080i bk8: 81a 59392i bk9: 89a 59382i bk10: 76a 59254i bk11: 81a 59108i bk12: 67a 59188i bk13: 85a 58985i bk14: 51a 59226i bk15: 41a 59308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818112
Row_Buffer_Locality_read = 0.818677
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.179597
Bank_Level_Parallism_Col = 1.920304
Bank_Level_Parallism_Ready = 1.773946
write_to_read_ratio_blp_rw_average = 0.021825
GrpLevelPara = 1.619709 

BW Util details:
bwutil = 0.021905 
total_CMD = 59575 
util_bw = 1305 
Wasted_Col = 1829 
Wasted_Row = 1081 
Idle = 55360 

BW Util Bottlenecks: 
RCDc_limit = 2130 
RCDWRc_limit = 35 
WTRc_limit = 9 
RTWc_limit = 15 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 8 
RTWc_limit_alone = 15 

Commands details: 
total_CMD = 59575 
n_nop = 57896 
Read = 1285 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 237 
n_pre = 221 
n_ref = 0 
n_req = 1303 
total_req = 1305 

Dual Bus Interface Util: 
issued_total_row = 458 
issued_total_col = 1305 
Row_Bus_Util =  0.007688 
CoL_Bus_Util = 0.021905 
Either_Row_CoL_Bus_Util = 0.028183 
Issued_on_Two_Bus_Simul_Util = 0.001410 
issued_two_Eff = 0.050030 
queue_avg = 0.270734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.270734
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58020 n_act=198 n_pre=182 n_ref_event=0 n_req=1254 n_rd=1249 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.02105
n_activity=5755 dram_eff=0.2179
bk0: 80a 59050i bk1: 88a 59016i bk2: 75a 59084i bk3: 87a 58991i bk4: 88a 58962i bk5: 78a 59150i bk6: 90a 58970i bk7: 93a 58897i bk8: 91a 59375i bk9: 95a 59381i bk10: 80a 59291i bk11: 77a 59250i bk12: 70a 59240i bk13: 73a 59180i bk14: 45a 59217i bk15: 39a 59300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.843875
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 2.255011
Bank_Level_Parallism_Col = 1.982009
Bank_Level_Parallism_Ready = 1.817384
write_to_read_ratio_blp_rw_average = 0.010870
GrpLevelPara = 1.657046 

BW Util details:
bwutil = 0.021049 
total_CMD = 59575 
util_bw = 1254 
Wasted_Col = 1503 
Wasted_Row = 835 
Idle = 55983 

BW Util Bottlenecks: 
RCDc_limit = 1726 
RCDWRc_limit = 27 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 189 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 4 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59575 
n_nop = 58020 
Read = 1249 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 198 
n_pre = 182 
n_ref = 0 
n_req = 1254 
total_req = 1254 

Dual Bus Interface Util: 
issued_total_row = 380 
issued_total_col = 1254 
Row_Bus_Util =  0.006379 
CoL_Bus_Util = 0.021049 
Either_Row_CoL_Bus_Util = 0.026102 
Issued_on_Two_Bus_Simul_Util = 0.001326 
issued_two_Eff = 0.050804 
queue_avg = 0.267898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.267898
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57919 n_act=233 n_pre=217 n_ref_event=0 n_req=1307 n_rd=1286 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02199
n_activity=6288 dram_eff=0.2083
bk0: 95a 58908i bk1: 98a 58934i bk2: 91a 58876i bk3: 81a 59064i bk4: 75a 59030i bk5: 85a 58996i bk6: 99a 58957i bk7: 95a 58756i bk8: 87a 59432i bk9: 92a 59403i bk10: 80a 59141i bk11: 74a 59241i bk12: 75a 59200i bk13: 71a 59241i bk14: 47a 59307i bk15: 41a 59345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821729
Row_Buffer_Locality_read = 0.821928
Row_Buffer_Locality_write = 0.809524
Bank_Level_Parallism = 2.148588
Bank_Level_Parallism_Col = 1.818305
Bank_Level_Parallism_Ready = 1.480916
write_to_read_ratio_blp_rw_average = 0.024294
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.021989 
total_CMD = 59575 
util_bw = 1310 
Wasted_Col = 1745 
Wasted_Row = 983 
Idle = 55537 

BW Util Bottlenecks: 
RCDc_limit = 2017 
RCDWRc_limit = 35 
WTRc_limit = 14 
RTWc_limit = 43 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 204 
WTRc_limit_alone = 14 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 59575 
n_nop = 57919 
Read = 1286 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 233 
n_pre = 217 
n_ref = 0 
n_req = 1307 
total_req = 1310 

Dual Bus Interface Util: 
issued_total_row = 450 
issued_total_col = 1310 
Row_Bus_Util =  0.007554 
CoL_Bus_Util = 0.021989 
Either_Row_CoL_Bus_Util = 0.027797 
Issued_on_Two_Bus_Simul_Util = 0.001746 
issued_two_Eff = 0.062802 
queue_avg = 0.250441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.250441
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58012 n_act=225 n_pre=209 n_ref_event=0 n_req=1220 n_rd=1213 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.02048
n_activity=6112 dram_eff=0.1996
bk0: 71a 59046i bk1: 84a 58909i bk2: 74a 58919i bk3: 86a 59033i bk4: 80a 59010i bk5: 73a 59005i bk6: 90a 59066i bk7: 70a 59119i bk8: 88a 59346i bk9: 83a 59420i bk10: 73a 59109i bk11: 82a 59160i bk12: 74a 59297i bk13: 79a 59243i bk14: 62a 59161i bk15: 44a 59160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815574
Row_Buffer_Locality_read = 0.816983
Row_Buffer_Locality_write = 0.571429
Bank_Level_Parallism = 2.126042
Bank_Level_Parallism_Col = 1.863009
Bank_Level_Parallism_Ready = 1.630328
write_to_read_ratio_blp_rw_average = 0.014454
GrpLevelPara = 1.583717 

BW Util details:
bwutil = 0.020478 
total_CMD = 59575 
util_bw = 1220 
Wasted_Col = 1712 
Wasted_Row = 1027 
Idle = 55616 

BW Util Bottlenecks: 
RCDc_limit = 1988 
RCDWRc_limit = 24 
WTRc_limit = 5 
RTWc_limit = 19 
CCDLc_limit = 229 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 5 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 59575 
n_nop = 58012 
Read = 1213 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 225 
n_pre = 209 
n_ref = 0 
n_req = 1220 
total_req = 1220 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 1220 
Row_Bus_Util =  0.007285 
CoL_Bus_Util = 0.020478 
Either_Row_CoL_Bus_Util = 0.026236 
Issued_on_Two_Bus_Simul_Util = 0.001527 
issued_two_Eff = 0.058221 
queue_avg = 0.207285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.207285
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57985 n_act=226 n_pre=210 n_ref_event=0 n_req=1244 n_rd=1231 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02088
n_activity=5779 dram_eff=0.2153
bk0: 83a 58869i bk1: 83a 59051i bk2: 91a 59057i bk3: 64a 59107i bk4: 85a 58846i bk5: 70a 59086i bk6: 90a 58956i bk7: 88a 58918i bk8: 86a 59399i bk9: 89a 59438i bk10: 81a 59156i bk11: 81a 59156i bk12: 75a 59252i bk13: 73a 59175i bk14: 47a 59214i bk15: 45a 59384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818328
Row_Buffer_Locality_read = 0.818846
Row_Buffer_Locality_write = 0.769231
Bank_Level_Parallism = 2.176623
Bank_Level_Parallism_Col = 1.820196
Bank_Level_Parallism_Ready = 1.405145
write_to_read_ratio_blp_rw_average = 0.012713
GrpLevelPara = 1.577552 

BW Util details:
bwutil = 0.020881 
total_CMD = 59575 
util_bw = 1244 
Wasted_Col = 1607 
Wasted_Row = 999 
Idle = 55725 

BW Util Bottlenecks: 
RCDc_limit = 1979 
RCDWRc_limit = 25 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 203 
rwq = 0 
CCDLc_limit_alone = 203 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59575 
n_nop = 57985 
Read = 1231 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1244 
total_req = 1244 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1244 
Row_Bus_Util =  0.007319 
CoL_Bus_Util = 0.020881 
Either_Row_CoL_Bus_Util = 0.026689 
Issued_on_Two_Bus_Simul_Util = 0.001511 
issued_two_Eff = 0.056604 
queue_avg = 0.220344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.220344
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57985 n_act=232 n_pre=216 n_ref_event=0 n_req=1239 n_rd=1219 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.02083
n_activity=6108 dram_eff=0.2032
bk0: 74a 59060i bk1: 83a 58936i bk2: 75a 58973i bk3: 86a 59148i bk4: 76a 58961i bk5: 86a 58898i bk6: 78a 59131i bk7: 73a 59036i bk8: 88a 59284i bk9: 83a 59433i bk10: 89a 59185i bk11: 75a 59332i bk12: 77a 59172i bk13: 76a 59024i bk14: 49a 59320i bk15: 51a 59283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812752
Row_Buffer_Locality_read = 0.815422
Row_Buffer_Locality_write = 0.650000
Bank_Level_Parallism = 2.155753
Bank_Level_Parallism_Col = 1.749117
Bank_Level_Parallism_Ready = 1.315874
write_to_read_ratio_blp_rw_average = 0.038516
GrpLevelPara = 1.540283 

BW Util details:
bwutil = 0.020831 
total_CMD = 59575 
util_bw = 1241 
Wasted_Col = 1685 
Wasted_Row = 907 
Idle = 55742 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 61 
WTRc_limit = 15 
RTWc_limit = 60 
CCDLc_limit = 227 
rwq = 0 
CCDLc_limit_alone = 223 
WTRc_limit_alone = 12 
RTWc_limit_alone = 59 

Commands details: 
total_CMD = 59575 
n_nop = 57985 
Read = 1219 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 232 
n_pre = 216 
n_ref = 0 
n_req = 1239 
total_req = 1241 

Dual Bus Interface Util: 
issued_total_row = 448 
issued_total_col = 1241 
Row_Bus_Util =  0.007520 
CoL_Bus_Util = 0.020831 
Either_Row_CoL_Bus_Util = 0.026689 
Issued_on_Two_Bus_Simul_Util = 0.001662 
issued_two_Eff = 0.062264 
queue_avg = 0.200218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.200218
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57941 n_act=224 n_pre=208 n_ref_event=0 n_req=1279 n_rd=1264 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02154
n_activity=6775 dram_eff=0.1894
bk0: 67a 59016i bk1: 98a 58775i bk2: 69a 59216i bk3: 79a 59118i bk4: 91a 58943i bk5: 99a 58974i bk6: 84a 59066i bk7: 80a 58993i bk8: 94a 59374i bk9: 81a 59442i bk10: 84a 59116i bk11: 83a 59218i bk12: 71a 59209i bk13: 72a 59112i bk14: 62a 59292i bk15: 50a 59319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824863
Row_Buffer_Locality_read = 0.828323
Row_Buffer_Locality_write = 0.533333
Bank_Level_Parallism = 1.995190
Bank_Level_Parallism_Col = 1.765048
Bank_Level_Parallism_Ready = 1.542479
write_to_read_ratio_blp_rw_average = 0.025650
GrpLevelPara = 1.553352 

BW Util details:
bwutil = 0.021536 
total_CMD = 59575 
util_bw = 1283 
Wasted_Col = 1760 
Wasted_Row = 1115 
Idle = 55417 

BW Util Bottlenecks: 
RCDc_limit = 1996 
RCDWRc_limit = 59 
WTRc_limit = 3 
RTWc_limit = 19 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 3 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 59575 
n_nop = 57941 
Read = 1264 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 1279 
total_req = 1283 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 1283 
Row_Bus_Util =  0.007251 
CoL_Bus_Util = 0.021536 
Either_Row_CoL_Bus_Util = 0.027428 
Issued_on_Two_Bus_Simul_Util = 0.001360 
issued_two_Eff = 0.049572 
queue_avg = 0.200890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.20089
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57936 n_act=234 n_pre=218 n_ref_event=0 n_req=1270 n_rd=1265 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.02132
n_activity=6377 dram_eff=0.1992
bk0: 75a 59113i bk1: 79a 59130i bk2: 81a 59001i bk3: 77a 58828i bk4: 90a 58917i bk5: 100a 58797i bk6: 78a 59023i bk7: 86a 58911i bk8: 89a 59442i bk9: 93a 59450i bk10: 84a 59262i bk11: 87a 59245i bk12: 78a 59053i bk13: 67a 59229i bk14: 43a 59272i bk15: 58a 59218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815748
Row_Buffer_Locality_read = 0.816601
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 2.131428
Bank_Level_Parallism_Col = 1.817653
Bank_Level_Parallism_Ready = 1.554331
write_to_read_ratio_blp_rw_average = 0.009750
GrpLevelPara = 1.585358 

BW Util details:
bwutil = 0.021318 
total_CMD = 59575 
util_bw = 1270 
Wasted_Col = 1757 
Wasted_Row = 998 
Idle = 55550 

BW Util Bottlenecks: 
RCDc_limit = 2125 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 59575 
n_nop = 57936 
Read = 1265 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 234 
n_pre = 218 
n_ref = 0 
n_req = 1270 
total_req = 1270 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 1270 
Row_Bus_Util =  0.007587 
CoL_Bus_Util = 0.021318 
Either_Row_CoL_Bus_Util = 0.027512 
Issued_on_Two_Bus_Simul_Util = 0.001393 
issued_two_Eff = 0.050641 
queue_avg = 0.229895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.229895
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58015 n_act=213 n_pre=197 n_ref_event=0 n_req=1235 n_rd=1226 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02073
n_activity=5956 dram_eff=0.2074
bk0: 70a 59101i bk1: 73a 59069i bk2: 74a 59102i bk3: 79a 59060i bk4: 88a 59083i bk5: 83a 58871i bk6: 94a 59150i bk7: 74a 58938i bk8: 89a 59415i bk9: 94a 59411i bk10: 74a 59249i bk11: 87a 59239i bk12: 69a 59167i bk13: 82a 59049i bk14: 50a 59346i bk15: 46a 59237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827530
Row_Buffer_Locality_read = 0.828711
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.107664
Bank_Level_Parallism_Col = 1.809174
Bank_Level_Parallism_Ready = 1.521457
write_to_read_ratio_blp_rw_average = 0.011927
GrpLevelPara = 1.605138 

BW Util details:
bwutil = 0.020730 
total_CMD = 59575 
util_bw = 1235 
Wasted_Col = 1593 
Wasted_Row = 943 
Idle = 55804 

BW Util Bottlenecks: 
RCDc_limit = 1877 
RCDWRc_limit = 27 
WTRc_limit = 8 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 8 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59575 
n_nop = 58015 
Read = 1226 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 1235 
total_req = 1235 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 1235 
Row_Bus_Util =  0.006882 
CoL_Bus_Util = 0.020730 
Either_Row_CoL_Bus_Util = 0.026185 
Issued_on_Two_Bus_Simul_Util = 0.001427 
issued_two_Eff = 0.054487 
queue_avg = 0.207218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.207218
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57944 n_act=226 n_pre=210 n_ref_event=0 n_req=1271 n_rd=1254 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.02135
n_activity=5977 dram_eff=0.2128
bk0: 89a 59089i bk1: 88a 58995i bk2: 100a 58855i bk3: 78a 58929i bk4: 86a 59011i bk5: 87a 58747i bk6: 87a 59052i bk7: 80a 59038i bk8: 77a 59394i bk9: 78a 59371i bk10: 75a 59344i bk11: 86a 59288i bk12: 70a 59163i bk13: 71a 59270i bk14: 47a 59177i bk15: 55a 59144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822187
Row_Buffer_Locality_read = 0.823764
Row_Buffer_Locality_write = 0.705882
Bank_Level_Parallism = 2.254126
Bank_Level_Parallism_Col = 1.921380
Bank_Level_Parallism_Ready = 1.652516
write_to_read_ratio_blp_rw_average = 0.027926
GrpLevelPara = 1.669513 

BW Util details:
bwutil = 0.021351 
total_CMD = 59575 
util_bw = 1272 
Wasted_Col = 1634 
Wasted_Row = 911 
Idle = 55758 

BW Util Bottlenecks: 
RCDc_limit = 1989 
RCDWRc_limit = 45 
WTRc_limit = 6 
RTWc_limit = 26 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 206 
WTRc_limit_alone = 6 
RTWc_limit_alone = 25 

Commands details: 
total_CMD = 59575 
n_nop = 57944 
Read = 1254 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1271 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1272 
Row_Bus_Util =  0.007319 
CoL_Bus_Util = 0.021351 
Either_Row_CoL_Bus_Util = 0.027377 
Issued_on_Two_Bus_Simul_Util = 0.001292 
issued_two_Eff = 0.047210 
queue_avg = 0.212522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.212522
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58025 n_act=209 n_pre=193 n_ref_event=0 n_req=1247 n_rd=1227 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02095
n_activity=6087 dram_eff=0.205
bk0: 83a 59227i bk1: 80a 59079i bk2: 59a 59145i bk3: 100a 58970i bk4: 86a 59023i bk5: 98a 58875i bk6: 83a 59004i bk7: 66a 58864i bk8: 92a 59330i bk9: 85a 59374i bk10: 79a 59226i bk11: 88a 59131i bk12: 64a 59270i bk13: 74a 59136i bk14: 50a 59183i bk15: 40a 59342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832398
Row_Buffer_Locality_read = 0.833741
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 2.204212
Bank_Level_Parallism_Col = 1.947890
Bank_Level_Parallism_Ready = 1.767628
write_to_read_ratio_blp_rw_average = 0.025505
GrpLevelPara = 1.655413 

BW Util details:
bwutil = 0.020948 
total_CMD = 59575 
util_bw = 1248 
Wasted_Col = 1572 
Wasted_Row = 931 
Idle = 55824 

BW Util Bottlenecks: 
RCDc_limit = 1794 
RCDWRc_limit = 44 
WTRc_limit = 19 
RTWc_limit = 20 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 18 
RTWc_limit_alone = 20 

Commands details: 
total_CMD = 59575 
n_nop = 58025 
Read = 1227 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 209 
n_pre = 193 
n_ref = 0 
n_req = 1247 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 1248 
Row_Bus_Util =  0.006748 
CoL_Bus_Util = 0.020948 
Either_Row_CoL_Bus_Util = 0.026018 
Issued_on_Two_Bus_Simul_Util = 0.001679 
issued_two_Eff = 0.064516 
queue_avg = 0.257927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.257927
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57968 n_act=216 n_pre=200 n_ref_event=0 n_req=1284 n_rd=1269 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.0216
n_activity=5865 dram_eff=0.2194
bk0: 79a 59143i bk1: 73a 59015i bk2: 85a 58926i bk3: 95a 59063i bk4: 81a 59097i bk5: 78a 59066i bk6: 92a 59053i bk7: 91a 59009i bk8: 81a 59394i bk9: 82a 59417i bk10: 82a 59209i bk11: 81a 59168i bk12: 83a 59088i bk13: 82a 59057i bk14: 53a 59153i bk15: 51a 59227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831776
Row_Buffer_Locality_read = 0.832151
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 2.184963
Bank_Level_Parallism_Col = 1.910778
Bank_Level_Parallism_Ready = 1.658120
write_to_read_ratio_blp_rw_average = 0.019094
GrpLevelPara = 1.617416 

BW Util details:
bwutil = 0.021603 
total_CMD = 59575 
util_bw = 1287 
Wasted_Col = 1616 
Wasted_Row = 941 
Idle = 55731 

BW Util Bottlenecks: 
RCDc_limit = 1871 
RCDWRc_limit = 26 
WTRc_limit = 11 
RTWc_limit = 25 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 11 
RTWc_limit_alone = 25 

Commands details: 
total_CMD = 59575 
n_nop = 57968 
Read = 1269 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1284 
total_req = 1287 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1287 
Row_Bus_Util =  0.006983 
CoL_Bus_Util = 0.021603 
Either_Row_CoL_Bus_Util = 0.026974 
Issued_on_Two_Bus_Simul_Util = 0.001611 
issued_two_Eff = 0.059739 
queue_avg = 0.289098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.289098
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57902 n_act=227 n_pre=211 n_ref_event=0 n_req=1336 n_rd=1320 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02243
n_activity=6480 dram_eff=0.2062
bk0: 85a 59120i bk1: 82a 59013i bk2: 84a 59000i bk3: 95a 59014i bk4: 90a 58971i bk5: 84a 59058i bk6: 97a 58799i bk7: 83a 58902i bk8: 97a 59417i bk9: 83a 59425i bk10: 82a 59192i bk11: 81a 59257i bk12: 84a 59091i bk13: 83a 59104i bk14: 54a 59151i bk15: 56a 59237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830090
Row_Buffer_Locality_read = 0.831818
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 2.112287
Bank_Level_Parallism_Col = 1.860047
Bank_Level_Parallism_Ready = 1.700599
write_to_read_ratio_blp_rw_average = 0.026991
GrpLevelPara = 1.606131 

BW Util details:
bwutil = 0.022426 
total_CMD = 59575 
util_bw = 1336 
Wasted_Col = 1782 
Wasted_Row = 1041 
Idle = 55416 

BW Util Bottlenecks: 
RCDc_limit = 1973 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 31 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 31 

Commands details: 
total_CMD = 59575 
n_nop = 57902 
Read = 1320 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1336 
total_req = 1336 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1336 
Row_Bus_Util =  0.007352 
CoL_Bus_Util = 0.022426 
Either_Row_CoL_Bus_Util = 0.028082 
Issued_on_Two_Bus_Simul_Util = 0.001695 
issued_two_Eff = 0.060371 
queue_avg = 0.258766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.258766
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58002 n_act=215 n_pre=199 n_ref_event=0 n_req=1235 n_rd=1225 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.02075
n_activity=6239 dram_eff=0.1981
bk0: 77a 59156i bk1: 75a 59107i bk2: 75a 59177i bk3: 75a 59151i bk4: 75a 59041i bk5: 82a 59053i bk6: 89a 58911i bk7: 95a 58723i bk8: 84a 59401i bk9: 94a 59334i bk10: 78a 59203i bk11: 79a 59221i bk12: 74a 59290i bk13: 70a 59216i bk14: 46a 59296i bk15: 57a 59167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825911
Row_Buffer_Locality_read = 0.827755
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 2.033605
Bank_Level_Parallism_Col = 1.811267
Bank_Level_Parallism_Ready = 1.567961
write_to_read_ratio_blp_rw_average = 0.027449
GrpLevelPara = 1.579117 

BW Util details:
bwutil = 0.020747 
total_CMD = 59575 
util_bw = 1236 
Wasted_Col = 1659 
Wasted_Row = 1033 
Idle = 55647 

BW Util Bottlenecks: 
RCDc_limit = 1909 
RCDWRc_limit = 33 
WTRc_limit = 5 
RTWc_limit = 67 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 4 
RTWc_limit_alone = 67 

Commands details: 
total_CMD = 59575 
n_nop = 58002 
Read = 1225 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 215 
n_pre = 199 
n_ref = 0 
n_req = 1235 
total_req = 1236 

Dual Bus Interface Util: 
issued_total_row = 414 
issued_total_col = 1236 
Row_Bus_Util =  0.006949 
CoL_Bus_Util = 0.020747 
Either_Row_CoL_Bus_Util = 0.026404 
Issued_on_Two_Bus_Simul_Util = 0.001292 
issued_two_Eff = 0.048951 
queue_avg = 0.221620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.22162
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58015 n_act=205 n_pre=189 n_ref_event=0 n_req=1257 n_rd=1249 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02118
n_activity=6065 dram_eff=0.2081
bk0: 77a 59335i bk1: 96a 58939i bk2: 80a 59157i bk3: 91a 58969i bk4: 86a 59056i bk5: 78a 58883i bk6: 88a 59033i bk7: 76a 58945i bk8: 92a 59368i bk9: 81a 59383i bk10: 85a 59196i bk11: 81a 59231i bk12: 65a 59192i bk13: 75a 59150i bk14: 46a 59251i bk15: 52a 59180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836913
Row_Buffer_Locality_read = 0.838271
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 2.223459
Bank_Level_Parallism_Col = 1.977020
Bank_Level_Parallism_Ready = 1.797940
write_to_read_ratio_blp_rw_average = 0.015567
GrpLevelPara = 1.677168 

BW Util details:
bwutil = 0.021183 
total_CMD = 59575 
util_bw = 1262 
Wasted_Col = 1526 
Wasted_Row = 895 
Idle = 55892 

BW Util Bottlenecks: 
RCDc_limit = 1747 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59575 
n_nop = 58015 
Read = 1249 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 205 
n_pre = 189 
n_ref = 0 
n_req = 1257 
total_req = 1262 

Dual Bus Interface Util: 
issued_total_row = 394 
issued_total_col = 1262 
Row_Bus_Util =  0.006614 
CoL_Bus_Util = 0.021183 
Either_Row_CoL_Bus_Util = 0.026185 
Issued_on_Two_Bus_Simul_Util = 0.001611 
issued_two_Eff = 0.061538 
queue_avg = 0.278691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.278691
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57927 n_act=224 n_pre=208 n_ref_event=0 n_req=1307 n_rd=1294 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.02196
n_activity=6345 dram_eff=0.2061
bk0: 89a 59088i bk1: 80a 59178i bk2: 89a 58850i bk3: 87a 59115i bk4: 94a 58832i bk5: 91a 58863i bk6: 90a 58882i bk7: 95a 59011i bk8: 94a 59335i bk9: 94a 59302i bk10: 79a 59290i bk11: 73a 59287i bk12: 66a 59159i bk13: 74a 59250i bk14: 53a 59127i bk15: 46a 59280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828615
Row_Buffer_Locality_read = 0.830757
Row_Buffer_Locality_write = 0.615385
Bank_Level_Parallism = 2.129365
Bank_Level_Parallism_Col = 1.883294
Bank_Level_Parallism_Ready = 1.727829
write_to_read_ratio_blp_rw_average = 0.024668
GrpLevelPara = 1.624702 

BW Util details:
bwutil = 0.021956 
total_CMD = 59575 
util_bw = 1308 
Wasted_Col = 1741 
Wasted_Row = 1017 
Idle = 55509 

BW Util Bottlenecks: 
RCDc_limit = 1996 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 21 
CCDLc_limit = 186 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 20 

Commands details: 
total_CMD = 59575 
n_nop = 57927 
Read = 1294 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 1307 
total_req = 1308 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 1308 
Row_Bus_Util =  0.007251 
CoL_Bus_Util = 0.021956 
Either_Row_CoL_Bus_Util = 0.027663 
Issued_on_Two_Bus_Simul_Util = 0.001544 
issued_two_Eff = 0.055825 
queue_avg = 0.251095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.251095
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=57977 n_act=215 n_pre=199 n_ref_event=0 n_req=1261 n_rd=1227 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02122
n_activity=5844 dram_eff=0.2163
bk0: 84a 59089i bk1: 70a 59199i bk2: 87a 59097i bk3: 75a 59081i bk4: 75a 59036i bk5: 82a 58983i bk6: 86a 59006i bk7: 93a 58771i bk8: 90a 59407i bk9: 80a 59363i bk10: 89a 59169i bk11: 74a 59285i bk12: 76a 59183i bk13: 72a 59089i bk14: 47a 59158i bk15: 47a 59258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829500
Row_Buffer_Locality_read = 0.829666
Row_Buffer_Locality_write = 0.823529
Bank_Level_Parallism = 2.233091
Bank_Level_Parallism_Col = 1.935202
Bank_Level_Parallism_Ready = 1.680380
write_to_read_ratio_blp_rw_average = 0.040590
GrpLevelPara = 1.643611 

BW Util details:
bwutil = 0.021217 
total_CMD = 59575 
util_bw = 1264 
Wasted_Col = 1576 
Wasted_Row = 871 
Idle = 55864 

BW Util Bottlenecks: 
RCDc_limit = 1870 
RCDWRc_limit = 53 
WTRc_limit = 19 
RTWc_limit = 29 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 19 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 59575 
n_nop = 57977 
Read = 1227 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 215 
n_pre = 199 
n_ref = 0 
n_req = 1261 
total_req = 1264 

Dual Bus Interface Util: 
issued_total_row = 414 
issued_total_col = 1264 
Row_Bus_Util =  0.006949 
CoL_Bus_Util = 0.021217 
Either_Row_CoL_Bus_Util = 0.026823 
Issued_on_Two_Bus_Simul_Util = 0.001343 
issued_two_Eff = 0.050063 
queue_avg = 0.266689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.266689
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59575 n_nop=58002 n_act=214 n_pre=198 n_ref_event=0 n_req=1236 n_rd=1225 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.02075
n_activity=6262 dram_eff=0.1974
bk0: 86a 58991i bk1: 69a 59211i bk2: 79a 59100i bk3: 80a 59032i bk4: 69a 59071i bk5: 77a 59058i bk6: 93a 58834i bk7: 76a 58995i bk8: 99a 59349i bk9: 83a 59376i bk10: 77a 59024i bk11: 76a 59270i bk12: 78a 59158i bk13: 79a 59156i bk14: 47a 59292i bk15: 57a 59196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826861
Row_Buffer_Locality_read = 0.828571
Row_Buffer_Locality_write = 0.636364
Bank_Level_Parallism = 2.115121
Bank_Level_Parallism_Col = 1.845419
Bank_Level_Parallism_Ready = 1.632686
write_to_read_ratio_blp_rw_average = 0.026353
GrpLevelPara = 1.584365 

BW Util details:
bwutil = 0.020747 
total_CMD = 59575 
util_bw = 1236 
Wasted_Col = 1698 
Wasted_Row = 1001 
Idle = 55640 

BW Util Bottlenecks: 
RCDc_limit = 1953 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 31 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 31 

Commands details: 
total_CMD = 59575 
n_nop = 58002 
Read = 1225 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 1236 
total_req = 1236 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 1236 
Row_Bus_Util =  0.006916 
CoL_Bus_Util = 0.020747 
Either_Row_CoL_Bus_Util = 0.026404 
Issued_on_Two_Bus_Simul_Util = 0.001259 
issued_two_Eff = 0.047680 
queue_avg = 0.231725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.231725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2483, Miss = 1040, Miss_rate = 0.419, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 2559, Miss = 1120, Miss_rate = 0.438, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 2561, Miss = 1094, Miss_rate = 0.427, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 2670, Miss = 1155, Miss_rate = 0.433, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2561, Miss = 1076, Miss_rate = 0.420, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2549, Miss = 1066, Miss_rate = 0.418, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2511, Miss = 1093, Miss_rate = 0.435, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2484, Miss = 1087, Miss_rate = 0.438, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2492, Miss = 1091, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2542, Miss = 1087, Miss_rate = 0.428, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 2505, Miss = 1093, Miss_rate = 0.436, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 2513, Miss = 1089, Miss_rate = 0.433, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 2451, Miss = 1068, Miss_rate = 0.436, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 2401, Miss = 1062, Miss_rate = 0.442, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 2442, Miss = 1052, Miss_rate = 0.431, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 2539, Miss = 1096, Miss_rate = 0.432, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 2548, Miss = 1107, Miss_rate = 0.434, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 2485, Miss = 1128, Miss_rate = 0.454, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 2485, Miss = 1011, Miss_rate = 0.407, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 2490, Miss = 1066, Miss_rate = 0.428, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 2439, Miss = 1072, Miss_rate = 0.440, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 2492, Miss = 1093, Miss_rate = 0.439, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 2516, Miss = 1098, Miss_rate = 0.436, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 2575, Miss = 1099, Miss_rate = 0.427, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 2511, Miss = 1032, Miss_rate = 0.411, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 2447, Miss = 1081, Miss_rate = 0.442, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 2500, Miss = 1043, Miss_rate = 0.417, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 2397, Miss = 1020, Miss_rate = 0.426, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 2526, Miss = 1139, Miss_rate = 0.451, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 2587, Miss = 1110, Miss_rate = 0.429, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 2507, Miss = 1071, Miss_rate = 0.427, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 2534, Miss = 1108, Miss_rate = 0.437, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 2535, Miss = 1144, Miss_rate = 0.451, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 2525, Miss = 1079, Miss_rate = 0.427, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 2443, Miss = 1063, Miss_rate = 0.435, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 2509, Miss = 1039, Miss_rate = 0.414, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 2479, Miss = 1100, Miss_rate = 0.444, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 2436, Miss = 1025, Miss_rate = 0.421, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 2522, Miss = 1066, Miss_rate = 0.423, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 2451, Miss = 1039, Miss_rate = 0.424, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 2484, Miss = 1070, Miss_rate = 0.431, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 2544, Miss = 1109, Miss_rate = 0.436, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 2486, Miss = 1086, Miss_rate = 0.437, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 2594, Miss = 1095, Miss_rate = 0.422, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 2540, Miss = 1063, Miss_rate = 0.419, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 2438, Miss = 1051, Miss_rate = 0.431, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 2515, Miss = 1082, Miss_rate = 0.430, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 2458, Miss = 1057, Miss_rate = 0.430, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 2575, Miss = 1093, Miss_rate = 0.424, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 2408, Miss = 1094, Miss_rate = 0.454, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 2430, Miss = 1065, Miss_rate = 0.438, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 2574, Miss = 1113, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 2552, Miss = 1146, Miss_rate = 0.449, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 2549, Miss = 1074, Miss_rate = 0.421, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 2434, Miss = 1063, Miss_rate = 0.437, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 2445, Miss = 1059, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2476, Miss = 1081, Miss_rate = 0.437, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 2540, Miss = 1067, Miss_rate = 0.420, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 2462, Miss = 1096, Miss_rate = 0.445, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 2477, Miss = 1122, Miss_rate = 0.453, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 2537, Miss = 1112, Miss_rate = 0.438, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 2596, Miss = 1049, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2463, Miss = 1055, Miss_rate = 0.428, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 2439, Miss = 1034, Miss_rate = 0.424, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 160218
L2_total_cache_misses = 69138
L2_total_cache_miss_rate = 0.4315
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 289
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 885
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 23653
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 5499
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130181
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 30037
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=130181
icnt_total_pkts_simt_to_mem=160218
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155828
Req_Network_cycles = 101418
Req_Network_injected_packets_per_cycle =       1.5365 
Req_Network_conflicts_per_cycle =       0.3718
Req_Network_conflicts_per_cycle_util =       2.5213
Req_Bank_Level_Parallism =      10.4191
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0580
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0240

Reply_Network_injected_packets_num = 130181
Reply_Network_cycles = 101418
Reply_Network_injected_packets_per_cycle =        1.2836
Reply_Network_conflicts_per_cycle =        0.3348
Reply_Network_conflicts_per_cycle_util =       2.3182
Reply_Bank_Level_Parallism =       8.8879
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0270
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0160
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 32 sec (92 sec)
gpgpu_simulation_rate = 104175 (inst/sec)
gpgpu_simulation_rate = 1102 (cycle/sec)
gpgpu_silicon_slowdown = 1313067x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 48 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5744
gpu_sim_insn = 1165494
gpu_ipc =     202.9063
gpu_tot_sim_cycle = 107162
gpu_tot_sim_insn = 10749602
gpu_tot_ipc =     100.3117
gpu_tot_issued_cta = 1536
gpu_occupancy = 31.7056% 
gpu_tot_occupancy = 20.0575% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3565
partiton_level_parallism_total  =       1.4732
partiton_level_parallism_util =      16.7869
partiton_level_parallism_util_total  =      10.4706
L2_BW  =      16.5095 GB/Sec
L2_BW_total  =      57.1353 GB/Sec
gpu_total_sim_rate=110820

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8783, Miss = 4252, Miss_rate = 0.484, Pending_hits = 35, Reservation_fails = 117
	L1D_cache_core[1]: Access = 8503, Miss = 4111, Miss_rate = 0.483, Pending_hits = 28, Reservation_fails = 145
	L1D_cache_core[2]: Access = 7167, Miss = 3458, Miss_rate = 0.482, Pending_hits = 24, Reservation_fails = 104
	L1D_cache_core[3]: Access = 7670, Miss = 3720, Miss_rate = 0.485, Pending_hits = 22, Reservation_fails = 24
	L1D_cache_core[4]: Access = 7449, Miss = 3623, Miss_rate = 0.486, Pending_hits = 32, Reservation_fails = 144
	L1D_cache_core[5]: Access = 7185, Miss = 3467, Miss_rate = 0.483, Pending_hits = 21, Reservation_fails = 15
	L1D_cache_core[6]: Access = 7834, Miss = 3827, Miss_rate = 0.489, Pending_hits = 22, Reservation_fails = 126
	L1D_cache_core[7]: Access = 8052, Miss = 3936, Miss_rate = 0.489, Pending_hits = 25, Reservation_fails = 115
	L1D_cache_core[8]: Access = 7636, Miss = 3759, Miss_rate = 0.492, Pending_hits = 15, Reservation_fails = 48
	L1D_cache_core[9]: Access = 7571, Miss = 3727, Miss_rate = 0.492, Pending_hits = 22, Reservation_fails = 64
	L1D_cache_core[10]: Access = 7625, Miss = 3741, Miss_rate = 0.491, Pending_hits = 22, Reservation_fails = 83
	L1D_cache_core[11]: Access = 8980, Miss = 4378, Miss_rate = 0.488, Pending_hits = 19, Reservation_fails = 61
	L1D_cache_core[12]: Access = 7504, Miss = 3635, Miss_rate = 0.484, Pending_hits = 27, Reservation_fails = 138
	L1D_cache_core[13]: Access = 7405, Miss = 3570, Miss_rate = 0.482, Pending_hits = 15, Reservation_fails = 29
	L1D_cache_core[14]: Access = 7987, Miss = 3804, Miss_rate = 0.476, Pending_hits = 24, Reservation_fails = 31
	L1D_cache_core[15]: Access = 7310, Miss = 3520, Miss_rate = 0.482, Pending_hits = 20, Reservation_fails = 83
	L1D_cache_core[16]: Access = 7609, Miss = 3745, Miss_rate = 0.492, Pending_hits = 21, Reservation_fails = 47
	L1D_cache_core[17]: Access = 7847, Miss = 3822, Miss_rate = 0.487, Pending_hits = 16, Reservation_fails = 57
	L1D_cache_core[18]: Access = 7637, Miss = 3718, Miss_rate = 0.487, Pending_hits = 24, Reservation_fails = 10
	L1D_cache_core[19]: Access = 7469, Miss = 3635, Miss_rate = 0.487, Pending_hits = 19, Reservation_fails = 83
	L1D_cache_core[20]: Access = 7430, Miss = 3596, Miss_rate = 0.484, Pending_hits = 30, Reservation_fails = 34
	L1D_cache_core[21]: Access = 7730, Miss = 3733, Miss_rate = 0.483, Pending_hits = 18, Reservation_fails = 62
	L1D_cache_core[22]: Access = 7926, Miss = 3878, Miss_rate = 0.489, Pending_hits = 20, Reservation_fails = 137
	L1D_cache_core[23]: Access = 6645, Miss = 3244, Miss_rate = 0.488, Pending_hits = 15, Reservation_fails = 76
	L1D_cache_core[24]: Access = 7353, Miss = 3565, Miss_rate = 0.485, Pending_hits = 24, Reservation_fails = 99
	L1D_cache_core[25]: Access = 7710, Miss = 3779, Miss_rate = 0.490, Pending_hits = 25, Reservation_fails = 48
	L1D_cache_core[26]: Access = 7740, Miss = 3743, Miss_rate = 0.484, Pending_hits = 19, Reservation_fails = 138
	L1D_cache_core[27]: Access = 7685, Miss = 3771, Miss_rate = 0.491, Pending_hits = 22, Reservation_fails = 126
	L1D_cache_core[28]: Access = 7315, Miss = 3526, Miss_rate = 0.482, Pending_hits = 26, Reservation_fails = 88
	L1D_cache_core[29]: Access = 7486, Miss = 3599, Miss_rate = 0.481, Pending_hits = 26, Reservation_fails = 136
	L1D_cache_core[30]: Access = 8348, Miss = 3957, Miss_rate = 0.474, Pending_hits = 35, Reservation_fails = 94
	L1D_cache_core[31]: Access = 7602, Miss = 3669, Miss_rate = 0.483, Pending_hits = 25, Reservation_fails = 113
	L1D_cache_core[32]: Access = 7142, Miss = 3504, Miss_rate = 0.491, Pending_hits = 30, Reservation_fails = 87
	L1D_cache_core[33]: Access = 6668, Miss = 3329, Miss_rate = 0.499, Pending_hits = 20, Reservation_fails = 24
	L1D_cache_core[34]: Access = 6144, Miss = 3023, Miss_rate = 0.492, Pending_hits = 12, Reservation_fails = 27
	L1D_cache_core[35]: Access = 7234, Miss = 3527, Miss_rate = 0.488, Pending_hits = 25, Reservation_fails = 146
	L1D_cache_core[36]: Access = 7069, Miss = 3416, Miss_rate = 0.483, Pending_hits = 21, Reservation_fails = 124
	L1D_cache_core[37]: Access = 7235, Miss = 3553, Miss_rate = 0.491, Pending_hits = 18, Reservation_fails = 69
	L1D_cache_core[38]: Access = 7412, Miss = 3572, Miss_rate = 0.482, Pending_hits = 37, Reservation_fails = 80
	L1D_cache_core[39]: Access = 6625, Miss = 3256, Miss_rate = 0.491, Pending_hits = 16, Reservation_fails = 116
	L1D_cache_core[40]: Access = 6763, Miss = 3343, Miss_rate = 0.494, Pending_hits = 21, Reservation_fails = 83
	L1D_cache_core[41]: Access = 7287, Miss = 3555, Miss_rate = 0.488, Pending_hits = 31, Reservation_fails = 160
	L1D_cache_core[42]: Access = 6525, Miss = 3236, Miss_rate = 0.496, Pending_hits = 16, Reservation_fails = 31
	L1D_cache_core[43]: Access = 7749, Miss = 3842, Miss_rate = 0.496, Pending_hits = 24, Reservation_fails = 195
	L1D_cache_core[44]: Access = 6681, Miss = 3214, Miss_rate = 0.481, Pending_hits = 16, Reservation_fails = 106
	L1D_cache_core[45]: Access = 6956, Miss = 3427, Miss_rate = 0.493, Pending_hits = 26, Reservation_fails = 125
	L1D_cache_core[46]: Access = 6755, Miss = 3299, Miss_rate = 0.488, Pending_hits = 26, Reservation_fails = 125
	L1D_cache_core[47]: Access = 6972, Miss = 3398, Miss_rate = 0.487, Pending_hits = 23, Reservation_fails = 58
	L1D_cache_core[48]: Access = 4714, Miss = 2418, Miss_rate = 0.513, Pending_hits = 3, Reservation_fails = 20
	L1D_cache_core[49]: Access = 5098, Miss = 2576, Miss_rate = 0.505, Pending_hits = 3, Reservation_fails = 38
	L1D_cache_core[50]: Access = 4454, Miss = 2273, Miss_rate = 0.510, Pending_hits = 10, Reservation_fails = 25
	L1D_cache_core[51]: Access = 4265, Miss = 2200, Miss_rate = 0.516, Pending_hits = 4, Reservation_fails = 29
	L1D_cache_core[52]: Access = 4434, Miss = 2280, Miss_rate = 0.514, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3795, Miss = 2016, Miss_rate = 0.531, Pending_hits = 5, Reservation_fails = 16
	L1D_cache_core[54]: Access = 4240, Miss = 2226, Miss_rate = 0.525, Pending_hits = 4, Reservation_fails = 20
	L1D_cache_core[55]: Access = 4437, Miss = 2283, Miss_rate = 0.515, Pending_hits = 2, Reservation_fails = 18
	L1D_cache_core[56]: Access = 4318, Miss = 2245, Miss_rate = 0.520, Pending_hits = 2, Reservation_fails = 6
	L1D_cache_core[57]: Access = 4286, Miss = 2221, Miss_rate = 0.518, Pending_hits = 5, Reservation_fails = 21
	L1D_cache_core[58]: Access = 3852, Miss = 2003, Miss_rate = 0.520, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3785, Miss = 1971, Miss_rate = 0.521, Pending_hits = 3, Reservation_fails = 7
	L1D_cache_core[60]: Access = 4186, Miss = 2136, Miss_rate = 0.510, Pending_hits = 5, Reservation_fails = 20
	L1D_cache_core[61]: Access = 5365, Miss = 2698, Miss_rate = 0.503, Pending_hits = 9, Reservation_fails = 39
	L1D_cache_core[62]: Access = 4457, Miss = 2320, Miss_rate = 0.521, Pending_hits = 7, Reservation_fails = 27
	L1D_cache_core[63]: Access = 4252, Miss = 2215, Miss_rate = 0.521, Pending_hits = 6, Reservation_fails = 2
	L1D_cache_core[64]: Access = 4606, Miss = 2395, Miss_rate = 0.520, Pending_hits = 8, Reservation_fails = 28
	L1D_cache_core[65]: Access = 5163, Miss = 2604, Miss_rate = 0.504, Pending_hits = 5, Reservation_fails = 20
	L1D_cache_core[66]: Access = 4931, Miss = 2469, Miss_rate = 0.501, Pending_hits = 6, Reservation_fails = 25
	L1D_cache_core[67]: Access = 5421, Miss = 2785, Miss_rate = 0.514, Pending_hits = 11, Reservation_fails = 33
	L1D_cache_core[68]: Access = 4690, Miss = 2353, Miss_rate = 0.502, Pending_hits = 11, Reservation_fails = 30
	L1D_cache_core[69]: Access = 4089, Miss = 2129, Miss_rate = 0.521, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[70]: Access = 5525, Miss = 2783, Miss_rate = 0.504, Pending_hits = 5, Reservation_fails = 39
	L1D_cache_core[71]: Access = 5311, Miss = 2667, Miss_rate = 0.502, Pending_hits = 7, Reservation_fails = 30
	L1D_cache_core[72]: Access = 5048, Miss = 2578, Miss_rate = 0.511, Pending_hits = 3, Reservation_fails = 20
	L1D_cache_core[73]: Access = 4957, Miss = 2531, Miss_rate = 0.511, Pending_hits = 8, Reservation_fails = 16
	L1D_cache_core[74]: Access = 5305, Miss = 2695, Miss_rate = 0.508, Pending_hits = 1, Reservation_fails = 29
	L1D_cache_core[75]: Access = 4880, Miss = 2499, Miss_rate = 0.512, Pending_hits = 5, Reservation_fails = 7
	L1D_cache_core[76]: Access = 4759, Miss = 2426, Miss_rate = 0.510, Pending_hits = 10, Reservation_fails = 9
	L1D_cache_core[77]: Access = 4541, Miss = 2342, Miss_rate = 0.516, Pending_hits = 3, Reservation_fails = 9
	L1D_cache_core[78]: Access = 6037, Miss = 3006, Miss_rate = 0.498, Pending_hits = 10, Reservation_fails = 57
	L1D_cache_core[79]: Access = 4535, Miss = 2328, Miss_rate = 0.513, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 507146
	L1D_total_cache_misses = 250673
	L1D_total_cache_miss_rate = 0.4943
	L1D_total_cache_pending_hits = 1276
	L1D_total_cache_reservation_fails = 4871
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.067
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1256
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 360327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 146819

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
845, 575, 765, 583, 643, 436, 474, 428, 466, 583, 705, 632, 443, 768, 655, 799, 528, 529, 689, 939, 767, 676, 675, 431, 829, 696, 482, 638, 360, 348, 651, 288, 
gpgpu_n_tot_thrd_icount = 10749602
gpgpu_n_tot_w_icount = 1195379
gpgpu_n_stall_shd_mem = 71514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 132229
gpgpu_n_mem_write_global = 25647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68105
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3409
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:406973	W0_Idle:1855768	W0_Scoreboard:4476134	W1:358426	W2:156027	W3:98725	W4:76085	W5:56910	W6:33323	W7:21250	W8:10865	W9:5362	W10:2918	W11:2254	W12:2083	W13:3210	W14:3617	W15:4677	W16:4592	W17:4192	W18:3257	W19:2006	W20:1459	W21:750	W22:451	W23:289	W24:270	W25:398	W26:563	W27:820	W28:854	W29:776	W30:1132	W31:2165	W32:248907
single_issue_nums: WS0:297463	WS1:298535	WS2:298262	WS3:301119	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1057832 {8:132229,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 1166360 {40:22569,72:2261,104:322,136:495,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5289160 {40:132229,}
maxmflatency = 777 
max_icnt2mem_latency = 189 
maxmrqlatency = 257 
max_icnt2sh_latency = 78 
averagemflatency = 250 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 3 
mrq_lat_table:4873 	14291 	2777 	3695 	4767 	7655 	3470 	489 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	90348 	37984 	3897 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8995 	12581 	3499 	121227 	6506 	3993 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	114994 	10173 	3545 	2126 	1265 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        30        27        21        33        28        20        30        64        64        26        15        33        28        17        16 
dram[1]:        25        31        28        31        23        34        24        22        64        64        25        17        25        34        15        14 
dram[2]:        24        30        26        31        33        36        26        28        64        64        26        20        32        24        14        15 
dram[3]:        31        32        27        26        30        42        26        33        64        64        14        27        30        35        17        22 
dram[4]:        28        29        22        24        20        27        31        34        64        64        21        23        24        19         9        11 
dram[5]:        26        29        20        22        28        21        22        26        64        64        21        24        28        21        15        18 
dram[6]:        31        32        28        26        28        28        32        29        64        64        20        20        27        38        17        17 
dram[7]:        31        23        35        22        33        26        22        33        64        64        21        24        27        20        16        15 
dram[8]:        30        24        32        28        31        30        27        25        64        64        17        17        28        29        18        11 
dram[9]:        25        27        25        21        32        31        29        20        64        64        23        37        30        31        13        17 
dram[10]:        27        24        30        20        29        36        26        30        64        64        19        21        25        27        13        16 
dram[11]:        20        29        31        34        31        30        31        30        64        64        18        13        30        26        17        12 
dram[12]:        30        29        34        25        26        19        29        26        64        64        36        25        29        28        15        18 
dram[13]:        31        33        28        24        22        30        25        26        64        64        20        16        29        23        16        14 
dram[14]:        20        31        25        30        25        24        29        25        64        64        24        19        28        28        14        17 
dram[15]:        25        27        28        26        22        26        26        30        64        64        23        25        30        35        14        11 
dram[16]:        29        29        24        23        21        30        30        21        64        64        19        17        29        25        14        10 
dram[17]:        24        27        18        26        25        23        28        23        64        64        16        20        37        25        21        10 
dram[18]:        23        31        28        27        19        20        30        30        64        64        22        21        30        35        10        16 
dram[19]:        26        23        21        28        28        32        29        29        64        64        24        31        27        24        16        18 
dram[20]:        21        33        26        26        24        34        23        28        64        64        16        20        26        27        21        16 
dram[21]:        36        33        20        21        25        27        23        35        64        64        24        22        24        22        10        15 
dram[22]:        23        22        20        26        31        27        28        19        64        64        19        23        32        24        17        15 
dram[23]:        28        29        30        20        21        27        39        23        64        64        20        21        22        35        12        13 
dram[24]:        30        29        23        35        27        34        32        26        64        64        19        21        27        20        16        15 
dram[25]:        32        29        30        27        23        32        32        36        64        64        23        24        30        31        14        12 
dram[26]:        32        27        33        28        28        25        36        26        64        64        20        24        23        32        17        14 
dram[27]:        29        30        28        23        25        31        21        31        64        64        24        21        25        23        13        18 
dram[28]:        28        33        30        32        27        24        28        30        64        64        17        23        27        28        14        13 
dram[29]:        34        35        27        28        29        29        22        22        64        64        20        19        24        31        14        12 
dram[30]:        28        25        32        29        28        31        24        25        64        64        18        23        28        31        12        12 
dram[31]:        31        32        23        24        21        18        27        23        64        64        18        22        29        28        15        20 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      5980 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  4.444445  4.200000  5.562500  4.941176  5.625000  5.588235  5.933333  7.090909 20.600000 39.666668  7.500000  4.785714  7.333333  6.153846  8.333333  4.181818 
dram[1]:  5.294117  7.357143  7.200000  4.900000  5.333333  5.764706  4.050000  4.875000 24.200001 40.000000  7.500000  4.764706  6.846154  4.812500  5.000000  4.000000 
dram[2]:  5.117647  4.136364  5.428571  3.565217  4.950000  5.058824  4.526316  4.812500 34.333332 39.333332  5.600000  6.833333  6.416667  5.461538  3.153846  5.625000 
dram[3]:  4.875000  7.076923  5.875000  5.833333  5.588235  5.470588  5.923077  5.857143 40.666668 38.000000  5.500000  6.071429  4.052631  8.333333  4.800000  7.250000 
dram[4]:  5.277778  4.200000  5.000000  3.947368  5.833333  5.666667  8.000000  5.846154 23.400000 44.000000 10.500000  5.714286  4.764706  5.307693  3.266667  4.000000 
dram[5]:  4.500000  4.947369  4.368421  6.166667  7.700000  4.555555  5.285714  4.888889 37.000000 44.000000  6.818182  7.333333  6.076923  4.529412  3.923077  5.400000 
dram[6]:  6.916667  6.916667  4.050000  4.647059  5.312500  3.869565  6.571429  5.857143 34.333332 40.666668  5.714286  7.250000  5.375000 10.857142  4.800000  4.166667 
dram[7]:  5.058824  4.722222  4.619048  4.222222  6.000000  4.055555  4.250000  5.733333 22.600000 42.333332  5.687500  7.666667  4.666667  4.933333  4.000000  7.000000 
dram[8]:  4.428571  4.941176  4.866667  7.363636  3.736842  4.055555  5.933333  3.863636 40.666668 44.666668  6.357143  5.357143  7.727273  6.750000  5.090909  4.800000 
dram[9]:  5.117647  4.625000  6.769231  3.736842  5.312500  5.625000  5.571429  4.111111 36.333332 38.000000  8.700000 10.142858  4.933333  6.600000  4.090909  3.692308 
dram[10]:  3.727273  4.450000  4.136364  5.200000  4.944445  4.789474  4.352941  5.375000 38.333332 39.000000  4.764706  4.777778  3.850000  8.222222  3.818182  5.100000 
dram[11]:  4.750000  3.937500  7.416667  4.823529  5.533333  6.000000  3.680000  5.466667 42.333332 37.000000  4.625000  4.529412  6.153846  6.727273  5.100000  3.615385 
dram[12]:  4.650000  4.894737  3.640000  6.090909  5.200000  4.812500  4.526316  5.666667 38.666668 35.666668  6.750000 10.500000  5.187500  7.200000  4.454545  4.090909 
dram[13]:  5.666667  4.888889  4.055555  4.375000  4.333333  5.000000  6.214286  4.529412 34.000000 40.666668  5.000000  5.916667  8.111111  5.857143  4.600000  5.500000 
dram[14]:  4.300000  6.052631  3.761905  5.000000  3.782609  5.125000  4.650000  7.000000 36.000000 41.333332  6.333333  5.062500  4.928571  4.190476  4.636364  4.555555 
dram[15]:  4.705883  4.944445  5.000000  6.214286  4.888889  6.000000  5.625000  5.166667 37.333332 40.666668 10.000000  7.700000  6.363636  6.083333  3.461539  4.333333 
dram[16]:  4.750000  4.666667  4.333333  5.062500  4.687500  5.000000  5.210526  3.653846 32.666668 44.666668  5.333333  6.166667  5.714286  6.818182  4.700000  4.555555 
dram[17]:  3.944444  4.000000  3.700000  5.375000  4.705883  4.562500  6.923077  4.375000 25.000000 36.000000  4.294117  5.857143  8.444445  6.076923  4.428571  3.142857 
dram[18]:  3.952381  5.187500  5.352941  3.764706  3.863636  5.384615  4.736842  4.190476 37.000000 37.666668  5.785714  5.062500  7.090909  5.769231  3.615385  6.428571 
dram[19]:  4.352941  3.952381  3.571429  6.142857  3.800000  4.095238  5.200000  4.294117 17.428572 35.000000  6.357143  9.375000  5.333333  4.157895  5.444445  4.636364 
dram[20]:  3.722222  4.040000  5.750000  5.266667  5.352941  5.823529  5.250000  4.705883 25.799999 34.666668  4.941176  6.916667  5.538462  4.055555  6.200000  5.555555 
dram[21]:  4.687500  5.266667  4.263158  3.347826  4.500000  4.761905  4.588235  4.300000 39.000000 39.333332  7.636364  7.250000  4.500000  5.153846  3.583333  4.833333 
dram[22]:  4.666667  4.294117  4.625000  4.937500  6.769231  4.150000  7.833333  3.700000 39.666668 38.000000  6.166667  7.250000  4.733333  4.611111  6.250000  3.538461 
dram[23]:  5.933333  4.888889  4.166667  4.105263  6.615385  3.782609  5.437500  5.000000 36.333332 21.600000  9.375000  7.818182  5.071429  6.727273  3.357143  3.437500 
dram[24]:  6.916667  5.333333  4.214286  5.000000  5.375000  5.157895  5.533333  3.666667 24.200001 38.666668  6.583333  6.285714  6.000000  5.200000  4.166667  5.000000 
dram[25]:  6.076923  4.055555  4.047619  5.937500  5.062500  4.875000  6.571429  6.500000 36.000000 39.333332  6.833333  6.750000  5.866667  4.941176  3.785714  4.250000 
dram[26]:  5.666667  4.150000  4.941176  5.277778  5.294117  7.000000  4.850000  4.882353 43.000000 38.666668  5.466667  6.750000  5.058824  5.666667  3.600000  5.090909 
dram[27]:  5.133333  4.411765  5.769231  5.769231  4.411765  5.857143  4.684210  3.958333 34.666668 24.200001  5.571429  5.642857  7.500000  5.833333  4.181818  4.071429 
dram[28]: 11.000000  4.800000  6.153846  5.055555  6.142857  3.714286  6.769231  4.750000 40.000000 20.799999  6.538462  8.100000  4.714286  5.000000  4.181818  4.000000 
dram[29]:  5.562500  6.666667  3.869565  7.250000  4.476191  4.333333  4.736842  7.307693 26.000000 13.111111  7.900000  7.300000  4.600000  6.166667  3.117647  4.600000 
dram[30]:  5.600000  5.833333  5.437500  5.000000  4.687500  4.555555  6.142857  4.227273 38.666668 25.000000  6.357143  7.400000  5.857143  4.750000  3.357143  4.272727 
dram[31]:  4.777778  6.272727  5.266667  4.705883  4.600000  4.812500  4.650000  4.750000 27.400000 37.000000  4.277778  6.909091  6.153846  5.785714  4.700000  4.750000 
average row locality = 42018/6965 = 6.032735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        84        89        84        90        95        89        78        99       112        75        67        65        76        50        46 
dram[1]:        88       102        72        98        80        98        81        78       113       114        90        81        77        75        50        52 
dram[2]:        87        91        76        82        99        86        86        77        99       114        84        82        74        69        41        45 
dram[3]:        78        91        94        70        95        93        77        82       107       108        77        85        76        73        48        58 
dram[4]:        95        84        70        75        70        85        80        76       103       118        84        80        76        63        49        36 
dram[5]:        72        94        83        74        77        82        74        88       107       123        75        88        76        75        51        54 
dram[6]:        83        83        81        79        85        89        92        82        94       115        80        87        79        75        48        50 
dram[7]:        86        85        97        76        90        73        85        86       108       118        91        92        65        71        52        42 
dram[8]:        93        84        73        81        71        73        89        85       112       120        89        75        80        78        56        48 
dram[9]:        87        74        88        71        85        90        78        74       108       113        87        71        73        65        45        48 
dram[10]:        82        89        91        78        89        91        74        86       110       103        81        86        74        71        42        51 
dram[11]:        76        63        89        82        83        84        92        82       114       102        74        77        77        73        51        47 
dram[12]:        93        93        91        67        78        77        86        85       111        99        81        84        81        69        49        45 
dram[13]:        85        88        73        70        91        80        87        77        97       113        85        71        73        81        46        44 
dram[14]:        86       115        79        95        87        82        93        77       101       113        76        81        67        85        51        41 
dram[15]:        80        88        75        87        88        78        90        93       107       119        80        77        70        73        45        39 
dram[16]:        95        98        91        81        75        85        99        95        91       124        80        74        75        71        47        41 
dram[17]:        71        84        74        86        80        73        90        70       120       103        73        82        74        79        62        44 
dram[18]:        83        83        91        64        85        70        90        88       102       109        81        81        75        73        47        45 
dram[19]:        74        83        75        86        76        86        78        73       112        99        89        75        77        76        49        51 
dram[20]:        67        98        69        79        91        99        84        80       118       101        84        83        71        72        62        50 
dram[21]:        75        79        81        77        90       100        78        86       113       117        84        87        78        67        43        58 
dram[22]:        70        73        74        79        88        83        94        74       113       110        74        87        69        82        50        46 
dram[23]:        89        88       100        78        86        87        87        80       101        98        75        86        70        71        47        55 
dram[24]:        83        80        59       100        86        98        83        66       112       105        79        88        64        74        50        40 
dram[25]:        79        73        85        95        81        78        92        91       101       110        82        81        83        82        53        51 
dram[26]:        85        82        84        95        90        84        97        83       117       111        82        81        84        83        54        56 
dram[27]:        77        75        75        75        75        82        89        95        96       118        78        79        74        70        46        57 
dram[28]:        77        96        80        91        86        78        88        76       116       101        85        81        65        75        46        52 
dram[29]:        89        80        89        87        94        91        90        95       122       114        79        73        66        74        53        46 
dram[30]:        84        70        87        75        75        82        86        93       102       108        89        74        76        72        47        47 
dram[31]:        86        69        79        80        69        77        93        76       127       107        77        76        78        79        47        57 
total dram reads = 41374
bank skew: 127/36 = 3.53
chip skew: 1368/1244 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         4         7         0         0         1         4         0         0 
dram[1]:         2         1         0         0         0         0         0         0        10         6         0         0        13         2         0         0 
dram[2]:         0         0         0         0         0         0         0         0         4         4         0         0         3         2         0         0 
dram[3]:         0         1         0         0         0         0         0         0        21         6         0         0         1         2         0         0 
dram[4]:         0         0         0         0         0         0         0         0        14        17         0         0         5         6         0         0 
dram[5]:         0         0         0         0         0         0         0         0         5         9         0         0         3         2         0         0 
dram[6]:         0         0         0         0         0         0         0         0         9        10         0         0         8         2         0         0 
dram[7]:         0         0         0         0         0         0         0         0         5        14         0         0         5         3         0         0 
dram[8]:         0         0         0         0         0         0         0         0        10        21         0         0         5         3         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         2         0         0         1         1         0         0 
dram[10]:         0         0         0         0         0         0         0         0         6        16         0         0         3         3         0         0 
dram[11]:         0         0         0         0         0         0         0         0        16         9         0         0         3         1         0         0 
dram[12]:         0         0         0         0         0         0         0         0         5         9         0         0         2         3         0         0 
dram[13]:         0         0         0         0         0         0         0         0         8        11         0         0         0         1         0         0 
dram[14]:         0         0         0         0         0         0         0         0        10        12         0         0         2         3         0         0 
dram[15]:         0         1         0         0         0         0         0         0         8         3         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        10        10         0         0         5         4         0         0 
dram[17]:         0         0         0         0         0         0         0         0         5         5         0         0         2         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        12         4         0         0         3         2         0         0 
dram[19]:         0         0         0         0         0         0         0         0        11         7         0         0         3         3         0         0 
dram[20]:         0         3         0         0         0         0         0         0        12         6         0         0         1         1         0         0 
dram[21]:         0         0         0         0         0         0         0         0         6         1         0         0         3         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         6         4         0         0         2         1         0         0 
dram[23]:         0         0         0         0         0         0         0         0        10        11         0         0         1         3         0         0 
dram[24]:         0         0         0         0         0         0         0         0        10        13         0         0         2         4         0         0 
dram[25]:         0         0         0         0         0         0         0         0         9        10         0         0         5         3         0         0 
dram[26]:         0         1         0         0         0         0         0         0        14         5         0         0         2         2         0         0 
dram[27]:         0         0         0         0         0         0         0         0        10         4         0         0         1         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         7         5         0         0         1         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         9         4         0         0         3         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        19        17         0         0         6         4         0         0 
dram[31]:         0         0         0         0         0         0         0         0        10         4         0         0         2         2         0         0 
total dram writes = 735
min_bank_accesses = 0!
chip skew: 46/5 = 9.20
average mf latency per bank:
dram[0]:        402       421       392       422       450       438       441       485       901       778      3179      3424       362       345       373       386
dram[1]:        399       412       388       422       444       462       458       463       762       788      2815      2969       319       355       357       369
dram[2]:        429       426       402       408       460       456       477       505       883       805      3033      2864       344       366       369       387
dram[3]:        443       421       405       396       443       454       478       523       742       812      2952      2756       353       349       361       368
dram[4]:        407       406       391       411       392       411       456       491       789       707      2777      2918       348       354       366       371
dram[5]:        418       418       402       399       411       412       485       447       851       732      3078      2659       355       369       388       379
dram[6]:        424       419       390       405       417       442       479       483       881       767      2754      2579       331       364       361       361
dram[7]:        417       430       398       415       420       444       449       503       819       728      2655      2521       332       352       379       366
dram[8]:        400       410       439       427       464       474       478       480       774       697      2638      2985       352       371       359       363
dram[9]:        393       391       435       425       441       467       472       448       860       811      2839      3239       360       361       375       381
dram[10]:        405       401       444       417       446       486       474       500       810       785      2757      2647       366       345       383       375
dram[11]:        388       403       441       443       473       474       475       516       723       832      3173      3075       346       352       365       356
dram[12]:        387       392       443       441       450       459       478       491       809       860      2762      2906       375       355       373       377
dram[13]:        401       396       441       446       441       476       456       495       880       757      2703      3309       375       365       400       373
dram[14]:        405       401       440       441       452       450       467       472       830       759      3103      2897       355       364       390       415
dram[15]:        396       400       415       449       433       459       465       485       820       789      2976      2993       386       367       382       361
dram[16]:        414       423       400       410       432       436       458       436       894       722      2909      3057       350       340       365       380
dram[17]:        415       416       397       399       410       420       449       429       775       838      3207      2777       348       373       375       385
dram[18]:        430       421       391       401       432       442       473       463       827       829      2750      2837       356       356       372       383
dram[19]:        427       420       400       397       440       439       477       469       760       855      2630      3170       350       352       361       364
dram[20]:        422       420       393       407       427       433       454       487       762       844      2756      2871       359       361       381       385
dram[21]:        418       432       386       412       421       417       425       484       802       822      2864      2688       368       378       388       367
dram[22]:        413       424       384       409       423       429       426       440       807       834      3090      2751       348       375       374       385
dram[23]:        402       423       399       409       411       428       465       454       822       815      3032      2802       355       353       377       373
dram[24]:        380       402       459       424       454       449       486       511       793       785      2819      2705       353       354       383       361
dram[25]:        402       386       431       428       443       442       486       502       838       775      2781      2880       352       365       397       367
dram[26]:        400       390       454       426       450       439       490       460       751       799      2866      2941       368       372       384       380
dram[27]:        385       371       421       410       440       430       431       471       861       777      2776      2913       365       366       364       358
dram[28]:        383       387       429       428       451       472       468       519       775       856      2884      2853       367       364       369       387
dram[29]:        395       403       447       445       454       454       462       473       747       803      2754      3012       358       358       394       394
dram[30]:        399       398       429       449       466       441       454       469       779       741      2817      3250       344       345       398       384
dram[31]:        411       392       421       427       429       436       454       475       737       827      3033      2987       376       361       374       381
maximum mf latency per bank:
dram[0]:        513       557       523       521       575       607       595       660       463       439       380       508       459       420       507       524
dram[1]:        554       587       524       535       578       637       620       685       397       399       388       438       427       406       410       424
dram[2]:        588       563       517       550       598       622       661       746       403       400       415       384       414       437       487       481
dram[3]:        571       595       563       539       624       625       638       703       473       403       407       430       431       403       432       470
dram[4]:        573       500       490       540       542       547       610       650       403       446       379       381       399       417       386       399
dram[5]:        550       503       523       519       537       548       591       596       465       432       431       424       445       446       438       447
dram[6]:        588       571       530       555       610       616       668       710       426       435       427       431       453       426       420       437
dram[7]:        614       566       497       524       564       580       616       710       400       425       413       416       395       398       463       461
dram[8]:        510       587       606       562       604       678       663       743       403       455       433       382       432       500       460       415
dram[9]:        445       506       587       509       603       657       637       669       399       402       452       421       430       401       413       410
dram[10]:        488       476       593       518       597       620       656       709       403       474       387       423       444       397       433       431
dram[11]:        442       478       660       589       627       685       679       776       391       469       445       399       425       427       422       426
dram[12]:        522       490       624       551       599       607       679       694       408       452       419       478       450       448       492       417
dram[13]:        502       504       605       543       590       705       652       716       440       451       463       471       442       463       529       463
dram[14]:        557       545       631       564       572       640       671       670       489       483       479       474       483       517       514       540
dram[15]:        501       496       621       547       602       590       653       699       429       438       430       454       475       452       484       423
dram[16]:        577       553       527       524       548       597       612       608       403       409       411       424       422       423       413       402
dram[17]:        524       598       520       532       536       556       624       563       443       380       442       391       407       421       441       445
dram[18]:        538       600       459       531       565       582       624       620       523       393       436       397       412       410       424       410
dram[19]:        559       557       509       508       577       594       666       626       379       417       423       398       436       403       401       394
dram[20]:        588       571       524       520       554       585       601       669       492       383       434       410       443       412       461       466
dram[21]:        589       548       487       512       590       564       612       676       420       442       387       401       431       421       418       428
dram[22]:        528       549       477       511       536       560       610       589       478       411       456       423       451       435       456       458
dram[23]:        589       600       547       534       552       582       648       620       440       393       378       369       436       446       466       444
dram[24]:        518       567       618       686       658       636       685       711       464       437       404       419       391       419       436       391
dram[25]:        528       466       605       625       617       633       681       777       441       417       454       434       434       424       464       414
dram[26]:        501       579       600       620       613       624       708       706       483       421       414       398       423       445       447       481
dram[27]:        513       519       599       641       633       618       642       704       439       370       418       369       370       376       369       424
dram[28]:        463       464       590       671       690       740       668       776       425       425       426       445       511       479       444       469
dram[29]:        462       608       595       601       612       630       673       715       462       431       449       434       439       437       446       485
dram[30]:        579       478       577       627       627       596       669       686       462       446       520       426       442       436       443       463
dram[31]:        504       568       581       542       553       556       636       685       533       431       480       421       465       469       463       496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61347 n_act=201 n_pre=185 n_ref_event=0 n_req=1295 n_rd=1279 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02057
n_activity=6089 dram_eff=0.2127
bk0: 80a 62408i bk1: 84a 62359i bk2: 89a 62425i bk3: 84a 62370i bk4: 90a 62394i bk5: 95a 62352i bk6: 89a 62405i bk7: 78a 62520i bk8: 99a 62677i bk9: 112a 62740i bk10: 75a 62692i bk11: 67a 62558i bk12: 65a 62693i bk13: 76a 62541i bk14: 50a 62783i bk15: 46a 62663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844788
Row_Buffer_Locality_read = 0.846755
Row_Buffer_Locality_write = 0.687500
Bank_Level_Parallism = 2.023309
Bank_Level_Parallism_Col = 1.822151
Bank_Level_Parallism_Ready = 1.566023
write_to_read_ratio_blp_rw_average = 0.038161
GrpLevelPara = 1.597799 

BW Util details:
bwutil = 0.020572 
total_CMD = 62949 
util_bw = 1295 
Wasted_Col = 1618 
Wasted_Row = 991 
Idle = 59045 

BW Util Bottlenecks: 
RCDc_limit = 1767 
RCDWRc_limit = 43 
WTRc_limit = 10 
RTWc_limit = 68 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 204 
WTRc_limit_alone = 9 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 62949 
n_nop = 61347 
Read = 1279 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 1295 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 1295 
Row_Bus_Util =  0.006132 
CoL_Bus_Util = 0.020572 
Either_Row_CoL_Bus_Util = 0.025449 
Issued_on_Two_Bus_Simul_Util = 0.001255 
issued_two_Eff = 0.049313 
queue_avg = 0.208725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.208725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61241 n_act=218 n_pre=202 n_ref_event=0 n_req=1380 n_rd=1349 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.02197
n_activity=6244 dram_eff=0.2215
bk0: 88a 62413i bk1: 102a 62516i bk2: 72a 62651i bk3: 98a 62314i bk4: 80a 62417i bk5: 98a 62296i bk6: 81a 62273i bk7: 78a 62371i bk8: 113a 62665i bk9: 114a 62744i bk10: 90a 62606i bk11: 81a 62448i bk12: 77a 62448i bk13: 75a 62518i bk14: 50a 62690i bk15: 52a 62583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842029
Row_Buffer_Locality_read = 0.842847
Row_Buffer_Locality_write = 0.806452
Bank_Level_Parallism = 2.129327
Bank_Level_Parallism_Col = 1.852012
Bank_Level_Parallism_Ready = 1.554591
write_to_read_ratio_blp_rw_average = 0.063796
GrpLevelPara = 1.625540 

BW Util details:
bwutil = 0.021970 
total_CMD = 62949 
util_bw = 1383 
Wasted_Col = 1725 
Wasted_Row = 936 
Idle = 58905 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 53 
WTRc_limit = 18 
RTWc_limit = 156 
CCDLc_limit = 282 
rwq = 0 
CCDLc_limit_alone = 263 
WTRc_limit_alone = 17 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 62949 
n_nop = 61241 
Read = 1349 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 1380 
total_req = 1383 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 1383 
Row_Bus_Util =  0.006672 
CoL_Bus_Util = 0.021970 
Either_Row_CoL_Bus_Util = 0.027133 
Issued_on_Two_Bus_Simul_Util = 0.001509 
issued_two_Eff = 0.055621 
queue_avg = 0.223403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.223403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61291 n_act=227 n_pre=211 n_ref_event=0 n_req=1305 n_rd=1292 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02073
n_activity=6689 dram_eff=0.1951
bk0: 87a 62447i bk1: 91a 62295i bk2: 76a 62519i bk3: 82a 62270i bk4: 99a 62287i bk5: 86a 62350i bk6: 86a 62389i bk7: 77a 62416i bk8: 99a 62801i bk9: 114a 62728i bk10: 84a 62561i bk11: 82a 62621i bk12: 74a 62556i bk13: 69a 62579i bk14: 41a 62602i bk15: 45a 62726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826054
Row_Buffer_Locality_read = 0.825851
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.992833
Bank_Level_Parallism_Col = 1.771648
Bank_Level_Parallism_Ready = 1.491188
write_to_read_ratio_blp_rw_average = 0.024964
GrpLevelPara = 1.560682 

BW Util details:
bwutil = 0.020731 
total_CMD = 62949 
util_bw = 1305 
Wasted_Col = 1800 
Wasted_Row = 1081 
Idle = 58763 

BW Util Bottlenecks: 
RCDc_limit = 2042 
RCDWRc_limit = 18 
WTRc_limit = 15 
RTWc_limit = 67 
CCDLc_limit = 248 
rwq = 0 
CCDLc_limit_alone = 233 
WTRc_limit_alone = 13 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 62949 
n_nop = 61291 
Read = 1292 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1305 
total_req = 1305 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1305 
Row_Bus_Util =  0.006958 
CoL_Bus_Util = 0.020731 
Either_Row_CoL_Bus_Util = 0.026339 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.051267 
queue_avg = 0.216397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.216397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61306 n_act=198 n_pre=182 n_ref_event=0 n_req=1337 n_rd=1312 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02133
n_activity=6312 dram_eff=0.2128
bk0: 78a 62430i bk1: 91a 62503i bk2: 94a 62425i bk3: 70a 62534i bk4: 95a 62323i bk5: 93a 62322i bk6: 77a 62499i bk7: 82a 62359i bk8: 107a 62662i bk9: 108a 62758i bk10: 77a 62604i bk11: 85a 62508i bk12: 76a 62396i bk13: 73a 62659i bk14: 48a 62667i bk15: 58a 62695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851907
Row_Buffer_Locality_read = 0.852134
Row_Buffer_Locality_write = 0.840000
Bank_Level_Parallism = 2.091839
Bank_Level_Parallism_Col = 1.856053
Bank_Level_Parallism_Ready = 1.624721
write_to_read_ratio_blp_rw_average = 0.050468
GrpLevelPara = 1.623309 

BW Util details:
bwutil = 0.021335 
total_CMD = 62949 
util_bw = 1343 
Wasted_Col = 1634 
Wasted_Row = 932 
Idle = 59040 

BW Util Bottlenecks: 
RCDc_limit = 1737 
RCDWRc_limit = 35 
WTRc_limit = 46 
RTWc_limit = 88 
CCDLc_limit = 211 
rwq = 0 
CCDLc_limit_alone = 206 
WTRc_limit_alone = 42 
RTWc_limit_alone = 87 

Commands details: 
total_CMD = 62949 
n_nop = 61306 
Read = 1312 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 198 
n_pre = 182 
n_ref = 0 
n_req = 1337 
total_req = 1343 

Dual Bus Interface Util: 
issued_total_row = 380 
issued_total_col = 1343 
Row_Bus_Util =  0.006037 
CoL_Bus_Util = 0.021335 
Either_Row_CoL_Bus_Util = 0.026100 
Issued_on_Two_Bus_Simul_Util = 0.001271 
issued_two_Eff = 0.048691 
queue_avg = 0.247343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.247343
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61346 n_act=205 n_pre=189 n_ref_event=0 n_req=1283 n_rd=1244 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02043
n_activity=6216 dram_eff=0.2069
bk0: 95a 62375i bk1: 84a 62320i bk2: 70a 62494i bk3: 75a 62337i bk4: 70a 62395i bk5: 85a 62376i bk6: 80a 62588i bk7: 76a 62506i bk8: 103a 62689i bk9: 118a 62687i bk10: 84a 62699i bk11: 80a 62548i bk12: 76a 62431i bk13: 63a 62559i bk14: 49a 62542i bk15: 36a 62700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840218
Row_Buffer_Locality_read = 0.840032
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 2.134216
Bank_Level_Parallism_Col = 1.862239
Bank_Level_Parallism_Ready = 1.609642
write_to_read_ratio_blp_rw_average = 0.065112
GrpLevelPara = 1.610385 

BW Util details:
bwutil = 0.020429 
total_CMD = 62949 
util_bw = 1286 
Wasted_Col = 1643 
Wasted_Row = 923 
Idle = 59097 

BW Util Bottlenecks: 
RCDc_limit = 1805 
RCDWRc_limit = 49 
WTRc_limit = 52 
RTWc_limit = 137 
CCDLc_limit = 225 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 47 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 62949 
n_nop = 61346 
Read = 1244 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 205 
n_pre = 189 
n_ref = 0 
n_req = 1283 
total_req = 1286 

Dual Bus Interface Util: 
issued_total_row = 394 
issued_total_col = 1286 
Row_Bus_Util =  0.006259 
CoL_Bus_Util = 0.020429 
Either_Row_CoL_Bus_Util = 0.025465 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.048035 
queue_avg = 0.220560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.22056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61312 n_act=208 n_pre=192 n_ref_event=0 n_req=1311 n_rd=1293 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02084
n_activity=6023 dram_eff=0.2178
bk0: 72a 62423i bk1: 94a 62308i bk2: 83a 62419i bk3: 74a 62505i bk4: 77a 62490i bk5: 82a 62211i bk6: 74a 62495i bk7: 88a 62357i bk8: 107a 62673i bk9: 123a 62702i bk10: 75a 62670i bk11: 88a 62562i bk12: 76a 62519i bk13: 75a 62346i bk14: 51a 62605i bk15: 54a 62665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.841343
Row_Buffer_Locality_read = 0.842227
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.251054
Bank_Level_Parallism_Col = 1.997540
Bank_Level_Parallism_Ready = 1.713415
write_to_read_ratio_blp_rw_average = 0.044493
GrpLevelPara = 1.672759 

BW Util details:
bwutil = 0.020842 
total_CMD = 62949 
util_bw = 1312 
Wasted_Col = 1627 
Wasted_Row = 857 
Idle = 59153 

BW Util Bottlenecks: 
RCDc_limit = 1837 
RCDWRc_limit = 35 
WTRc_limit = 25 
RTWc_limit = 153 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 22 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 62949 
n_nop = 61312 
Read = 1293 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 208 
n_pre = 192 
n_ref = 0 
n_req = 1311 
total_req = 1312 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 1312 
Row_Bus_Util =  0.006354 
CoL_Bus_Util = 0.020842 
Either_Row_CoL_Bus_Util = 0.026005 
Issued_on_Two_Bus_Simul_Util = 0.001191 
issued_two_Eff = 0.045816 
queue_avg = 0.231505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.231505
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61302 n_act=205 n_pre=189 n_ref_event=0 n_req=1326 n_rd=1302 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02114
n_activity=6220 dram_eff=0.214
bk0: 83a 62508i bk1: 83a 62549i bk2: 81a 62331i bk3: 79a 62394i bk4: 85a 62362i bk5: 89a 62142i bk6: 92a 62473i bk7: 82a 62397i bk8: 94a 62743i bk9: 115a 62664i bk10: 80a 62535i bk11: 87a 62537i bk12: 79a 62425i bk13: 75a 62720i bk14: 48a 62642i bk15: 50a 62592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.845400
Row_Buffer_Locality_read = 0.845622
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 2.171224
Bank_Level_Parallism_Col = 1.919416
Bank_Level_Parallism_Ready = 1.731029
write_to_read_ratio_blp_rw_average = 0.047760
GrpLevelPara = 1.630080 

BW Util details:
bwutil = 0.021144 
total_CMD = 62949 
util_bw = 1331 
Wasted_Col = 1646 
Wasted_Row = 936 
Idle = 59036 

BW Util Bottlenecks: 
RCDc_limit = 1820 
RCDWRc_limit = 33 
WTRc_limit = 19 
RTWc_limit = 90 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 17 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 62949 
n_nop = 61302 
Read = 1302 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 205 
n_pre = 189 
n_ref = 0 
n_req = 1326 
total_req = 1331 

Dual Bus Interface Util: 
issued_total_row = 394 
issued_total_col = 1331 
Row_Bus_Util =  0.006259 
CoL_Bus_Util = 0.021144 
Either_Row_CoL_Bus_Util = 0.026164 
Issued_on_Two_Bus_Simul_Util = 0.001239 
issued_two_Eff = 0.047359 
queue_avg = 0.239464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.239464
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61253 n_act=227 n_pre=211 n_ref_event=0 n_req=1339 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02135
n_activity=6100 dram_eff=0.2203
bk0: 86a 62421i bk1: 85a 62359i bk2: 97a 62283i bk3: 76a 62390i bk4: 90a 62398i bk5: 73a 62241i bk6: 85a 62316i bk7: 86a 62390i bk8: 108a 62716i bk9: 118a 62703i bk10: 91a 62495i bk11: 92a 62581i bk12: 65a 62532i bk13: 71a 62486i bk14: 52a 62558i bk15: 42a 62772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830471
Row_Buffer_Locality_read = 0.832194
Row_Buffer_Locality_write = 0.727273
Bank_Level_Parallism = 2.164757
Bank_Level_Parallism_Col = 1.874052
Bank_Level_Parallism_Ready = 1.644345
write_to_read_ratio_blp_rw_average = 0.047533
GrpLevelPara = 1.620178 

BW Util details:
bwutil = 0.021351 
total_CMD = 62949 
util_bw = 1344 
Wasted_Col = 1797 
Wasted_Row = 962 
Idle = 58846 

BW Util Bottlenecks: 
RCDc_limit = 2002 
RCDWRc_limit = 54 
WTRc_limit = 19 
RTWc_limit = 112 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 18 
RTWc_limit_alone = 108 

Commands details: 
total_CMD = 62949 
n_nop = 61253 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1339 
total_req = 1344 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1344 
Row_Bus_Util =  0.006958 
CoL_Bus_Util = 0.021351 
Either_Row_CoL_Bus_Util = 0.026942 
Issued_on_Two_Bus_Simul_Util = 0.001366 
issued_two_Eff = 0.050708 
queue_avg = 0.260385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.260385
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61286 n_act=216 n_pre=200 n_ref_event=0 n_req=1339 n_rd=1307 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02138
n_activity=6325 dram_eff=0.2128
bk0: 93a 62323i bk1: 84a 62435i bk2: 73a 62465i bk3: 81a 62547i bk4: 71a 62333i bk5: 73a 62308i bk6: 89a 62315i bk7: 85a 62133i bk8: 112a 62742i bk9: 120a 62593i bk10: 89a 62524i bk11: 75a 62579i bk12: 80a 62609i bk13: 78a 62552i bk14: 56a 62618i bk15: 48a 62677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838686
Row_Buffer_Locality_read = 0.837031
Row_Buffer_Locality_write = 0.906250
Bank_Level_Parallism = 2.147404
Bank_Level_Parallism_Col = 1.926186
Bank_Level_Parallism_Ready = 1.698366
write_to_read_ratio_blp_rw_average = 0.051353
GrpLevelPara = 1.650301 

BW Util details:
bwutil = 0.021382 
total_CMD = 62949 
util_bw = 1346 
Wasted_Col = 1749 
Wasted_Row = 989 
Idle = 58865 

BW Util Bottlenecks: 
RCDc_limit = 1877 
RCDWRc_limit = 23 
WTRc_limit = 34 
RTWc_limit = 160 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 31 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 62949 
n_nop = 61286 
Read = 1307 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1339 
total_req = 1346 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1346 
Row_Bus_Util =  0.006609 
CoL_Bus_Util = 0.021382 
Either_Row_CoL_Bus_Util = 0.026418 
Issued_on_Two_Bus_Simul_Util = 0.001573 
issued_two_Eff = 0.059531 
queue_avg = 0.295350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.29535
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61394 n_act=201 n_pre=185 n_ref_event=0 n_req=1261 n_rd=1257 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.02005
n_activity=5810 dram_eff=0.2172
bk0: 87a 62466i bk1: 74a 62435i bk2: 88a 62472i bk3: 71a 62355i bk4: 85a 62388i bk5: 90a 62396i bk6: 78a 62371i bk7: 74a 62256i bk8: 108a 62784i bk9: 113a 62753i bk10: 87a 62605i bk11: 71a 62743i bk12: 73a 62487i bk13: 65a 62676i bk14: 45a 62651i bk15: 48a 62595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840603
Row_Buffer_Locality_read = 0.843278
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.199286
Bank_Level_Parallism_Col = 1.956799
Bank_Level_Parallism_Ready = 1.718701
write_to_read_ratio_blp_rw_average = 0.015026
GrpLevelPara = 1.654019 

BW Util details:
bwutil = 0.020048 
total_CMD = 62949 
util_bw = 1262 
Wasted_Col = 1493 
Wasted_Row = 888 
Idle = 59306 

BW Util Bottlenecks: 
RCDc_limit = 1694 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 62949 
n_nop = 61394 
Read = 1257 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 201 
n_pre = 185 
n_ref = 0 
n_req = 1261 
total_req = 1262 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 1262 
Row_Bus_Util =  0.006132 
CoL_Bus_Util = 0.020048 
Either_Row_CoL_Bus_Util = 0.024703 
Issued_on_Two_Bus_Simul_Util = 0.001477 
issued_two_Eff = 0.059807 
queue_avg = 0.227168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.227168
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61262 n_act=240 n_pre=224 n_ref_event=0 n_req=1323 n_rd=1298 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02106
n_activity=6516 dram_eff=0.2035
bk0: 82a 62309i bk1: 89a 62325i bk2: 91a 62279i bk3: 78a 62394i bk4: 89a 62397i bk5: 91a 62246i bk6: 74a 62324i bk7: 86a 62203i bk8: 110a 62763i bk9: 103a 62704i bk10: 81a 62481i bk11: 86a 62447i bk12: 74a 62370i bk13: 71a 62674i bk14: 42a 62656i bk15: 51a 62681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818594
Row_Buffer_Locality_read = 0.818952
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 2.141138
Bank_Level_Parallism_Col = 1.848928
Bank_Level_Parallism_Ready = 1.616139
write_to_read_ratio_blp_rw_average = 0.038120
GrpLevelPara = 1.601689 

BW Util details:
bwutil = 0.021065 
total_CMD = 62949 
util_bw = 1326 
Wasted_Col = 1863 
Wasted_Row = 1133 
Idle = 58627 

BW Util Bottlenecks: 
RCDc_limit = 2076 
RCDWRc_limit = 45 
WTRc_limit = 23 
RTWc_limit = 76 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 20 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 62949 
n_nop = 61262 
Read = 1298 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 240 
n_pre = 224 
n_ref = 0 
n_req = 1323 
total_req = 1326 

Dual Bus Interface Util: 
issued_total_row = 464 
issued_total_col = 1326 
Row_Bus_Util =  0.007371 
CoL_Bus_Util = 0.021065 
Either_Row_CoL_Bus_Util = 0.026799 
Issued_on_Two_Bus_Simul_Util = 0.001636 
issued_two_Eff = 0.061055 
queue_avg = 0.279131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.279131
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61323 n_act=216 n_pre=200 n_ref_event=0 n_req=1292 n_rd=1266 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02057
n_activity=5953 dram_eff=0.2175
bk0: 76a 62459i bk1: 63a 62430i bk2: 89a 62517i bk3: 82a 62388i bk4: 83a 62399i bk5: 84a 62410i bk6: 92a 62079i bk7: 82a 62317i bk8: 114a 62765i bk9: 102a 62680i bk10: 74a 62483i bk11: 77a 62491i bk12: 77a 62520i bk13: 73a 62599i bk14: 51a 62638i bk15: 47a 62611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832817
Row_Buffer_Locality_read = 0.831754
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 2.310556
Bank_Level_Parallism_Col = 1.973648
Bank_Level_Parallism_Ready = 1.794595
write_to_read_ratio_blp_rw_average = 0.043978
GrpLevelPara = 1.692094 

BW Util details:
bwutil = 0.020572 
total_CMD = 62949 
util_bw = 1295 
Wasted_Col = 1678 
Wasted_Row = 788 
Idle = 59188 

BW Util Bottlenecks: 
RCDc_limit = 1908 
RCDWRc_limit = 27 
WTRc_limit = 28 
RTWc_limit = 134 
CCDLc_limit = 249 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 26 
RTWc_limit_alone = 119 

Commands details: 
total_CMD = 62949 
n_nop = 61323 
Read = 1266 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1292 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1295 
Row_Bus_Util =  0.006609 
CoL_Bus_Util = 0.020572 
Either_Row_CoL_Bus_Util = 0.025830 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.052276 
queue_avg = 0.296669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.296669
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61321 n_act=214 n_pre=198 n_ref_event=0 n_req=1307 n_rd=1289 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02078
n_activity=5804 dram_eff=0.2254
bk0: 93a 62360i bk1: 93a 62301i bk2: 91a 62153i bk3: 67a 62542i bk4: 78a 62411i bk5: 77a 62332i bk6: 86a 62254i bk7: 85a 62259i bk8: 111a 62748i bk9: 99a 62666i bk10: 81a 62546i bk11: 84a 62649i bk12: 81a 62429i bk13: 69a 62605i bk14: 49a 62606i bk15: 45a 62665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836266
Row_Buffer_Locality_read = 0.837083
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.383675
Bank_Level_Parallism_Col = 2.090364
Bank_Level_Parallism_Ready = 1.922783
write_to_read_ratio_blp_rw_average = 0.030798
GrpLevelPara = 1.697141 

BW Util details:
bwutil = 0.020779 
total_CMD = 62949 
util_bw = 1308 
Wasted_Col = 1620 
Wasted_Row = 833 
Idle = 59188 

BW Util Bottlenecks: 
RCDc_limit = 1897 
RCDWRc_limit = 36 
WTRc_limit = 14 
RTWc_limit = 75 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 13 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 62949 
n_nop = 61321 
Read = 1289 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 1307 
total_req = 1308 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 1308 
Row_Bus_Util =  0.006545 
CoL_Bus_Util = 0.020779 
Either_Row_CoL_Bus_Util = 0.025862 
Issued_on_Two_Bus_Simul_Util = 0.001462 
issued_two_Eff = 0.056511 
queue_avg = 0.261529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.261529
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61353 n_act=211 n_pre=195 n_ref_event=0 n_req=1276 n_rd=1261 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02035
n_activity=5819 dram_eff=0.2201
bk0: 85a 62451i bk1: 88a 62390i bk2: 73a 62395i bk3: 70a 62431i bk4: 91a 62235i bk5: 80a 62394i bk6: 87a 62413i bk7: 77a 62252i bk8: 97a 62741i bk9: 113a 62738i bk10: 85a 62455i bk11: 71a 62601i bk12: 73a 62670i bk13: 81a 62533i bk14: 46a 62646i bk15: 44a 62702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834639
Row_Buffer_Locality_read = 0.835052
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 2.184627
Bank_Level_Parallism_Col = 1.929279
Bank_Level_Parallism_Ready = 1.712724
write_to_read_ratio_blp_rw_average = 0.025460
GrpLevelPara = 1.638260 

BW Util details:
bwutil = 0.020350 
total_CMD = 62949 
util_bw = 1281 
Wasted_Col = 1642 
Wasted_Row = 928 
Idle = 59098 

BW Util Bottlenecks: 
RCDc_limit = 1907 
RCDWRc_limit = 27 
WTRc_limit = 23 
RTWc_limit = 35 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 20 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 62949 
n_nop = 61353 
Read = 1261 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 211 
n_pre = 195 
n_ref = 0 
n_req = 1276 
total_req = 1281 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1281 
Row_Bus_Util =  0.006450 
CoL_Bus_Util = 0.020350 
Either_Row_CoL_Bus_Util = 0.025354 
Issued_on_Two_Bus_Simul_Util = 0.001446 
issued_two_Eff = 0.057018 
queue_avg = 0.279051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.279051
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61218 n_act=238 n_pre=222 n_ref_event=0 n_req=1352 n_rd=1329 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02154
n_activity=6492 dram_eff=0.2089
bk0: 86a 62344i bk1: 115a 62295i bk2: 79a 62323i bk3: 95a 62272i bk4: 87a 62141i bk5: 82a 62404i bk6: 93a 62232i bk7: 77a 62454i bk8: 101a 62710i bk9: 113a 62698i bk10: 76a 62628i bk11: 81a 62482i bk12: 67a 62562i bk13: 85a 62327i bk14: 51a 62600i bk15: 41a 62682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823964
Row_Buffer_Locality_read = 0.824680
Row_Buffer_Locality_write = 0.782609
Bank_Level_Parallism = 2.177809
Bank_Level_Parallism_Col = 1.921695
Bank_Level_Parallism_Ready = 1.750737
write_to_read_ratio_blp_rw_average = 0.032039
GrpLevelPara = 1.624840 

BW Util details:
bwutil = 0.021541 
total_CMD = 62949 
util_bw = 1356 
Wasted_Col = 1870 
Wasted_Row = 1082 
Idle = 58641 

BW Util Bottlenecks: 
RCDc_limit = 2130 
RCDWRc_limit = 42 
WTRc_limit = 29 
RTWc_limit = 77 
CCDLc_limit = 225 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 26 
RTWc_limit_alone = 73 

Commands details: 
total_CMD = 62949 
n_nop = 61218 
Read = 1329 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 238 
n_pre = 222 
n_ref = 0 
n_req = 1352 
total_req = 1356 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 1356 
Row_Bus_Util =  0.007308 
CoL_Bus_Util = 0.021541 
Either_Row_CoL_Bus_Util = 0.027498 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.049105 
queue_avg = 0.268455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.268455
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61347 n_act=198 n_pre=182 n_ref_event=0 n_req=1298 n_rd=1289 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.02067
n_activity=5881 dram_eff=0.2212
bk0: 80a 62424i bk1: 88a 62390i bk2: 75a 62458i bk3: 87a 62365i bk4: 88a 62336i bk5: 78a 62524i bk6: 90a 62344i bk7: 93a 62271i bk8: 107a 62677i bk9: 119a 62698i bk10: 80a 62665i bk11: 77a 62624i bk12: 70a 62614i bk13: 73a 62554i bk14: 45a 62591i bk15: 39a 62674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847458
Row_Buffer_Locality_read = 0.848720
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.232326
Bank_Level_Parallism_Col = 1.962976
Bank_Level_Parallism_Ready = 1.789393
write_to_read_ratio_blp_rw_average = 0.029475
GrpLevelPara = 1.651330 

BW Util details:
bwutil = 0.020668 
total_CMD = 62949 
util_bw = 1301 
Wasted_Col = 1570 
Wasted_Row = 835 
Idle = 59243 

BW Util Bottlenecks: 
RCDc_limit = 1726 
RCDWRc_limit = 27 
WTRc_limit = 17 
RTWc_limit = 55 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 15 
RTWc_limit_alone = 55 

Commands details: 
total_CMD = 62949 
n_nop = 61347 
Read = 1289 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 198 
n_pre = 182 
n_ref = 0 
n_req = 1298 
total_req = 1301 

Dual Bus Interface Util: 
issued_total_row = 380 
issued_total_col = 1301 
Row_Bus_Util =  0.006037 
CoL_Bus_Util = 0.020668 
Either_Row_CoL_Bus_Util = 0.025449 
Issued_on_Two_Bus_Simul_Util = 0.001255 
issued_two_Eff = 0.049313 
queue_avg = 0.265771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.265771
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61252 n_act=233 n_pre=217 n_ref_event=0 n_req=1348 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02146
n_activity=6400 dram_eff=0.2111
bk0: 95a 62282i bk1: 98a 62308i bk2: 91a 62250i bk3: 81a 62438i bk4: 75a 62404i bk5: 85a 62370i bk6: 99a 62331i bk7: 95a 62130i bk8: 91a 62785i bk9: 124a 62716i bk10: 80a 62515i bk11: 74a 62615i bk12: 75a 62573i bk13: 71a 62615i bk14: 47a 62681i bk15: 41a 62719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827151
Row_Buffer_Locality_read = 0.826778
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 2.126631
Bank_Level_Parallism_Col = 1.799344
Bank_Level_Parallism_Ready = 1.467802
write_to_read_ratio_blp_rw_average = 0.034153
GrpLevelPara = 1.588197 

BW Util details:
bwutil = 0.021462 
total_CMD = 62949 
util_bw = 1351 
Wasted_Col = 1804 
Wasted_Row = 983 
Idle = 58811 

BW Util Bottlenecks: 
RCDc_limit = 2017 
RCDWRc_limit = 35 
WTRc_limit = 24 
RTWc_limit = 83 
CCDLc_limit = 231 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 24 
RTWc_limit_alone = 80 

Commands details: 
total_CMD = 62949 
n_nop = 61252 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 233 
n_pre = 217 
n_ref = 0 
n_req = 1348 
total_req = 1351 

Dual Bus Interface Util: 
issued_total_row = 450 
issued_total_col = 1351 
Row_Bus_Util =  0.007149 
CoL_Bus_Util = 0.021462 
Either_Row_CoL_Bus_Util = 0.026958 
Issued_on_Two_Bus_Simul_Util = 0.001652 
issued_two_Eff = 0.061285 
queue_avg = 0.249186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.249186
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61328 n_act=226 n_pre=210 n_ref_event=0 n_req=1277 n_rd=1265 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.02029
n_activity=6264 dram_eff=0.2039
bk0: 71a 62420i bk1: 84a 62283i bk2: 74a 62293i bk3: 86a 62407i bk4: 80a 62384i bk5: 73a 62379i bk6: 90a 62440i bk7: 70a 62493i bk8: 120a 62616i bk9: 103a 62759i bk10: 73a 62483i bk11: 82a 62534i bk12: 74a 62650i bk13: 79a 62617i bk14: 62a 62535i bk15: 44a 62534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823023
Row_Buffer_Locality_read = 0.824506
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.106367
Bank_Level_Parallism_Col = 1.843845
Bank_Level_Parallism_Ready = 1.606108
write_to_read_ratio_blp_rw_average = 0.031984
GrpLevelPara = 1.574705 

BW Util details:
bwutil = 0.020286 
total_CMD = 62949 
util_bw = 1277 
Wasted_Col = 1795 
Wasted_Row = 1027 
Idle = 58850 

BW Util Bottlenecks: 
RCDc_limit = 1988 
RCDWRc_limit = 32 
WTRc_limit = 26 
RTWc_limit = 86 
CCDLc_limit = 264 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 22 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 62949 
n_nop = 61328 
Read = 1265 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1277 
total_req = 1277 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1277 
Row_Bus_Util =  0.006926 
CoL_Bus_Util = 0.020286 
Either_Row_CoL_Bus_Util = 0.025751 
Issued_on_Two_Bus_Simul_Util = 0.001462 
issued_two_Eff = 0.056755 
queue_avg = 0.218574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.218574
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61315 n_act=226 n_pre=210 n_ref_event=0 n_req=1285 n_rd=1267 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02046
n_activity=5927 dram_eff=0.2173
bk0: 83a 62243i bk1: 83a 62425i bk2: 91a 62431i bk3: 64a 62481i bk4: 85a 62220i bk5: 70a 62460i bk6: 90a 62330i bk7: 88a 62292i bk8: 102a 62656i bk9: 109a 62781i bk10: 81a 62530i bk11: 81a 62530i bk12: 75a 62601i bk13: 73a 62549i bk14: 47a 62588i bk15: 45a 62758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824125
Row_Buffer_Locality_read = 0.823994
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 2.156046
Bank_Level_Parallism_Col = 1.808584
Bank_Level_Parallism_Ready = 1.393633
write_to_read_ratio_blp_rw_average = 0.038422
GrpLevelPara = 1.568363 

BW Util details:
bwutil = 0.020461 
total_CMD = 62949 
util_bw = 1288 
Wasted_Col = 1699 
Wasted_Row = 999 
Idle = 58963 

BW Util Bottlenecks: 
RCDc_limit = 1979 
RCDWRc_limit = 25 
WTRc_limit = 20 
RTWc_limit = 92 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 231 
WTRc_limit_alone = 17 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 62949 
n_nop = 61315 
Read = 1267 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1285 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1288 
Row_Bus_Util =  0.006926 
CoL_Bus_Util = 0.020461 
Either_Row_CoL_Bus_Util = 0.025958 
Issued_on_Two_Bus_Simul_Util = 0.001430 
issued_two_Eff = 0.055080 
queue_avg = 0.233157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.233157
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61317 n_act=232 n_pre=216 n_ref_event=0 n_req=1281 n_rd=1259 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02038
n_activity=6209 dram_eff=0.2066
bk0: 74a 62434i bk1: 83a 62310i bk2: 75a 62347i bk3: 86a 62522i bk4: 76a 62335i bk5: 86a 62272i bk6: 78a 62505i bk7: 73a 62410i bk8: 112a 62628i bk9: 99a 62740i bk10: 89a 62559i bk11: 75a 62706i bk12: 77a 62546i bk13: 76a 62398i bk14: 49a 62694i bk15: 51a 62657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818891
Row_Buffer_Locality_read = 0.821287
Row_Buffer_Locality_write = 0.681818
Bank_Level_Parallism = 2.142274
Bank_Level_Parallism_Col = 1.743405
Bank_Level_Parallism_Ready = 1.307093
write_to_read_ratio_blp_rw_average = 0.048647
GrpLevelPara = 1.540939 

BW Util details:
bwutil = 0.020382 
total_CMD = 62949 
util_bw = 1283 
Wasted_Col = 1732 
Wasted_Row = 907 
Idle = 59027 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 61 
WTRc_limit = 20 
RTWc_limit = 102 
CCDLc_limit = 258 
rwq = 0 
CCDLc_limit_alone = 252 
WTRc_limit_alone = 16 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 62949 
n_nop = 61317 
Read = 1259 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 232 
n_pre = 216 
n_ref = 0 
n_req = 1281 
total_req = 1283 

Dual Bus Interface Util: 
issued_total_row = 448 
issued_total_col = 1283 
Row_Bus_Util =  0.007117 
CoL_Bus_Util = 0.020382 
Either_Row_CoL_Bus_Util = 0.025926 
Issued_on_Two_Bus_Simul_Util = 0.001573 
issued_two_Eff = 0.060662 
queue_avg = 0.199034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.199034
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61267 n_act=224 n_pre=208 n_ref_event=0 n_req=1327 n_rd=1308 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02114
n_activity=6941 dram_eff=0.1918
bk0: 67a 62390i bk1: 98a 62149i bk2: 69a 62590i bk3: 79a 62492i bk4: 91a 62317i bk5: 99a 62348i bk6: 84a 62440i bk7: 80a 62367i bk8: 118a 62632i bk9: 101a 62793i bk10: 84a 62490i bk11: 83a 62592i bk12: 71a 62583i bk13: 72a 62486i bk14: 62a 62666i bk15: 50a 62693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831198
Row_Buffer_Locality_read = 0.834098
Row_Buffer_Locality_write = 0.631579
Bank_Level_Parallism = 1.969127
Bank_Level_Parallism_Col = 1.739753
Bank_Level_Parallism_Ready = 1.524418
write_to_read_ratio_blp_rw_average = 0.046031
GrpLevelPara = 1.538386 

BW Util details:
bwutil = 0.021144 
total_CMD = 62949 
util_bw = 1331 
Wasted_Col = 1862 
Wasted_Row = 1115 
Idle = 58641 

BW Util Bottlenecks: 
RCDc_limit = 1996 
RCDWRc_limit = 59 
WTRc_limit = 28 
RTWc_limit = 81 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 24 
RTWc_limit_alone = 78 

Commands details: 
total_CMD = 62949 
n_nop = 61267 
Read = 1308 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 1327 
total_req = 1331 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 1331 
Row_Bus_Util =  0.006863 
CoL_Bus_Util = 0.021144 
Either_Row_CoL_Bus_Util = 0.026720 
Issued_on_Two_Bus_Simul_Util = 0.001287 
issued_two_Eff = 0.048157 
queue_avg = 0.218335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.218335
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61255 n_act=235 n_pre=219 n_ref_event=0 n_req=1321 n_rd=1313 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.02102
n_activity=6497 dram_eff=0.2036
bk0: 75a 62487i bk1: 79a 62504i bk2: 81a 62375i bk3: 77a 62202i bk4: 90a 62291i bk5: 100a 62171i bk6: 78a 62397i bk7: 86a 62285i bk8: 113a 62757i bk9: 117a 62742i bk10: 84a 62636i bk11: 87a 62619i bk12: 78a 62427i bk13: 67a 62603i bk14: 43a 62646i bk15: 58a 62592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822104
Row_Buffer_Locality_read = 0.822544
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 2.122187
Bank_Level_Parallism_Col = 1.813140
Bank_Level_Parallism_Ready = 1.534392
write_to_read_ratio_blp_rw_average = 0.020139
GrpLevelPara = 1.588973 

BW Util details:
bwutil = 0.021017 
total_CMD = 62949 
util_bw = 1323 
Wasted_Col = 1810 
Wasted_Row = 1000 
Idle = 58816 

BW Util Bottlenecks: 
RCDc_limit = 2134 
RCDWRc_limit = 17 
WTRc_limit = 22 
RTWc_limit = 54 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 20 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 62949 
n_nop = 61255 
Read = 1313 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 235 
n_pre = 219 
n_ref = 0 
n_req = 1321 
total_req = 1323 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 1323 
Row_Bus_Util =  0.007212 
CoL_Bus_Util = 0.021017 
Either_Row_CoL_Bus_Util = 0.026911 
Issued_on_Two_Bus_Simul_Util = 0.001319 
issued_two_Eff = 0.048996 
queue_avg = 0.246708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.246708
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61345 n_act=213 n_pre=197 n_ref_event=0 n_req=1279 n_rd=1266 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02032
n_activity=6095 dram_eff=0.2098
bk0: 70a 62475i bk1: 73a 62443i bk2: 74a 62476i bk3: 79a 62434i bk4: 88a 62457i bk5: 83a 62245i bk6: 94a 62524i bk7: 74a 62312i bk8: 113a 62696i bk9: 110a 62743i bk10: 74a 62623i bk11: 87a 62613i bk12: 69a 62541i bk13: 82a 62423i bk14: 50a 62720i bk15: 46a 62611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833464
Row_Buffer_Locality_read = 0.834123
Row_Buffer_Locality_write = 0.769231
Bank_Level_Parallism = 2.084915
Bank_Level_Parallism_Col = 1.791374
Bank_Level_Parallism_Ready = 1.505082
write_to_read_ratio_blp_rw_average = 0.032258
GrpLevelPara = 1.596424 

BW Util details:
bwutil = 0.020318 
total_CMD = 62949 
util_bw = 1279 
Wasted_Col = 1676 
Wasted_Row = 943 
Idle = 59051 

BW Util Bottlenecks: 
RCDc_limit = 1877 
RCDWRc_limit = 27 
WTRc_limit = 28 
RTWc_limit = 66 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 25 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 62949 
n_nop = 61345 
Read = 1266 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 1279 
total_req = 1279 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 1279 
Row_Bus_Util =  0.006513 
CoL_Bus_Util = 0.020318 
Either_Row_CoL_Bus_Util = 0.025481 
Issued_on_Two_Bus_Simul_Util = 0.001350 
issued_two_Eff = 0.052993 
queue_avg = 0.219559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.219559
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61267 n_act=226 n_pre=210 n_ref_event=0 n_req=1320 n_rd=1298 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.02102
n_activity=6124 dram_eff=0.216
bk0: 89a 62463i bk1: 88a 62369i bk2: 100a 62229i bk3: 78a 62303i bk4: 86a 62385i bk5: 87a 62121i bk6: 87a 62426i bk7: 80a 62412i bk8: 101a 62666i bk9: 98a 62701i bk10: 75a 62718i bk11: 86a 62662i bk12: 70a 62537i bk13: 71a 62644i bk14: 47a 62551i bk15: 55a 62518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828788
Row_Buffer_Locality_read = 0.829738
Row_Buffer_Locality_write = 0.772727
Bank_Level_Parallism = 2.227031
Bank_Level_Parallism_Col = 1.900170
Bank_Level_Parallism_Ready = 1.630386
write_to_read_ratio_blp_rw_average = 0.049066
GrpLevelPara = 1.659762 

BW Util details:
bwutil = 0.021017 
total_CMD = 62949 
util_bw = 1323 
Wasted_Col = 1717 
Wasted_Row = 911 
Idle = 58998 

BW Util Bottlenecks: 
RCDc_limit = 1989 
RCDWRc_limit = 45 
WTRc_limit = 32 
RTWc_limit = 103 
CCDLc_limit = 227 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 29 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 62949 
n_nop = 61267 
Read = 1298 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1320 
total_req = 1323 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1323 
Row_Bus_Util =  0.006926 
CoL_Bus_Util = 0.021017 
Either_Row_CoL_Bus_Util = 0.026720 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.045779 
queue_avg = 0.218034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.218034
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61351 n_act=209 n_pre=193 n_ref_event=0 n_req=1293 n_rd=1267 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.02059
n_activity=6213 dram_eff=0.2086
bk0: 83a 62601i bk1: 80a 62453i bk2: 59a 62519i bk3: 100a 62344i bk4: 86a 62397i bk5: 98a 62249i bk6: 83a 62378i bk7: 66a 62238i bk8: 112a 62607i bk9: 105a 62710i bk10: 79a 62600i bk11: 88a 62505i bk12: 64a 62644i bk13: 74a 62483i bk14: 50a 62557i bk15: 40a 62716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838360
Row_Buffer_Locality_read = 0.838990
Row_Buffer_Locality_write = 0.807692
Bank_Level_Parallism = 2.189049
Bank_Level_Parallism_Col = 1.938159
Bank_Level_Parallism_Ready = 1.743056
write_to_read_ratio_blp_rw_average = 0.046381
GrpLevelPara = 1.650386 

BW Util details:
bwutil = 0.020588 
total_CMD = 62949 
util_bw = 1296 
Wasted_Col = 1645 
Wasted_Row = 931 
Idle = 59077 

BW Util Bottlenecks: 
RCDc_limit = 1794 
RCDWRc_limit = 44 
WTRc_limit = 39 
RTWc_limit = 100 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 211 
WTRc_limit_alone = 34 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 62949 
n_nop = 61351 
Read = 1267 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 209 
n_pre = 193 
n_ref = 0 
n_req = 1293 
total_req = 1296 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 1296 
Row_Bus_Util =  0.006386 
CoL_Bus_Util = 0.020588 
Either_Row_CoL_Bus_Util = 0.025386 
Issued_on_Two_Bus_Simul_Util = 0.001589 
issued_two_Eff = 0.062578 
queue_avg = 0.259813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.259813
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61285 n_act=216 n_pre=200 n_ref_event=0 n_req=1339 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02135
n_activity=5997 dram_eff=0.2241
bk0: 79a 62517i bk1: 73a 62389i bk2: 85a 62300i bk3: 95a 62437i bk4: 81a 62471i bk5: 78a 62440i bk6: 92a 62427i bk7: 91a 62383i bk8: 101a 62694i bk9: 110a 62711i bk10: 82a 62583i bk11: 81a 62542i bk12: 83a 62445i bk13: 82a 62431i bk14: 53a 62527i bk15: 51a 62601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838686
Row_Buffer_Locality_read = 0.838269
Row_Buffer_Locality_write = 0.863636
Bank_Level_Parallism = 2.175833
Bank_Level_Parallism_Col = 1.909651
Bank_Level_Parallism_Ready = 1.633929
write_to_read_ratio_blp_rw_average = 0.036904
GrpLevelPara = 1.622177 

BW Util details:
bwutil = 0.021351 
total_CMD = 62949 
util_bw = 1344 
Wasted_Col = 1679 
Wasted_Row = 941 
Idle = 58985 

BW Util Bottlenecks: 
RCDc_limit = 1871 
RCDWRc_limit = 26 
WTRc_limit = 38 
RTWc_limit = 104 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 35 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 62949 
n_nop = 61285 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1339 
total_req = 1344 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1344 
Row_Bus_Util =  0.006609 
CoL_Bus_Util = 0.021351 
Either_Row_CoL_Bus_Util = 0.026434 
Issued_on_Two_Bus_Simul_Util = 0.001525 
issued_two_Eff = 0.057692 
queue_avg = 0.300974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.300974
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61220 n_act=227 n_pre=211 n_ref_event=0 n_req=1390 n_rd=1368 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02211
n_activity=6641 dram_eff=0.2096
bk0: 85a 62494i bk1: 82a 62387i bk2: 84a 62374i bk3: 95a 62388i bk4: 90a 62345i bk5: 84a 62432i bk6: 97a 62173i bk7: 83a 62276i bk8: 117a 62675i bk9: 111a 62760i bk10: 82a 62566i bk11: 81a 62631i bk12: 84a 62448i bk13: 83a 62427i bk14: 54a 62525i bk15: 56a 62611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836691
Row_Buffer_Locality_read = 0.837719
Row_Buffer_Locality_write = 0.772727
Bank_Level_Parallism = 2.104994
Bank_Level_Parallism_Col = 1.861773
Bank_Level_Parallism_Ready = 1.677443
write_to_read_ratio_blp_rw_average = 0.050630
GrpLevelPara = 1.604067 

BW Util details:
bwutil = 0.022113 
total_CMD = 62949 
util_bw = 1392 
Wasted_Col = 1872 
Wasted_Row = 1041 
Idle = 58644 

BW Util Bottlenecks: 
RCDc_limit = 1973 
RCDWRc_limit = 44 
WTRc_limit = 22 
RTWc_limit = 148 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 18 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 62949 
n_nop = 61220 
Read = 1368 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1390 
total_req = 1392 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1392 
Row_Bus_Util =  0.006958 
CoL_Bus_Util = 0.022113 
Either_Row_CoL_Bus_Util = 0.027467 
Issued_on_Two_Bus_Simul_Util = 0.001604 
issued_two_Eff = 0.058415 
queue_avg = 0.271839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.271839
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61336 n_act=215 n_pre=199 n_ref_event=0 n_req=1273 n_rd=1261 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.02027
n_activity=6357 dram_eff=0.2007
bk0: 77a 62530i bk1: 75a 62481i bk2: 75a 62551i bk3: 75a 62525i bk4: 75a 62415i bk5: 82a 62427i bk6: 89a 62285i bk7: 95a 62097i bk8: 96a 62684i bk9: 118a 62683i bk10: 78a 62577i bk11: 79a 62595i bk12: 74a 62664i bk13: 70a 62590i bk14: 46a 62670i bk15: 57a 62541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831108
Row_Buffer_Locality_read = 0.832672
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.018344
Bank_Level_Parallism_Col = 1.798133
Bank_Level_Parallism_Ready = 1.550940
write_to_read_ratio_blp_rw_average = 0.045800
GrpLevelPara = 1.574490 

BW Util details:
bwutil = 0.020270 
total_CMD = 62949 
util_bw = 1276 
Wasted_Col = 1725 
Wasted_Row = 1033 
Idle = 58915 

BW Util Bottlenecks: 
RCDc_limit = 1909 
RCDWRc_limit = 33 
WTRc_limit = 21 
RTWc_limit = 115 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 233 
WTRc_limit_alone = 18 
RTWc_limit_alone = 115 

Commands details: 
total_CMD = 62949 
n_nop = 61336 
Read = 1261 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 215 
n_pre = 199 
n_ref = 0 
n_req = 1273 
total_req = 1276 

Dual Bus Interface Util: 
issued_total_row = 414 
issued_total_col = 1276 
Row_Bus_Util =  0.006577 
CoL_Bus_Util = 0.020270 
Either_Row_CoL_Bus_Util = 0.025624 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.047737 
queue_avg = 0.219972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.219972
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61343 n_act=206 n_pre=190 n_ref_event=0 n_req=1301 n_rd=1293 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02075
n_activity=6147 dram_eff=0.2125
bk0: 77a 62709i bk1: 96a 62313i bk2: 80a 62531i bk3: 91a 62343i bk4: 86a 62430i bk5: 78a 62257i bk6: 88a 62407i bk7: 76a 62319i bk8: 116a 62725i bk9: 101a 62716i bk10: 85a 62570i bk11: 81a 62605i bk12: 65a 62566i bk13: 75a 62524i bk14: 46a 62625i bk15: 52a 62554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.841660
Row_Buffer_Locality_read = 0.843001
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 2.210344
Bank_Level_Parallism_Col = 1.963432
Bank_Level_Parallism_Ready = 1.773354
write_to_read_ratio_blp_rw_average = 0.015206
GrpLevelPara = 1.670529 

BW Util details:
bwutil = 0.020747 
total_CMD = 62949 
util_bw = 1306 
Wasted_Col = 1546 
Wasted_Row = 899 
Idle = 59198 

BW Util Bottlenecks: 
RCDc_limit = 1753 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 229 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62949 
n_nop = 61343 
Read = 1293 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 206 
n_pre = 190 
n_ref = 0 
n_req = 1301 
total_req = 1306 

Dual Bus Interface Util: 
issued_total_row = 396 
issued_total_col = 1306 
Row_Bus_Util =  0.006291 
CoL_Bus_Util = 0.020747 
Either_Row_CoL_Bus_Util = 0.025513 
Issued_on_Two_Bus_Simul_Util = 0.001525 
issued_two_Eff = 0.059776 
queue_avg = 0.266200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.2662
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61250 n_act=225 n_pre=209 n_ref_event=0 n_req=1357 n_rd=1342 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02157
n_activity=6484 dram_eff=0.2094
bk0: 89a 62462i bk1: 80a 62552i bk2: 89a 62224i bk3: 87a 62489i bk4: 94a 62206i bk5: 91a 62237i bk6: 90a 62256i bk7: 95a 62385i bk8: 122a 62614i bk9: 114a 62633i bk10: 79a 62664i bk11: 73a 62661i bk12: 66a 62533i bk13: 74a 62624i bk14: 53a 62501i bk15: 46a 62654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834193
Row_Buffer_Locality_read = 0.836066
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.109707
Bank_Level_Parallism_Col = 1.863577
Bank_Level_Parallism_Ready = 1.701767
write_to_read_ratio_blp_rw_average = 0.039654
GrpLevelPara = 1.615535 

BW Util details:
bwutil = 0.021573 
total_CMD = 62949 
util_bw = 1358 
Wasted_Col = 1816 
Wasted_Row = 1019 
Idle = 58756 

BW Util Bottlenecks: 
RCDc_limit = 2002 
RCDWRc_limit = 42 
WTRc_limit = 10 
RTWc_limit = 67 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 8 
RTWc_limit_alone = 65 

Commands details: 
total_CMD = 62949 
n_nop = 61250 
Read = 1342 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 225 
n_pre = 209 
n_ref = 0 
n_req = 1357 
total_req = 1358 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 1358 
Row_Bus_Util =  0.006894 
CoL_Bus_Util = 0.021573 
Either_Row_CoL_Bus_Util = 0.026990 
Issued_on_Two_Bus_Simul_Util = 0.001477 
issued_two_Eff = 0.054738 
queue_avg = 0.253364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.253364
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61302 n_act=215 n_pre=199 n_ref_event=0 n_req=1308 n_rd=1267 n_rd_L2_A=0 n_write=0 n_wr_bk=46 bw_util=0.02086
n_activity=5980 dram_eff=0.2196
bk0: 84a 62463i bk1: 70a 62573i bk2: 87a 62471i bk3: 75a 62455i bk4: 75a 62410i bk5: 82a 62357i bk6: 86a 62380i bk7: 93a 62145i bk8: 102a 62674i bk9: 108a 62669i bk10: 89a 62543i bk11: 74a 62659i bk12: 76a 62550i bk13: 72a 62442i bk14: 47a 62532i bk15: 47a 62632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835627
Row_Buffer_Locality_read = 0.835043
Row_Buffer_Locality_write = 0.853659
Bank_Level_Parallism = 2.226076
Bank_Level_Parallism_Col = 1.938697
Bank_Level_Parallism_Ready = 1.660320
write_to_read_ratio_blp_rw_average = 0.061941
GrpLevelPara = 1.649251 

BW Util details:
bwutil = 0.020858 
total_CMD = 62949 
util_bw = 1313 
Wasted_Col = 1651 
Wasted_Row = 871 
Idle = 59114 

BW Util Bottlenecks: 
RCDc_limit = 1870 
RCDWRc_limit = 53 
WTRc_limit = 46 
RTWc_limit = 127 
CCDLc_limit = 253 
rwq = 0 
CCDLc_limit_alone = 242 
WTRc_limit_alone = 42 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 62949 
n_nop = 61302 
Read = 1267 
Write = 0 
L2_Alloc = 0 
L2_WB = 46 
n_act = 215 
n_pre = 199 
n_ref = 0 
n_req = 1308 
total_req = 1313 

Dual Bus Interface Util: 
issued_total_row = 414 
issued_total_col = 1313 
Row_Bus_Util =  0.006577 
CoL_Bus_Util = 0.020858 
Either_Row_CoL_Bus_Util = 0.026164 
Issued_on_Two_Bus_Simul_Util = 0.001271 
issued_two_Eff = 0.048573 
queue_avg = 0.275588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.275588
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62949 n_nop=61317 n_act=214 n_pre=198 n_ref_event=0 n_req=1295 n_rd=1277 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.02057
n_activity=6465 dram_eff=0.2003
bk0: 86a 62365i bk1: 69a 62585i bk2: 79a 62474i bk3: 80a 62406i bk4: 69a 62445i bk5: 77a 62432i bk6: 93a 62208i bk7: 76a 62369i bk8: 127a 62570i bk9: 107a 62711i bk10: 77a 62398i bk11: 76a 62644i bk12: 78a 62532i bk13: 79a 62530i bk14: 47a 62666i bk15: 57a 62570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834749
Row_Buffer_Locality_read = 0.835552
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 2.079554
Bank_Level_Parallism_Col = 1.813599
Bank_Level_Parallism_Ready = 1.606950
write_to_read_ratio_blp_rw_average = 0.056053
GrpLevelPara = 1.568823 

BW Util details:
bwutil = 0.020572 
total_CMD = 62949 
util_bw = 1295 
Wasted_Col = 1827 
Wasted_Row = 1001 
Idle = 58826 

BW Util Bottlenecks: 
RCDc_limit = 1953 
RCDWRc_limit = 36 
WTRc_limit = 35 
RTWc_limit = 129 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 29 
RTWc_limit_alone = 125 

Commands details: 
total_CMD = 62949 
n_nop = 61317 
Read = 1277 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 1295 
total_req = 1295 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 1295 
Row_Bus_Util =  0.006545 
CoL_Bus_Util = 0.020572 
Either_Row_CoL_Bus_Util = 0.025926 
Issued_on_Two_Bus_Simul_Util = 0.001191 
issued_two_Eff = 0.045956 
queue_avg = 0.253110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.25311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2515, Miss = 1060, Miss_rate = 0.421, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 2591, Miss = 1140, Miss_rate = 0.440, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 2593, Miss = 1118, Miss_rate = 0.431, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 2702, Miss = 1179, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2593, Miss = 1096, Miss_rate = 0.423, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2581, Miss = 1086, Miss_rate = 0.421, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2543, Miss = 1117, Miss_rate = 0.439, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2516, Miss = 1103, Miss_rate = 0.438, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 1115, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2574, Miss = 1115, Miss_rate = 0.433, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 2537, Miss = 1113, Miss_rate = 0.439, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 2545, Miss = 1113, Miss_rate = 0.437, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 2483, Miss = 1088, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 2433, Miss = 1078, Miss_rate = 0.443, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 2474, Miss = 1076, Miss_rate = 0.435, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 2571, Miss = 1124, Miss_rate = 0.437, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 2580, Miss = 1131, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 2517, Miss = 1156, Miss_rate = 0.459, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 2517, Miss = 1031, Miss_rate = 0.410, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 2522, Miss = 1086, Miss_rate = 0.431, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 2471, Miss = 1092, Miss_rate = 0.442, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 2524, Miss = 1113, Miss_rate = 0.441, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 2548, Miss = 1126, Miss_rate = 0.442, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 2607, Miss = 1119, Miss_rate = 0.429, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 2543, Miss = 1048, Miss_rate = 0.412, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 2479, Miss = 1105, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 2532, Miss = 1063, Miss_rate = 0.420, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 2429, Miss = 1036, Miss_rate = 0.427, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 2558, Miss = 1163, Miss_rate = 0.455, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 2619, Miss = 1130, Miss_rate = 0.431, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 2539, Miss = 1095, Miss_rate = 0.431, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 2566, Miss = 1124, Miss_rate = 0.438, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 2567, Miss = 1160, Miss_rate = 0.452, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[33]: Access = 2557, Miss = 1099, Miss_rate = 0.430, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 2475, Miss = 1095, Miss_rate = 0.442, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 2541, Miss = 1059, Miss_rate = 0.417, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 2511, Miss = 1124, Miss_rate = 0.448, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 2468, Miss = 1037, Miss_rate = 0.420, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 2554, Miss = 1086, Miss_rate = 0.425, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 2483, Miss = 1059, Miss_rate = 0.427, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 2516, Miss = 1094, Miss_rate = 0.435, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 2576, Miss = 1129, Miss_rate = 0.438, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 2518, Miss = 1114, Miss_rate = 0.442, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 2626, Miss = 1115, Miss_rate = 0.425, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 2572, Miss = 1083, Miss_rate = 0.421, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 2470, Miss = 1071, Miss_rate = 0.434, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 2547, Miss = 1106, Miss_rate = 0.434, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 2490, Miss = 1077, Miss_rate = 0.433, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 2607, Miss = 1109, Miss_rate = 0.425, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 2440, Miss = 1118, Miss_rate = 0.458, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 2462, Miss = 1089, Miss_rate = 0.442, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 2606, Miss = 1137, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 2584, Miss = 1170, Miss_rate = 0.453, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 2581, Miss = 1098, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 2466, Miss = 1075, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 2477, Miss = 1083, Miss_rate = 0.437, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2508, Miss = 1101, Miss_rate = 0.439, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 2572, Miss = 1091, Miss_rate = 0.424, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 2494, Miss = 1124, Miss_rate = 0.451, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 2509, Miss = 1142, Miss_rate = 0.455, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 2569, Miss = 1136, Miss_rate = 0.442, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 2628, Miss = 1065, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2495, Miss = 1083, Miss_rate = 0.434, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 2471, Miss = 1058, Miss_rate = 0.428, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 162266
L2_total_cache_misses = 70526
L2_total_cache_miss_rate = 0.4346
L2_total_cache_pending_hits = 289
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 289
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 885
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 23653
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 5499
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 132229
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 30037
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=132229
icnt_total_pkts_simt_to_mem=162266
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 157876
Req_Network_cycles = 107162
Req_Network_injected_packets_per_cycle =       1.4732 
Req_Network_conflicts_per_cycle =       0.3553
Req_Network_conflicts_per_cycle_util =       2.5251
Req_Bank_Level_Parallism =      10.4706
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0550
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0230

Reply_Network_injected_packets_num = 132229
Reply_Network_cycles = 107162
Reply_Network_injected_packets_per_cycle =        1.2339
Reply_Network_conflicts_per_cycle =        0.3175
Reply_Network_conflicts_per_cycle_util =       2.2766
Reply_Bank_Level_Parallism =       8.8477
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0255
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0154
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 37 sec (97 sec)
gpgpu_simulation_rate = 110820 (inst/sec)
gpgpu_simulation_rate = 1104 (cycle/sec)
gpgpu_silicon_slowdown = 1310688x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 18473
gpu_sim_insn = 4448428
gpu_ipc =     240.8070
gpu_tot_sim_cycle = 125635
gpu_tot_sim_insn = 15198030
gpu_tot_ipc =     120.9697
gpu_tot_issued_cta = 1664
gpu_occupancy = 31.9449% 
gpu_tot_occupancy = 23.6247% 
max_total_param_size = 0
gpu_stall_dramfull = 43310
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.3612
partiton_level_parallism_total  =       3.2212
partiton_level_parallism_util =      23.9679
partiton_level_parallism_util_total  =      15.9480
L2_BW  =     501.4984 GB/Sec
L2_BW_total  =     122.4731 GB/Sec
gpu_total_sim_rate=114270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14235, Miss = 6741, Miss_rate = 0.474, Pending_hits = 84, Reservation_fails = 450
	L1D_cache_core[1]: Access = 13893, Miss = 6541, Miss_rate = 0.471, Pending_hits = 79, Reservation_fails = 440
	L1D_cache_core[2]: Access = 11863, Miss = 5601, Miss_rate = 0.472, Pending_hits = 55, Reservation_fails = 303
	L1D_cache_core[3]: Access = 12102, Miss = 5755, Miss_rate = 0.476, Pending_hits = 48, Reservation_fails = 215
	L1D_cache_core[4]: Access = 12752, Miss = 5975, Miss_rate = 0.469, Pending_hits = 92, Reservation_fails = 448
	L1D_cache_core[5]: Access = 12586, Miss = 5882, Miss_rate = 0.467, Pending_hits = 70, Reservation_fails = 298
	L1D_cache_core[6]: Access = 12712, Miss = 6037, Miss_rate = 0.475, Pending_hits = 59, Reservation_fails = 479
	L1D_cache_core[7]: Access = 12645, Miss = 6035, Miss_rate = 0.477, Pending_hits = 54, Reservation_fails = 307
	L1D_cache_core[8]: Access = 12845, Miss = 6138, Miss_rate = 0.478, Pending_hits = 52, Reservation_fails = 419
	L1D_cache_core[9]: Access = 12491, Miss = 5938, Miss_rate = 0.475, Pending_hits = 55, Reservation_fails = 331
	L1D_cache_core[10]: Access = 13045, Miss = 6213, Miss_rate = 0.476, Pending_hits = 70, Reservation_fails = 389
	L1D_cache_core[11]: Access = 13713, Miss = 6565, Miss_rate = 0.479, Pending_hits = 74, Reservation_fails = 325
	L1D_cache_core[12]: Access = 12788, Miss = 6005, Miss_rate = 0.470, Pending_hits = 77, Reservation_fails = 462
	L1D_cache_core[13]: Access = 12199, Miss = 5740, Miss_rate = 0.471, Pending_hits = 66, Reservation_fails = 280
	L1D_cache_core[14]: Access = 12738, Miss = 5965, Miss_rate = 0.468, Pending_hits = 66, Reservation_fails = 221
	L1D_cache_core[15]: Access = 12565, Miss = 5889, Miss_rate = 0.469, Pending_hits = 63, Reservation_fails = 375
	L1D_cache_core[16]: Access = 17596, Miss = 8118, Miss_rate = 0.461, Pending_hits = 149, Reservation_fails = 579
	L1D_cache_core[17]: Access = 18049, Miss = 8320, Miss_rate = 0.461, Pending_hits = 177, Reservation_fails = 511
	L1D_cache_core[18]: Access = 18037, Miss = 8410, Miss_rate = 0.466, Pending_hits = 197, Reservation_fails = 737
	L1D_cache_core[19]: Access = 17499, Miss = 8155, Miss_rate = 0.466, Pending_hits = 204, Reservation_fails = 741
	L1D_cache_core[20]: Access = 17294, Miss = 7941, Miss_rate = 0.459, Pending_hits = 170, Reservation_fails = 665
	L1D_cache_core[21]: Access = 18760, Miss = 8643, Miss_rate = 0.461, Pending_hits = 185, Reservation_fails = 884
	L1D_cache_core[22]: Access = 17667, Miss = 8054, Miss_rate = 0.456, Pending_hits = 141, Reservation_fails = 719
	L1D_cache_core[23]: Access = 17070, Miss = 7926, Miss_rate = 0.464, Pending_hits = 167, Reservation_fails = 917
	L1D_cache_core[24]: Access = 17174, Miss = 7878, Miss_rate = 0.459, Pending_hits = 164, Reservation_fails = 834
	L1D_cache_core[25]: Access = 18018, Miss = 8300, Miss_rate = 0.461, Pending_hits = 167, Reservation_fails = 646
	L1D_cache_core[26]: Access = 17803, Miss = 8241, Miss_rate = 0.463, Pending_hits = 164, Reservation_fails = 1110
	L1D_cache_core[27]: Access = 17774, Miss = 8319, Miss_rate = 0.468, Pending_hits = 180, Reservation_fails = 775
	L1D_cache_core[28]: Access = 16946, Miss = 7840, Miss_rate = 0.463, Pending_hits = 167, Reservation_fails = 626
	L1D_cache_core[29]: Access = 18058, Miss = 8346, Miss_rate = 0.462, Pending_hits = 188, Reservation_fails = 852
	L1D_cache_core[30]: Access = 18313, Miss = 8379, Miss_rate = 0.458, Pending_hits = 171, Reservation_fails = 852
	L1D_cache_core[31]: Access = 17549, Miss = 8171, Miss_rate = 0.466, Pending_hits = 178, Reservation_fails = 1007
	L1D_cache_core[32]: Access = 17584, Miss = 8086, Miss_rate = 0.460, Pending_hits = 180, Reservation_fails = 900
	L1D_cache_core[33]: Access = 16789, Miss = 7807, Miss_rate = 0.465, Pending_hits = 173, Reservation_fails = 774
	L1D_cache_core[34]: Access = 16381, Miss = 7548, Miss_rate = 0.461, Pending_hits = 179, Reservation_fails = 767
	L1D_cache_core[35]: Access = 16930, Miss = 7740, Miss_rate = 0.457, Pending_hits = 159, Reservation_fails = 717
	L1D_cache_core[36]: Access = 16850, Miss = 7710, Miss_rate = 0.458, Pending_hits = 162, Reservation_fails = 754
	L1D_cache_core[37]: Access = 17297, Miss = 8070, Miss_rate = 0.467, Pending_hits = 154, Reservation_fails = 678
	L1D_cache_core[38]: Access = 16951, Miss = 7813, Miss_rate = 0.461, Pending_hits = 174, Reservation_fails = 431
	L1D_cache_core[39]: Access = 16723, Miss = 7799, Miss_rate = 0.466, Pending_hits = 182, Reservation_fails = 1002
	L1D_cache_core[40]: Access = 16855, Miss = 7771, Miss_rate = 0.461, Pending_hits = 181, Reservation_fails = 645
	L1D_cache_core[41]: Access = 17936, Miss = 8457, Miss_rate = 0.472, Pending_hits = 193, Reservation_fails = 890
	L1D_cache_core[42]: Access = 17047, Miss = 8002, Miss_rate = 0.469, Pending_hits = 174, Reservation_fails = 751
	L1D_cache_core[43]: Access = 17719, Miss = 8219, Miss_rate = 0.464, Pending_hits = 151, Reservation_fails = 986
	L1D_cache_core[44]: Access = 17058, Miss = 7796, Miss_rate = 0.457, Pending_hits = 163, Reservation_fails = 872
	L1D_cache_core[45]: Access = 17984, Miss = 8390, Miss_rate = 0.467, Pending_hits = 218, Reservation_fails = 970
	L1D_cache_core[46]: Access = 17083, Miss = 7984, Miss_rate = 0.467, Pending_hits = 212, Reservation_fails = 1016
	L1D_cache_core[47]: Access = 17729, Miss = 8305, Miss_rate = 0.468, Pending_hits = 211, Reservation_fails = 1169
	L1D_cache_core[48]: Access = 14291, Miss = 6652, Miss_rate = 0.465, Pending_hits = 145, Reservation_fails = 488
	L1D_cache_core[49]: Access = 15017, Miss = 6904, Miss_rate = 0.460, Pending_hits = 153, Reservation_fails = 740
	L1D_cache_core[50]: Access = 15164, Miss = 7029, Miss_rate = 0.464, Pending_hits = 160, Reservation_fails = 765
	L1D_cache_core[51]: Access = 14735, Miss = 6829, Miss_rate = 0.463, Pending_hits = 155, Reservation_fails = 653
	L1D_cache_core[52]: Access = 14548, Miss = 6641, Miss_rate = 0.456, Pending_hits = 135, Reservation_fails = 554
	L1D_cache_core[53]: Access = 14611, Miss = 6833, Miss_rate = 0.468, Pending_hits = 152, Reservation_fails = 786
	L1D_cache_core[54]: Access = 14014, Miss = 6588, Miss_rate = 0.470, Pending_hits = 145, Reservation_fails = 554
	L1D_cache_core[55]: Access = 14684, Miss = 6868, Miss_rate = 0.468, Pending_hits = 157, Reservation_fails = 663
	L1D_cache_core[56]: Access = 14955, Miss = 7004, Miss_rate = 0.468, Pending_hits = 187, Reservation_fails = 860
	L1D_cache_core[57]: Access = 14101, Miss = 6407, Miss_rate = 0.454, Pending_hits = 140, Reservation_fails = 716
	L1D_cache_core[58]: Access = 13714, Miss = 6376, Miss_rate = 0.465, Pending_hits = 143, Reservation_fails = 679
	L1D_cache_core[59]: Access = 13627, Miss = 6304, Miss_rate = 0.463, Pending_hits = 147, Reservation_fails = 578
	L1D_cache_core[60]: Access = 14355, Miss = 6759, Miss_rate = 0.471, Pending_hits = 173, Reservation_fails = 856
	L1D_cache_core[61]: Access = 15837, Miss = 7455, Miss_rate = 0.471, Pending_hits = 184, Reservation_fails = 808
	L1D_cache_core[62]: Access = 14738, Miss = 6930, Miss_rate = 0.470, Pending_hits = 182, Reservation_fails = 768
	L1D_cache_core[63]: Access = 14061, Miss = 6483, Miss_rate = 0.461, Pending_hits = 166, Reservation_fails = 884
	L1D_cache_core[64]: Access = 9645, Miss = 4662, Miss_rate = 0.483, Pending_hits = 45, Reservation_fails = 332
	L1D_cache_core[65]: Access = 10008, Miss = 4853, Miss_rate = 0.485, Pending_hits = 44, Reservation_fails = 214
	L1D_cache_core[66]: Access = 9793, Miss = 4686, Miss_rate = 0.479, Pending_hits = 40, Reservation_fails = 392
	L1D_cache_core[67]: Access = 10685, Miss = 5135, Miss_rate = 0.481, Pending_hits = 71, Reservation_fails = 323
	L1D_cache_core[68]: Access = 10462, Miss = 4960, Miss_rate = 0.474, Pending_hits = 50, Reservation_fails = 325
	L1D_cache_core[69]: Access = 9591, Miss = 4574, Miss_rate = 0.477, Pending_hits = 47, Reservation_fails = 253
	L1D_cache_core[70]: Access = 10675, Miss = 5115, Miss_rate = 0.479, Pending_hits = 46, Reservation_fails = 344
	L1D_cache_core[71]: Access = 10371, Miss = 4979, Miss_rate = 0.480, Pending_hits = 43, Reservation_fails = 298
	L1D_cache_core[72]: Access = 10032, Miss = 4846, Miss_rate = 0.483, Pending_hits = 45, Reservation_fails = 210
	L1D_cache_core[73]: Access = 9972, Miss = 4795, Miss_rate = 0.481, Pending_hits = 54, Reservation_fails = 292
	L1D_cache_core[74]: Access = 10573, Miss = 5092, Miss_rate = 0.482, Pending_hits = 46, Reservation_fails = 271
	L1D_cache_core[75]: Access = 9924, Miss = 4802, Miss_rate = 0.484, Pending_hits = 41, Reservation_fails = 318
	L1D_cache_core[76]: Access = 10337, Miss = 4904, Miss_rate = 0.474, Pending_hits = 48, Reservation_fails = 228
	L1D_cache_core[77]: Access = 9466, Miss = 4574, Miss_rate = 0.483, Pending_hits = 47, Reservation_fails = 304
	L1D_cache_core[78]: Access = 11398, Miss = 5393, Miss_rate = 0.473, Pending_hits = 47, Reservation_fails = 287
	L1D_cache_core[79]: Access = 9980, Miss = 4773, Miss_rate = 0.478, Pending_hits = 56, Reservation_fails = 291
	L1D_total_cache_accesses = 1159059
	L1D_total_cache_misses = 541763
	L1D_total_cache_miss_rate = 0.4674
	L1D_total_cache_pending_hits = 9993
	L1D_total_cache_reservation_fails = 47553
	L1D_cache_data_port_util = 0.237
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 548421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 159768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 172534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9961
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 890684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 268375

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1091, 872, 1087, 929, 863, 683, 793, 772, 763, 878, 1122, 928, 788, 1014, 927, 1046, 528, 529, 689, 939, 767, 676, 675, 431, 829, 696, 482, 638, 360, 348, 651, 288, 
gpgpu_n_tot_thrd_icount = 15198030
gpgpu_n_tot_w_icount = 1803698
gpgpu_n_stall_shd_mem = 246952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 332302
gpgpu_n_mem_write_global = 72395
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 221497
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:678213	W0_Idle:2127274	W0_Scoreboard:6738763	W1:451783	W2:215623	W3:150363	W4:120443	W5:91846	W6:61325	W7:42890	W8:26597	W9:19983	W10:16700	W11:17686	W12:19752	W13:23778	W14:23935	W15:27311	W16:24661	W17:20564	W18:15430	W19:9180	W20:6511	W21:3067	W22:1698	W23:880	W24:433	W25:404	W26:619	W27:820	W28:856	W29:776	W30:1132	W31:2165	W32:267339
single_issue_nums: WS0:449441	WS1:449107	WS2:450447	WS3:454703	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2658416 {8:332302,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3206328 {40:65448,72:5314,104:509,136:1124,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13292080 {40:332302,}
maxmflatency = 2029 
max_icnt2mem_latency = 925 
maxmrqlatency = 1636 
max_icnt2sh_latency = 176 
averagemflatency = 320 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 7 
mrq_lat_table:10324 	30509 	7003 	8446 	10854 	18699 	15824 	10032 	5100 	792 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	209476 	77556 	35711 	9559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17175 	25765 	10738 	213533 	61820 	37707 	22326 	12027 	3606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	235264 	44331 	21132 	13527 	9331 	7644 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	53 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        31        29        33        53        33        32        64        64        36        40        38        65        34        38 
dram[1]:        49        61        28        31        50        43        32        26        76        64        33        33        51        37        33        28 
dram[2]:        33        42        28        31        35        45        26        28        64        64        32        35        32        48        44        34 
dram[3]:        35        32        29        31        41        42        27        33        64        67        34        37        49        35        26        31 
dram[4]:        30        29        35        31        45        44        31        34        64        73        29        35        55        26        35        29 
dram[5]:        37        42        32        30        48        49        31        28        73        64        40        37        45        77        34        31 
dram[6]:        65        37        28        29        41        44        32        29        77        64        32        36        67        38        42        33 
dram[7]:        39        41        35        31        45        48        36        33        64        64        32        29        27        48        28        34 
dram[8]:        30        48        32        30        44        51        27        26        68        73        32        46        57        40        43        35 
dram[9]:        41        52        27        34        44        53        29        39        64        64        33        37       111        31        36        38 
dram[10]:        31        37        30        36        45        43        30        30        64        64        32        33        37        36        41        33 
dram[11]:        53        49        31        34        46        45        31        30        70        64        39        37        35        62        31        35 
dram[12]:        45        38        34        30        49        41        29        28        82        64        36        37        44        78        27        35 
dram[13]:        32        45        28        35        37        49        25        29        64        64        34        32        30        46        35        30 
dram[14]:        51        48        31        30        46        47        29        30        64        64        36        28        32        77        28        34 
dram[15]:        49        40        30        29        46        51        30        30        64        64        34        33        30        35        35        37 
dram[16]:        43        42        25        30        46        46        30        33        70        64        31        36        32        66        33        39 
dram[17]:        51        42        39        29        45        45        28        34        64        64        38        27        37        37        26        36 
dram[18]:        49        44        29        31        40        47        30        30        64        64        33        36        42        60        35        41 
dram[19]:        40        47        36        28        40        44        29        29        73        64        31        37        27        50        35        25 
dram[20]:        48        37        31        32        47        44        26        28        64        64        38        40        48        37        32        34 
dram[21]:        41        50        34        29        41        44        32        35        64        64        31        34        27        67        33        28 
dram[22]:        51        47        36        28        41        46        28        32        64        64        37        32        32        43        35        26 
dram[23]:        44        42        30        33        48        41        39        31        64        79        34        41        33        40        39        28 
dram[24]:        44        40        32        35        42        47        32        32        64        64        42        34        50        53        34        33 
dram[25]:        40        57        30        30        43        44        32        36        64        64        40        36        71        31        34        31 
dram[26]:        44        52        33        28        47        54        36        31        64        64        38        35        52        38        29        32 
dram[27]:        41        40        28        32        44        38        32        31        65        64        39        34        68        41        34        30 
dram[28]:        46        41        30        32        44        36        28        30        64        78        29        35        49        44        32        30 
dram[29]:        45        44        27        28        53        39        31        32        64        64        32        40        55        31        27        38 
dram[30]:        39        51        32        29        40        47        30        30        64        65        28        44        34        51        34        32 
dram[31]:        49        40        35        31        48        43        27        30        64        64        35        38        29        31        35        33 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      6187 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  7.233333  6.238806  5.903226  5.400000  5.142857  6.705883  6.225806  6.785714 12.520000 21.733334  6.888889  5.160000 11.347826  9.206897  5.045455  5.526316 
dram[1]:  7.014493  7.906250  5.750000  5.617647  5.780488  6.108108  4.725000  6.333333 15.714286 16.578947  7.157895  5.863636  9.586206  7.625000  5.888889  6.466667 
dram[2]:  6.042253  5.243590  6.379310  5.666667  5.500000  6.875000  5.000000  6.962963 15.368421 14.761905  6.285714  6.526316  9.392858  8.965517  5.400000  6.062500 
dram[3]:  6.324324  6.256757  6.125000  7.153846  5.450000  5.139535  6.187500  5.285714 13.652174 19.705883  5.761905  6.894737  7.222222  9.851851  5.388889  6.500000 
dram[4]:  5.500000  5.415585  5.500000  4.897436  6.562500  6.457143  6.125000  6.851852 10.931034 20.000000  8.857142  6.190476  7.171429  7.818182  4.434783  4.882353 
dram[5]:  6.250000  6.575343  6.062500  7.692307  7.689655  6.875000  6.620690  5.078948 13.869565 17.052631  7.588235  7.277778  7.914286  7.909091  5.777778  5.529412 
dram[6]:  6.626866  9.104167  5.222222  5.457143  4.888889  5.071429  5.906250  6.482759 20.866667 18.529411  6.684210  7.444445  8.312500  8.206897  7.571429  5.200000 
dram[7]:  6.397059  6.909091  5.108108  5.222222  6.636364  4.695652  4.871795  5.606061 12.120000 24.615385  6.684210  7.588235  6.756757  8.225806  5.526316  5.555555 
dram[8]:  5.129412  6.765625  5.111111  8.391304  5.810811  6.264706  5.444445  4.547619 26.076923 24.307692  7.105263  6.285714 10.913043  9.461538  8.333333  6.000000 
dram[9]:  6.310811  6.306667  5.657143  4.800000  6.257143  6.157895  5.250000  4.897436 21.133333 18.411764  8.187500  8.642858 12.142858  7.454545  5.555555  4.900000 
dram[10]:  6.582089  5.831169  5.078948  6.137931  5.621622  5.090909  5.351351  5.333333 20.466667 16.142857  4.888889  5.954545  7.486486  9.800000  5.764706  6.533333 
dram[11]:  5.935897  5.851351  5.781250  5.685714  7.366667  6.171429  4.534883  5.081081 24.923077 17.263159  6.190476  5.520000  8.242424 12.952381  4.545455  4.800000 
dram[12]:  5.947369  5.985507  4.348837  6.266667  6.138889  5.970588  4.891892  5.757576 18.000000 20.133333  7.411765 10.076923  8.900000 11.136364  4.600000  6.312500 
dram[13]:  6.603175  7.047619  4.650000  5.575758  5.909091  6.228571  5.457143  4.227273 15.526316 15.238095  5.608696  6.263158 12.050000  8.925926  5.882353  5.750000 
dram[14]:  5.934210  7.666667  4.794872  5.243243  5.837838  5.414634  5.937500  7.840000 20.333334 22.133333  7.055555  5.681818  9.111111  8.896552  5.050000  5.529412 
dram[15]:  6.469697  7.093750  6.724138  6.551724  5.447369  6.906250  5.400000  4.897436 15.684211 21.000000  7.411765  7.352941  6.435897 10.400000  3.846154  5.050000 
dram[16]:  6.068493  7.593220  4.404762  6.807693  5.404762  6.027778  5.485714  4.974359 16.210526 15.000000  5.727273  6.578948 10.230769  8.758620  5.000000  6.058824 
dram[17]:  6.147059  6.661539  4.743590  6.379310  6.028572  5.552631  5.741935  5.270270 17.052631 22.200001  5.652174  6.833333 10.000000  8.666667  4.727273  5.315790 
dram[18]:  6.661539  5.918919  5.848485  4.675676  5.050000  5.833333  5.382353  4.800000 14.473684 12.200000  6.000000  5.333333 11.260870  8.064516  5.222222  7.066667 
dram[19]:  6.287879  5.756410  4.794872  6.187500  5.358974  6.083333  5.277778  5.500000 13.043478 20.933332  6.684210  9.692307  9.880000  7.878788  5.611111  4.681818 
dram[20]:  6.400000  5.301205  7.560000  6.310345  6.027778  6.676471  5.352941  5.848485 16.736841 14.523809  5.869565  7.705883  9.037037  6.405406  6.176471  7.846154 
dram[21]:  5.666667  6.257143  4.825000  4.775000  5.268293  5.971428  4.804878  4.571429 14.523809 18.823530  8.375000  8.375000  6.292683  9.923077  5.142857  6.058824 
dram[22]:  5.543210  7.118644  5.342857  6.100000  5.864865  5.425000  6.892857  5.194445 15.842105 15.947369  6.350000  6.842105  8.151515  7.058824  6.466667  5.388889 
dram[23]:  6.454545  7.063492  4.875000  5.628572  6.606061  5.119048  4.800000  5.571429 14.666667 16.380953  7.294117 10.076923  8.093750  9.407408  5.157895  4.952381 
dram[24]:  7.393443  7.046875  5.558824  4.925000  5.200000  5.476191  6.193548  5.027778 13.652174 20.666666  7.764706  6.333333  8.387096  7.787879  4.217391  6.333333 
dram[25]:  6.283582  7.423729  4.756098  6.156250  4.738095  7.000000  6.678571  5.342857 27.909090 14.952381  7.588235  7.705883  9.413794 11.380953  4.809524  5.529412 
dram[26]:  6.211267  5.886076  5.371428  5.657143  6.812500  6.705883  4.604651  6.758621 28.727272 19.352942  6.550000  6.888889  8.090909  9.666667  4.454545  5.647059 
dram[27]:  6.442857  6.382353  6.433333  5.606061  6.027778  6.833333  5.781250  6.125000 15.684211 17.705883  7.176471  7.411765 10.120000 10.148149  5.875000  5.823529 
dram[28]:  6.200000  5.705128  6.777778  5.277778  6.393939  4.160000  6.714286  4.642857 16.368422 12.320000  6.736842  7.411765  8.468750  6.275000  4.550000  5.444445 
dram[29]:  7.209677  7.966102  4.348837  7.153846  6.263158  4.822222  5.935484  7.074074 13.347826 14.714286  7.937500  6.894737  7.457143  8.451612  4.318182  5.157895 
dram[30]:  7.262295  8.113208  6.218750  5.294117  4.521739  5.641026  6.620690  5.647059 17.705883 14.478261  6.350000  8.533334  7.843750  8.187500  4.800000  5.000000 
dram[31]:  6.397260  6.590909  5.843750  5.361111  5.512821  5.882353  5.441176  5.441176 18.058823 18.058823  4.448276  8.266666  9.800000  8.965517  6.333333  5.941176 
average row locality = 117585/16646 = 7.063859
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       215       183       189       216       228       193       190       145       161       124       128       145       145       108       104 
dram[1]:       227       231       184       191       237       226       189       190       164       157       136       129       147       140       105        97 
dram[2]:       212       212       185       187       209       220       200       188       142       162       132       123       139       138       107        97 
dram[3]:       216       233       196       186       218       221       198       185       153       162       121       131       140       147        96       101 
dram[4]:       211       218       187       191       210       226       196       185       145       166       124       129       135       134        99        82 
dram[5]:       203       224       194       200       223       220       192       193       154       164       126       131       146       144       104        93 
dram[6]:       220       203       188       191       220       213       189       188       147       147       126       133       139       138       106       104 
dram[7]:       206       215       189       188       219       216       190       185       157       156       126       128       138       141       101        97 
dram[8]:       227       224       184       193       215       213       196       191       149       168       135       132       139       144        98        90 
dram[9]:       224       214       198       192       219       234       189       191       149       163       131       121       138       141       100        97 
dram[10]:       218       223       193       178       208       224       198       192       148       155       132       131       143       143        98        98 
dram[11]:       219       209       185       199       221       216       195       188       160       148       129       134       148       143        96        95 
dram[12]:       233       197       187       188       221       203       181       190       158       142       126       131       150       134        90       100 
dram[13]:       199       219       186       184       195       218       191       186       133       155       129       119       140       140        98        91 
dram[14]:       208       232       187       194       216       222       190       196       149       156       127       125       139       134        94        92 
dram[15]:       207       217       195       190       207       221       189       191       155       165       126       125       141       143        96        98 
dram[16]:       227       212       185       177       227       217       192       194       139       152       125       122       145       134        93       102 
dram[17]:       215       215       185       185       211       211       178       195       163       155       130       123       143       144       103       101 
dram[18]:       208       219       193       173       202       210       183       192       138       154       124       128       137       146        92       103 
dram[19]:       200       220       187       198       209       219       190       187       147       151       125       122       130       144        98       101 
dram[20]:       201       217       189       183       217       227       182       193       158       148       134       131       143       138       104       101 
dram[21]:       207       216       193       191       216       209       197       192       157       157       134       134       143       139       104        98 
dram[22]:       219       214       187       183       217       217       193       187       151       141       127       130       133       134        96        97 
dram[23]:       226       214       195       197       218       215       192       195       147       152       121       128       142       137        96       100 
dram[24]:       225       210       189       197       208       230       192       181       150       143       131       129       136       143        95        95 
dram[25]:       212       208       195       197       199       210       187       187       151       156       128       131       137       140        95        94 
dram[26]:       220       219       188       198       218       228       198       196       146       164       128       123       146       148        98        96 
dram[27]:       222       208       193       185       217       205       185       196       140       146       122       126       142       145        92        97 
dram[28]:       218       226       183       190       211       208       188       195       159       152       126       126       138       144        91        97 
dram[29]:       223       216       187       186       238       217       184       191       171       152       127       131       143       143        94        97 
dram[30]:       204       210       199       180       208       220       192       192       139       169       126       126       135       143        94        93 
dram[31]:       216       204       187       193       215       200       185       185       161       146       128       122       145       150        93       100 
total dram reads = 85162
bank skew: 238/82 = 2.90
chip skew: 2750/2583 = 1.06
number of total write accesses:
dram[0]:       252       229         0         0         0         0         0         0       255       250         0         1       121       136         3         1 
dram[1]:       275       305         0         0         0         0         0         0       264       264         0         0       144       110         1         0 
dram[2]:       232       212         0         0         0         0         0         0       220       225         0         1       133       133         1         0 
dram[3]:       283       253         0         0         0         0         0         0       254       264         0         0       131       129         1         3 
dram[4]:       251       222         0         0         0         0         0         0       262       274         0         1       123       136         3         1 
dram[5]:       245       283         0         0         0         0         0         0       262       263         3         0       143       126         0         1 
dram[6]:       247       260         0         0         0         0         0         0       271       238         1         1       137       107         0         0 
dram[7]:       248       265         0         0         0         0         0         0       240       270         1         1       125       118         4         3 
dram[8]:       236       226         0         0         0         0         0         0       303       234         0         0       120       115         2         0 
dram[9]:       269       287         0         0         0         0         0         0       255       242         0         0       132       112         0         1 
dram[10]:       244       240         0         0         0         0         0         0       259       272         0         0       140       113         0         0 
dram[11]:       264       246         0         0         0         0         0         0       267       290         1         5       135       144         4         1 
dram[12]:       243       235         0         0         0         0         0         0       224       247         0         0       127       122         2         1 
dram[13]:       242       252         0         0         0         0         0         0       260       235         0         0       108       107         2         1 
dram[14]:       273       289         0         0         0         0         0         0       260       273         0         0       116       135         7         2 
dram[15]:       247       256         0         0         0         0         0         0       241       250         0         0       117       131         5         3 
dram[16]:       238       265         0         0         0         0         0         0       243       257         1         3       131       131         2         1 
dram[17]:       229       246         0         0         0         0         0         0       258       284         0         0       110       128         1         0 
dram[18]:       253       244         0         0         0         0         0         0       209       238         2         0       131       117         2         3 
dram[19]:       235       255         0         0         0         0         0         0       249       230         2         4       127       120         3         2 
dram[20]:       238       245         0         0         0         0         0         0       237       257         1         0       108       108         1         1 
dram[21]:       258       253         0         0         0         0         0         0       235       273         0         0       125       132         5         6 
dram[22]:       262       238         0         0         0         0         0         0       235       262         0         0       147       118         1         0 
dram[23]:       225       256         0         0         0         0         0         0       246       286         3         4       127       132         2         5 
dram[24]:       250       259         0         0         0         0         0         0       255       240         1         5       137       126         2         0 
dram[25]:       227       265         0         0         0         0         0         0       258       253         1         0       138       111         7         0 
dram[26]:       249       270         0         0         0         0         0         0       273       273         3         1       128       123         0         0 
dram[27]:       258       249         0         0         0         0         0         0       253       240         0         0       120       140         3         2 
dram[28]:       236       239         0         0         0         0         0         0       238       264         2         0       141       114         0         1 
dram[29]:       249       286         0         0         0         0         0         0       196       258         0         0       124       132         1         1 
dram[30]:       265       245         0         0         0         0         0         0       268       276         1         2       124       126         2         2 
dram[31]:       261       259         0         0         0         0         0         0       238       243         1         2       105       113         2         1 
total dram writes = 40518
min_bank_accesses = 0!
chip skew: 1363/1157 = 1.18
average mf latency per bank:
dram[0]:        313       317       679       727       732       680       737       820       355       325      6548      6225       316       302       622       628
dram[1]:        318       313       742       718       709       703       785       864       320       314      6353      6676       280       347       633       572
dram[2]:        350       353       702       707       714       709       741       847       359       338      6376      6653       292       306       668       642
dram[3]:        313       390       701       705       695       725       767       836       349       324      6876      6265       265       326       551       553
dram[4]:        382       357       652       752       699       695       773       861       326       309      6933      6459       275       278       651       649
dram[5]:        431       311       686       786       722       695       893       783       325       298      6556      6305       262       329       658       680
dram[6]:        368       308       670       684       618       653       776       827       317       329      5963      5773       237       315       640       583
dram[7]:        315       298       606       659       627       677       720       762       326       312      5718      5704       275       292       574       551
dram[8]:        361       353       781       711       731       754       798       822       312       368      6494      6397       337       308       599       619
dram[9]:        304       288       744       728       653       667       774       839       338       357      6387      6780       303       326       574       658
dram[10]:        373       343       720       730       654       677       831       793       328       320      6079      6179       273       330       664       667
dram[11]:        311       333       786       803       667       693       812       800       324       308      6587      6184       287       285       603       655
dram[12]:        319       284       658       694       619       712       747       805       366       337      6072      6071       267       274       576       610
dram[13]:        301       292       670       652       653       696       714       789       340       338      5622      6210       302       312       609       623
dram[14]:        294       266       746       724       671       735       739       902       343       323      6443      6562       314       258       578       668
dram[15]:        320       313       731       750       631       751       764       821       331       318      6510      6411       312       289       575       606
dram[16]:        343       304       652       642       706       647       737       753       357       327      6359      6381       270       278       584       600
dram[17]:        345       337       670       628       712       655       746       750       337       315      6173      6503       301       279       547       646
dram[18]:        327       341       631       637       614       669       792       775       390       349      6224      6047       283       287       589       635
dram[19]:        330       311       687       625       699       664       772       752       340       368      6060      6155       271       297       571       592
dram[20]:        335       335       818       604       643       649       807       867       361       338      5988      6341       309       316       565       635
dram[21]:        310       360       675       632       654       646       731       853       343       324      6084      5834       299       299       543       563
dram[22]:        310       341       718       639       643       661       757       820       355       331      6229      6089       257       284       553       580
dram[23]:        362       332       694       634       630       627       781       782       361       329      6766      6438       277       296       589       578
dram[24]:        390       321       876       714       707       734       826       834       337       343      6516      6330       294       323       655       646
dram[25]:        321       273       766       644       652       724       822       743       338       333      5882      5786       279       283       554       583
dram[26]:        344       292       730       761       731       705       753       795       312       310      6243      6351       279       307       577       583
dram[27]:        310       303       724       683       722       698       695       727       330       332      6402      6117       304       264       620       532
dram[28]:        340       338       690       708       710       732       758       817       338       340      6546      6495       300       300       634       589
dram[29]:        303       282       707       756       633       685       732       701       364       324      6092      5786       301       279       572       590
dram[30]:        289       286       704       726       716       714       688       757       329       319      6409      6217       317       282       630       590
dram[31]:        300       297       712       703       713       718       716       761       350       347      6014      6124       366       297       618       630
maximum mf latency per bank:
dram[0]:       1568      1694      1415      1530      1482      1564      1625      1644      1763       955      1028       975      1419      2013      1376      1271
dram[1]:       1774      1718      1654      1593      1604      1546      1674      1635      1625      1268      1030      1007      1778      1766      1573      1155
dram[2]:       1542      1639      1591      1602      1469      1640      1514      1541      1486      1341      1048       944      1401      1365      1518      1266
dram[3]:       1624      1881      1619      1593      1521      1561      1552      1621      1702      1330      1074       948      1199      1727      1539      1162
dram[4]:       1901      1962      1708      1590      1444      1538      1631      1625      1453      1018      1129      1125      1382      1354      1448      1413
dram[5]:       1979      2029      1861      1775      1741      1674      1866      1717      1741      1083      1130      1130      1188      1268      1562      1616
dram[6]:       1634      1696      1390      1356      1345      1352      1465      1485      1212      1196       893      1039      1090      1744      1203      1166
dram[7]:       1478      1696      1199      1354      1247      1268      1424      1370       924       986       861       913      1490       963      1040       999
dram[8]:       1731      1907      1637      1616      1715      1701      1786      1623      1332      1781      1234      1203      1364      1880      1295      1293
dram[9]:       1701      1676      1578      1539      1445      1480      1499      1546      1683      1714      1099      1061      1333      1955      1222      1249
dram[10]:       1702      1689      1584      1573      1457      1565      1669      1622      1687      1626      1187      1209      1180      1313      1327      1493
dram[11]:       1743      1921      1622      1528      1483      1502      1794      1806      1536      1751      1067      1364      1465      1448      1464      1516
dram[12]:       1528      1632      1328      1496      1295      1421      1496      1589      1459      1119       910      1072       901       936      1224      1214
dram[13]:       1446      1480      1274      1221      1161      1442      1369      1458      1579      1633       824       934      1473      1508      1155      1112
dram[14]:       1717      1749      1510      1512      1379      1523      1644      1706      1484      1134      1050      1212      1510      1234      1410      1227
dram[15]:       1803      1505      1531      1537      1535      1539      1616      1753      1505      1095      1059      1313      1519      1181      1552      1396
dram[16]:       1607      1457      1381      1269      1365      1310      1488      1420      1480      1496      1097      1026      1159      1195      1078      1262
dram[17]:       1758      1544      1422      1314      1453      1426      1513      1500      1522      1528      1023       990      1072      1201      1014      1362
dram[18]:       1612      1690      1352      1316      1355      1466      1610      1669      1349      1647       967       948      1324      1259      1054      1345
dram[19]:       1384      1442      1419      1120      1311      1434      1520      1478      1514      1567       914       913      1523      1529       968      1173
dram[20]:       1531      1709      1577      1373      1419      1544      1662      1575      1450      1732      1071      1029      1333      1395      1189      1349
dram[21]:       1849      1577      1580      1505      1403      1449      1533      1654      1322      1248       981       974      1417      1533      1411      1319
dram[22]:       1508      1632      1594      1374      1482      1429      1574      1621      1395      1564       965       951      1066      1014      1069      1347
dram[23]:       1813      1601      1513      1387      1472      1472      1733      1586      1587      1559      1024      1007      1349      1392      1177      1257
dram[24]:       1735      1871      1678      1532      1647      1648      1710      1724      1296      1440      1203      1220      1323      1478      1421      1473
dram[25]:       1354      1274      1399      1168      1249      1333      1413      1376       997      1006       937       944      1391      1001      1270      1266
dram[26]:       1753      1634      1326      1514      1419      1369      1518      1524      1096      1137       924      1048      1721      1268      1167      1263
dram[27]:       1509      1358      1388      1516      1477      1528      1489      1461      1057      1348       952       984      1428       979      1290      1227
dram[28]:       1852      1685      1552      1410      1483      1722      1650      1670      1211      1356      1167      1119      1800      1847      1257      1273
dram[29]:       1613      1630      1422      1467      1297      1431      1429      1426       819      1362       947       911      1293      1309      1159      1131
dram[30]:       1520      1521      1481      1536      1626      1546      1349      1603      1571      1051      1025      1035      1531      1329      1095      1269
dram[31]:       1637      1719      1471      1382      1488      1432      1387      1477      1070      1127       973      1065      1609       999      1074      1313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69226 n_act=504 n_pre=488 n_ref_event=0 n_req=3687 n_rd=2683 n_rd_L2_A=0 n_write=0 n_wr_bk=1248 bw_util=0.05326
n_activity=11698 dram_eff=0.336
bk0: 209a 70485i bk1: 215a 70211i bk2: 183a 72417i bk3: 189a 72121i bk4: 216a 71633i bk5: 228a 71849i bk6: 193a 72052i bk7: 190a 72007i bk8: 145a 71025i bk9: 161a 70888i bk10: 124a 72984i bk11: 128a 72582i bk12: 145a 70736i bk13: 145a 70403i bk14: 108a 72755i bk15: 104a 72741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863303
Row_Buffer_Locality_read = 0.840477
Row_Buffer_Locality_write = 0.924303
Bank_Level_Parallism = 4.159000
Bank_Level_Parallism_Col = 3.811269
Bank_Level_Parallism_Ready = 2.045536
write_to_read_ratio_blp_rw_average = 0.322720
GrpLevelPara = 2.228381 

BW Util details:
bwutil = 0.053265 
total_CMD = 73801 
util_bw = 3931 
Wasted_Col = 3858 
Wasted_Row = 1255 
Idle = 64757 

BW Util Bottlenecks: 
RCDc_limit = 3207 
RCDWRc_limit = 398 
WTRc_limit = 2857 
RTWc_limit = 3159 
CCDLc_limit = 1545 
rwq = 0 
CCDLc_limit_alone = 980 
WTRc_limit_alone = 2425 
RTWc_limit_alone = 3026 

Commands details: 
total_CMD = 73801 
n_nop = 69226 
Read = 2683 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248 
n_act = 504 
n_pre = 488 
n_ref = 0 
n_req = 3687 
total_req = 3931 

Dual Bus Interface Util: 
issued_total_row = 992 
issued_total_col = 3931 
Row_Bus_Util =  0.013442 
CoL_Bus_Util = 0.053265 
Either_Row_CoL_Bus_Util = 0.061991 
Issued_on_Two_Bus_Simul_Util = 0.004715 
issued_two_Eff = 0.076066 
queue_avg = 1.781222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78122
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69054 n_act=522 n_pre=506 n_ref_event=0 n_req=3842 n_rd=2750 n_rd_L2_A=0 n_write=0 n_wr_bk=1363 bw_util=0.05573
n_activity=11933 dram_eff=0.3447
bk0: 227a 69812i bk1: 231a 70003i bk2: 184a 72061i bk3: 191a 72128i bk4: 237a 71315i bk5: 226a 71555i bk6: 189a 71534i bk7: 190a 72075i bk8: 164a 71049i bk9: 157a 71172i bk10: 136a 72810i bk11: 129a 72469i bk12: 147a 70292i bk13: 140a 70323i bk14: 105a 72643i bk15: 97a 72971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864133
Row_Buffer_Locality_read = 0.839273
Row_Buffer_Locality_write = 0.926740
Bank_Level_Parallism = 4.317924
Bank_Level_Parallism_Col = 3.979605
Bank_Level_Parallism_Ready = 2.081692
write_to_read_ratio_blp_rw_average = 0.315374
GrpLevelPara = 2.275275 

BW Util details:
bwutil = 0.055731 
total_CMD = 73801 
util_bw = 4113 
Wasted_Col = 4005 
Wasted_Row = 1249 
Idle = 64434 

BW Util Bottlenecks: 
RCDc_limit = 3247 
RCDWRc_limit = 437 
WTRc_limit = 3390 
RTWc_limit = 3432 
CCDLc_limit = 1858 
rwq = 0 
CCDLc_limit_alone = 1271 
WTRc_limit_alone = 2954 
RTWc_limit_alone = 3281 

Commands details: 
total_CMD = 73801 
n_nop = 69054 
Read = 2750 
Write = 0 
L2_Alloc = 0 
L2_WB = 1363 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 3842 
total_req = 4113 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 4113 
Row_Bus_Util =  0.013929 
CoL_Bus_Util = 0.055731 
Either_Row_CoL_Bus_Util = 0.064322 
Issued_on_Two_Bus_Simul_Util = 0.005339 
issued_two_Eff = 0.083000 
queue_avg = 2.189428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18943
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69317 n_act=521 n_pre=505 n_ref_event=0 n_req=3613 n_rd=2653 n_rd_L2_A=0 n_write=0 n_wr_bk=1157 bw_util=0.05163
n_activity=12129 dram_eff=0.3141
bk0: 212a 70046i bk1: 212a 69938i bk2: 185a 72434i bk3: 187a 72217i bk4: 209a 72128i bk5: 220a 72207i bk6: 200a 72122i bk7: 188a 72378i bk8: 142a 71525i bk9: 162a 71428i bk10: 132a 72714i bk11: 123a 73138i bk12: 139a 71089i bk13: 138a 71161i bk14: 107a 72959i bk15: 97a 73140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855798
Row_Buffer_Locality_read = 0.840935
Row_Buffer_Locality_write = 0.896875
Bank_Level_Parallism = 3.659738
Bank_Level_Parallism_Col = 3.307642
Bank_Level_Parallism_Ready = 1.815748
write_to_read_ratio_blp_rw_average = 0.317346
GrpLevelPara = 2.078513 

BW Util details:
bwutil = 0.051625 
total_CMD = 73801 
util_bw = 3810 
Wasted_Col = 3980 
Wasted_Row = 1447 
Idle = 64564 

BW Util Bottlenecks: 
RCDc_limit = 3292 
RCDWRc_limit = 532 
WTRc_limit = 2231 
RTWc_limit = 2768 
CCDLc_limit = 1427 
rwq = 0 
CCDLc_limit_alone = 1050 
WTRc_limit_alone = 1964 
RTWc_limit_alone = 2658 

Commands details: 
total_CMD = 73801 
n_nop = 69317 
Read = 2653 
Write = 0 
L2_Alloc = 0 
L2_WB = 1157 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3613 
total_req = 3810 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 3810 
Row_Bus_Util =  0.013902 
CoL_Bus_Util = 0.051625 
Either_Row_CoL_Bus_Util = 0.060758 
Issued_on_Two_Bus_Simul_Util = 0.004770 
issued_two_Eff = 0.078501 
queue_avg = 1.538096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69096 n_act=533 n_pre=517 n_ref_event=0 n_req=3763 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=1318 bw_util=0.0545
n_activity=12048 dram_eff=0.3338
bk0: 216a 70054i bk1: 233a 69698i bk2: 196a 72203i bk3: 186a 72257i bk4: 218a 71872i bk5: 221a 71680i bk6: 198a 71854i bk7: 185a 71926i bk8: 153a 71097i bk9: 162a 71325i bk10: 121a 72873i bk11: 131a 73044i bk12: 140a 70715i bk13: 147a 71206i bk14: 96a 72964i bk15: 101a 73018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858358
Row_Buffer_Locality_read = 0.841346
Row_Buffer_Locality_write = 0.901794
Bank_Level_Parallism = 3.946476
Bank_Level_Parallism_Col = 3.517228
Bank_Level_Parallism_Ready = 2.025361
write_to_read_ratio_blp_rw_average = 0.323916
GrpLevelPara = 2.165798 

BW Util details:
bwutil = 0.054498 
total_CMD = 73801 
util_bw = 4022 
Wasted_Col = 3974 
Wasted_Row = 1327 
Idle = 64478 

BW Util Bottlenecks: 
RCDc_limit = 3217 
RCDWRc_limit = 537 
WTRc_limit = 2502 
RTWc_limit = 2963 
CCDLc_limit = 1345 
rwq = 0 
CCDLc_limit_alone = 879 
WTRc_limit_alone = 2168 
RTWc_limit_alone = 2831 

Commands details: 
total_CMD = 73801 
n_nop = 69096 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 1318 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 3763 
total_req = 4022 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 4022 
Row_Bus_Util =  0.014227 
CoL_Bus_Util = 0.054498 
Either_Row_CoL_Bus_Util = 0.063753 
Issued_on_Two_Bus_Simul_Util = 0.004973 
issued_two_Eff = 0.078002 
queue_avg = 1.715925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69220 n_act=543 n_pre=527 n_ref_event=0 n_req=3646 n_rd=2638 n_rd_L2_A=0 n_write=0 n_wr_bk=1273 bw_util=0.05299
n_activity=11820 dram_eff=0.3309
bk0: 211a 69592i bk1: 218a 69894i bk2: 187a 72141i bk3: 191a 72035i bk4: 210a 71983i bk5: 226a 71995i bk6: 196a 72263i bk7: 185a 72377i bk8: 145a 70901i bk9: 166a 71370i bk10: 124a 73225i bk11: 129a 72924i bk12: 135a 71068i bk13: 134a 71022i bk14: 99a 72904i bk15: 82a 73146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851070
Row_Buffer_Locality_read = 0.833586
Row_Buffer_Locality_write = 0.896825
Bank_Level_Parallism = 3.892264
Bank_Level_Parallism_Col = 3.356390
Bank_Level_Parallism_Ready = 1.850678
write_to_read_ratio_blp_rw_average = 0.345335
GrpLevelPara = 2.126125 

BW Util details:
bwutil = 0.052994 
total_CMD = 73801 
util_bw = 3911 
Wasted_Col = 3997 
Wasted_Row = 1244 
Idle = 64649 

BW Util Bottlenecks: 
RCDc_limit = 3351 
RCDWRc_limit = 507 
WTRc_limit = 2264 
RTWc_limit = 3088 
CCDLc_limit = 1301 
rwq = 0 
CCDLc_limit_alone = 900 
WTRc_limit_alone = 1997 
RTWc_limit_alone = 2954 

Commands details: 
total_CMD = 73801 
n_nop = 69220 
Read = 2638 
Write = 0 
L2_Alloc = 0 
L2_WB = 1273 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 3646 
total_req = 3911 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 3911 
Row_Bus_Util =  0.014498 
CoL_Bus_Util = 0.052994 
Either_Row_CoL_Bus_Util = 0.062072 
Issued_on_Two_Bus_Simul_Util = 0.005420 
issued_two_Eff = 0.087317 
queue_avg = 1.575182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69091 n_act=507 n_pre=491 n_ref_event=0 n_req=3766 n_rd=2711 n_rd_L2_A=0 n_write=0 n_wr_bk=1326 bw_util=0.0547
n_activity=11563 dram_eff=0.3491
bk0: 203a 69931i bk1: 224a 69884i bk2: 194a 72285i bk3: 200a 72355i bk4: 223a 72055i bk5: 220a 72130i bk6: 192a 72315i bk7: 193a 72097i bk8: 154a 71033i bk9: 164a 71172i bk10: 126a 72941i bk11: 131a 72818i bk12: 146a 70408i bk13: 144a 70860i bk14: 104a 72858i bk15: 93a 73158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865374
Row_Buffer_Locality_read = 0.845445
Row_Buffer_Locality_write = 0.916588
Bank_Level_Parallism = 4.066121
Bank_Level_Parallism_Col = 3.614223
Bank_Level_Parallism_Ready = 1.956651
write_to_read_ratio_blp_rw_average = 0.335032
GrpLevelPara = 2.211774 

BW Util details:
bwutil = 0.054701 
total_CMD = 73801 
util_bw = 4037 
Wasted_Col = 3763 
Wasted_Row = 1123 
Idle = 64878 

BW Util Bottlenecks: 
RCDc_limit = 3252 
RCDWRc_limit = 487 
WTRc_limit = 1841 
RTWc_limit = 3353 
CCDLc_limit = 1192 
rwq = 0 
CCDLc_limit_alone = 804 
WTRc_limit_alone = 1629 
RTWc_limit_alone = 3177 

Commands details: 
total_CMD = 73801 
n_nop = 69091 
Read = 2711 
Write = 0 
L2_Alloc = 0 
L2_WB = 1326 
n_act = 507 
n_pre = 491 
n_ref = 0 
n_req = 3766 
total_req = 4037 

Dual Bus Interface Util: 
issued_total_row = 998 
issued_total_col = 4037 
Row_Bus_Util =  0.013523 
CoL_Bus_Util = 0.054701 
Either_Row_CoL_Bus_Util = 0.063820 
Issued_on_Two_Bus_Simul_Util = 0.004404 
issued_two_Eff = 0.069002 
queue_avg = 1.777198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7772
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69265 n_act=498 n_pre=482 n_ref_event=0 n_req=3673 n_rd=2652 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.05303
n_activity=11782 dram_eff=0.3322
bk0: 220a 70070i bk1: 203a 70307i bk2: 188a 71962i bk3: 191a 72069i bk4: 220a 71600i bk5: 213a 71762i bk6: 189a 72352i bk7: 188a 72207i bk8: 147a 71338i bk9: 147a 71249i bk10: 126a 72956i bk11: 133a 72587i bk12: 139a 71051i bk13: 138a 70597i bk14: 106a 72936i bk15: 104a 72886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864416
Row_Buffer_Locality_read = 0.840875
Row_Buffer_Locality_write = 0.925563
Bank_Level_Parallism = 3.981703
Bank_Level_Parallism_Col = 3.662125
Bank_Level_Parallism_Ready = 2.017118
write_to_read_ratio_blp_rw_average = 0.311198
GrpLevelPara = 2.144284 

BW Util details:
bwutil = 0.053035 
total_CMD = 73801 
util_bw = 3914 
Wasted_Col = 3930 
Wasted_Row = 1338 
Idle = 64619 

BW Util Bottlenecks: 
RCDc_limit = 3177 
RCDWRc_limit = 442 
WTRc_limit = 3083 
RTWc_limit = 2694 
CCDLc_limit = 1647 
rwq = 0 
CCDLc_limit_alone = 1090 
WTRc_limit_alone = 2651 
RTWc_limit_alone = 2569 

Commands details: 
total_CMD = 73801 
n_nop = 69265 
Read = 2652 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 3673 
total_req = 3914 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 3914 
Row_Bus_Util =  0.013279 
CoL_Bus_Util = 0.053035 
Either_Row_CoL_Bus_Util = 0.061463 
Issued_on_Two_Bus_Simul_Util = 0.004851 
issued_two_Eff = 0.078924 
queue_avg = 1.864988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86499
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69171 n_act=537 n_pre=521 n_ref_event=0 n_req=3667 n_rd=2652 n_rd_L2_A=0 n_write=0 n_wr_bk=1275 bw_util=0.05321
n_activity=11589 dram_eff=0.3389
bk0: 206a 70425i bk1: 215a 70231i bk2: 189a 72358i bk3: 188a 72168i bk4: 219a 71751i bk5: 216a 71367i bk6: 190a 71807i bk7: 185a 72026i bk8: 157a 71331i bk9: 156a 71673i bk10: 126a 72928i bk11: 128a 73116i bk12: 138a 70804i bk13: 141a 70744i bk14: 101a 72928i bk15: 97a 72722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853559
Row_Buffer_Locality_read = 0.829186
Row_Buffer_Locality_write = 0.917241
Bank_Level_Parallism = 3.916260
Bank_Level_Parallism_Col = 3.446295
Bank_Level_Parallism_Ready = 2.028775
write_to_read_ratio_blp_rw_average = 0.304831
GrpLevelPara = 2.143257 

BW Util details:
bwutil = 0.053211 
total_CMD = 73801 
util_bw = 3927 
Wasted_Col = 4075 
Wasted_Row = 1217 
Idle = 64582 

BW Util Bottlenecks: 
RCDc_limit = 3511 
RCDWRc_limit = 461 
WTRc_limit = 2546 
RTWc_limit = 2685 
CCDLc_limit = 1538 
rwq = 0 
CCDLc_limit_alone = 1004 
WTRc_limit_alone = 2136 
RTWc_limit_alone = 2561 

Commands details: 
total_CMD = 73801 
n_nop = 69171 
Read = 2652 
Write = 0 
L2_Alloc = 0 
L2_WB = 1275 
n_act = 537 
n_pre = 521 
n_ref = 0 
n_req = 3667 
total_req = 3927 

Dual Bus Interface Util: 
issued_total_row = 1058 
issued_total_col = 3927 
Row_Bus_Util =  0.014336 
CoL_Bus_Util = 0.053211 
Either_Row_CoL_Bus_Util = 0.062736 
Issued_on_Two_Bus_Simul_Util = 0.004810 
issued_two_Eff = 0.076674 
queue_avg = 1.683703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6837
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69219 n_act=499 n_pre=483 n_ref_event=0 n_req=3670 n_rd=2698 n_rd_L2_A=0 n_write=0 n_wr_bk=1236 bw_util=0.05331
n_activity=11829 dram_eff=0.3326
bk0: 227a 69694i bk1: 224a 70478i bk2: 184a 72231i bk3: 193a 72413i bk4: 215a 71728i bk5: 213a 71969i bk6: 196a 72042i bk7: 191a 71606i bk8: 149a 71350i bk9: 168a 71368i bk10: 135a 72812i bk11: 132a 72819i bk12: 139a 71275i bk13: 144a 71226i bk14: 98a 73245i bk15: 90a 73091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864033
Row_Buffer_Locality_read = 0.843958
Row_Buffer_Locality_write = 0.919753
Bank_Level_Parallism = 3.802099
Bank_Level_Parallism_Col = 3.456134
Bank_Level_Parallism_Ready = 2.090239
write_to_read_ratio_blp_rw_average = 0.320840
GrpLevelPara = 2.158767 

BW Util details:
bwutil = 0.053306 
total_CMD = 73801 
util_bw = 3934 
Wasted_Col = 3988 
Wasted_Row = 1320 
Idle = 64559 

BW Util Bottlenecks: 
RCDc_limit = 3251 
RCDWRc_limit = 428 
WTRc_limit = 2094 
RTWc_limit = 2813 
CCDLc_limit = 1274 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 1829 
RTWc_limit_alone = 2723 

Commands details: 
total_CMD = 73801 
n_nop = 69219 
Read = 2698 
Write = 0 
L2_Alloc = 0 
L2_WB = 1236 
n_act = 499 
n_pre = 483 
n_ref = 0 
n_req = 3670 
total_req = 3934 

Dual Bus Interface Util: 
issued_total_row = 982 
issued_total_col = 3934 
Row_Bus_Util =  0.013306 
CoL_Bus_Util = 0.053306 
Either_Row_CoL_Bus_Util = 0.062086 
Issued_on_Two_Bus_Simul_Util = 0.004526 
issued_two_Eff = 0.072894 
queue_avg = 1.552635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55263
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69146 n_act=526 n_pre=510 n_ref_event=0 n_req=3744 n_rd=2701 n_rd_L2_A=0 n_write=0 n_wr_bk=1298 bw_util=0.05419
n_activity=11446 dram_eff=0.3494
bk0: 224a 70008i bk1: 214a 69774i bk2: 198a 71861i bk3: 192a 72103i bk4: 219a 71940i bk5: 234a 71963i bk6: 189a 71765i bk7: 191a 71847i bk8: 149a 71430i bk9: 163a 71164i bk10: 131a 73062i bk11: 121a 73118i bk12: 138a 70907i bk13: 141a 70688i bk14: 100a 73091i bk15: 97a 72973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859509
Row_Buffer_Locality_read = 0.838208
Row_Buffer_Locality_write = 0.914669
Bank_Level_Parallism = 4.087140
Bank_Level_Parallism_Col = 3.674769
Bank_Level_Parallism_Ready = 2.003501
write_to_read_ratio_blp_rw_average = 0.322889
GrpLevelPara = 2.223382 

BW Util details:
bwutil = 0.054186 
total_CMD = 73801 
util_bw = 3999 
Wasted_Col = 3698 
Wasted_Row = 1323 
Idle = 64781 

BW Util Bottlenecks: 
RCDc_limit = 3138 
RCDWRc_limit = 482 
WTRc_limit = 2032 
RTWc_limit = 3129 
CCDLc_limit = 1258 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 1748 
RTWc_limit_alone = 3012 

Commands details: 
total_CMD = 73801 
n_nop = 69146 
Read = 2701 
Write = 0 
L2_Alloc = 0 
L2_WB = 1298 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 3744 
total_req = 3999 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 3999 
Row_Bus_Util =  0.014038 
CoL_Bus_Util = 0.054186 
Either_Row_CoL_Bus_Util = 0.063075 
Issued_on_Two_Bus_Simul_Util = 0.005149 
issued_two_Eff = 0.081633 
queue_avg = 1.593163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59316
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69155 n_act=544 n_pre=528 n_ref_event=0 n_req=3710 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=1268 bw_util=0.05352
n_activity=12022 dram_eff=0.3286
bk0: 218a 70033i bk1: 223a 70029i bk2: 193a 72151i bk3: 178a 72442i bk4: 208a 72059i bk5: 224a 71555i bk6: 198a 71690i bk7: 192a 71842i bk8: 148a 71671i bk9: 155a 71179i bk10: 132a 72724i bk11: 131a 72758i bk12: 143a 70652i bk13: 143a 71031i bk14: 98a 72868i bk15: 98a 73008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853369
Row_Buffer_Locality_read = 0.827368
Row_Buffer_Locality_write = 0.921206
Bank_Level_Parallism = 3.896129
Bank_Level_Parallism_Col = 3.530284
Bank_Level_Parallism_Ready = 1.955190
write_to_read_ratio_blp_rw_average = 0.293581
GrpLevelPara = 2.174035 

BW Util details:
bwutil = 0.053522 
total_CMD = 73801 
util_bw = 3950 
Wasted_Col = 4016 
Wasted_Row = 1488 
Idle = 64347 

BW Util Bottlenecks: 
RCDc_limit = 3412 
RCDWRc_limit = 419 
WTRc_limit = 2699 
RTWc_limit = 2540 
CCDLc_limit = 1424 
rwq = 0 
CCDLc_limit_alone = 913 
WTRc_limit_alone = 2314 
RTWc_limit_alone = 2414 

Commands details: 
total_CMD = 73801 
n_nop = 69155 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 1268 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 3710 
total_req = 3950 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 3950 
Row_Bus_Util =  0.014526 
CoL_Bus_Util = 0.053522 
Either_Row_CoL_Bus_Util = 0.062953 
Issued_on_Two_Bus_Simul_Util = 0.005095 
issued_two_Eff = 0.080930 
queue_avg = 1.806913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80691
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69078 n_act=538 n_pre=522 n_ref_event=0 n_req=3760 n_rd=2685 n_rd_L2_A=0 n_write=0 n_wr_bk=1357 bw_util=0.05477
n_activity=11523 dram_eff=0.3508
bk0: 219a 69943i bk1: 209a 70014i bk2: 185a 72291i bk3: 199a 71814i bk4: 221a 71759i bk5: 216a 71730i bk6: 195a 71544i bk7: 188a 71601i bk8: 160a 71580i bk9: 148a 71102i bk10: 129a 72733i bk11: 134a 72492i bk12: 148a 70160i bk13: 143a 70523i bk14: 96a 72905i bk15: 95a 72681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856915
Row_Buffer_Locality_read = 0.833520
Row_Buffer_Locality_write = 0.915349
Bank_Level_Parallism = 4.459620
Bank_Level_Parallism_Col = 3.976768
Bank_Level_Parallism_Ready = 2.053934
write_to_read_ratio_blp_rw_average = 0.299705
GrpLevelPara = 2.310448 

BW Util details:
bwutil = 0.054769 
total_CMD = 73801 
util_bw = 4042 
Wasted_Col = 3782 
Wasted_Row = 1079 
Idle = 64898 

BW Util Bottlenecks: 
RCDc_limit = 3353 
RCDWRc_limit = 477 
WTRc_limit = 3006 
RTWc_limit = 2932 
CCDLc_limit = 1602 
rwq = 0 
CCDLc_limit_alone = 1041 
WTRc_limit_alone = 2586 
RTWc_limit_alone = 2791 

Commands details: 
total_CMD = 73801 
n_nop = 69078 
Read = 2685 
Write = 0 
L2_Alloc = 0 
L2_WB = 1357 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 3760 
total_req = 4042 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 4042 
Row_Bus_Util =  0.014363 
CoL_Bus_Util = 0.054769 
Either_Row_CoL_Bus_Util = 0.063996 
Issued_on_Two_Bus_Simul_Util = 0.005135 
issued_two_Eff = 0.080246 
queue_avg = 2.016707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01671
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69325 n_act=508 n_pre=492 n_ref_event=0 n_req=3605 n_rd=2631 n_rd_L2_A=0 n_write=0 n_wr_bk=1201 bw_util=0.05192
n_activity=11212 dram_eff=0.3418
bk0: 233a 70344i bk1: 197a 70016i bk2: 187a 72181i bk3: 188a 72315i bk4: 221a 71836i bk5: 203a 72178i bk6: 181a 72053i bk7: 190a 72017i bk8: 158a 71613i bk9: 142a 71424i bk10: 126a 72981i bk11: 131a 73167i bk12: 150a 71247i bk13: 134a 71475i bk14: 90a 72665i bk15: 100a 73130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859085
Row_Buffer_Locality_read = 0.839225
Row_Buffer_Locality_write = 0.912731
Bank_Level_Parallism = 3.878186
Bank_Level_Parallism_Col = 3.407662
Bank_Level_Parallism_Ready = 1.941806
write_to_read_ratio_blp_rw_average = 0.309364
GrpLevelPara = 2.184271 

BW Util details:
bwutil = 0.051923 
total_CMD = 73801 
util_bw = 3832 
Wasted_Col = 3703 
Wasted_Row = 1175 
Idle = 65091 

BW Util Bottlenecks: 
RCDc_limit = 3223 
RCDWRc_limit = 462 
WTRc_limit = 2030 
RTWc_limit = 2774 
CCDLc_limit = 1333 
rwq = 0 
CCDLc_limit_alone = 954 
WTRc_limit_alone = 1746 
RTWc_limit_alone = 2679 

Commands details: 
total_CMD = 73801 
n_nop = 69325 
Read = 2631 
Write = 0 
L2_Alloc = 0 
L2_WB = 1201 
n_act = 508 
n_pre = 492 
n_ref = 0 
n_req = 3605 
total_req = 3832 

Dual Bus Interface Util: 
issued_total_row = 1000 
issued_total_col = 3832 
Row_Bus_Util =  0.013550 
CoL_Bus_Util = 0.051923 
Either_Row_CoL_Bus_Util = 0.060650 
Issued_on_Two_Bus_Simul_Util = 0.004824 
issued_two_Eff = 0.079535 
queue_avg = 1.501619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50162
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69378 n_act=508 n_pre=492 n_ref_event=0 n_req=3557 n_rd=2583 n_rd_L2_A=0 n_write=0 n_wr_bk=1207 bw_util=0.05135
n_activity=11194 dram_eff=0.3386
bk0: 199a 70695i bk1: 219a 70660i bk2: 186a 71961i bk3: 184a 72338i bk4: 195a 72292i bk5: 218a 72002i bk6: 191a 72048i bk7: 186a 71565i bk8: 133a 71257i bk9: 155a 71172i bk10: 129a 73003i bk11: 119a 72957i bk12: 140a 71661i bk13: 140a 71130i bk14: 98a 73034i bk15: 91a 73011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857183
Row_Buffer_Locality_read = 0.832753
Row_Buffer_Locality_write = 0.921971
Bank_Level_Parallism = 3.833257
Bank_Level_Parallism_Col = 3.379663
Bank_Level_Parallism_Ready = 1.957520
write_to_read_ratio_blp_rw_average = 0.311957
GrpLevelPara = 2.186263 

BW Util details:
bwutil = 0.051354 
total_CMD = 73801 
util_bw = 3790 
Wasted_Col = 3763 
Wasted_Row = 1209 
Idle = 65039 

BW Util Bottlenecks: 
RCDc_limit = 3253 
RCDWRc_limit = 436 
WTRc_limit = 1808 
RTWc_limit = 2495 
CCDLc_limit = 1152 
rwq = 0 
CCDLc_limit_alone = 891 
WTRc_limit_alone = 1654 
RTWc_limit_alone = 2388 

Commands details: 
total_CMD = 73801 
n_nop = 69378 
Read = 2583 
Write = 0 
L2_Alloc = 0 
L2_WB = 1207 
n_act = 508 
n_pre = 492 
n_ref = 0 
n_req = 3557 
total_req = 3790 

Dual Bus Interface Util: 
issued_total_row = 1000 
issued_total_col = 3790 
Row_Bus_Util =  0.013550 
CoL_Bus_Util = 0.051354 
Either_Row_CoL_Bus_Util = 0.059931 
Issued_on_Two_Bus_Simul_Util = 0.004973 
issued_two_Eff = 0.082975 
queue_avg = 1.564098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5641
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69119 n_act=513 n_pre=497 n_ref_event=0 n_req=3727 n_rd=2661 n_rd_L2_A=0 n_write=0 n_wr_bk=1355 bw_util=0.05442
n_activity=11936 dram_eff=0.3365
bk0: 208a 70022i bk1: 232a 70416i bk2: 187a 71698i bk3: 194a 72110i bk4: 216a 71845i bk5: 222a 71418i bk6: 190a 72109i bk7: 196a 72219i bk8: 149a 71242i bk9: 156a 71174i bk10: 127a 73090i bk11: 125a 72702i bk12: 139a 70745i bk13: 134a 70625i bk14: 94a 72846i bk15: 92a 72939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862356
Row_Buffer_Locality_read = 0.836528
Row_Buffer_Locality_write = 0.926829
Bank_Level_Parallism = 3.925470
Bank_Level_Parallism_Col = 3.598148
Bank_Level_Parallism_Ready = 2.072709
write_to_read_ratio_blp_rw_average = 0.317651
GrpLevelPara = 2.152634 

BW Util details:
bwutil = 0.054417 
total_CMD = 73801 
util_bw = 4016 
Wasted_Col = 4115 
Wasted_Row = 1382 
Idle = 64288 

BW Util Bottlenecks: 
RCDc_limit = 3441 
RCDWRc_limit = 411 
WTRc_limit = 2582 
RTWc_limit = 3130 
CCDLc_limit = 1544 
rwq = 0 
CCDLc_limit_alone = 957 
WTRc_limit_alone = 2107 
RTWc_limit_alone = 3018 

Commands details: 
total_CMD = 73801 
n_nop = 69119 
Read = 2661 
Write = 0 
L2_Alloc = 0 
L2_WB = 1355 
n_act = 513 
n_pre = 497 
n_ref = 0 
n_req = 3727 
total_req = 4016 

Dual Bus Interface Util: 
issued_total_row = 1010 
issued_total_col = 4016 
Row_Bus_Util =  0.013685 
CoL_Bus_Util = 0.054417 
Either_Row_CoL_Bus_Util = 0.063441 
Issued_on_Two_Bus_Simul_Util = 0.004661 
issued_two_Eff = 0.073473 
queue_avg = 1.646279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64628
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69251 n_act=510 n_pre=494 n_ref_event=0 n_req=3650 n_rd=2666 n_rd_L2_A=0 n_write=0 n_wr_bk=1250 bw_util=0.05306
n_activity=11441 dram_eff=0.3423
bk0: 207a 70275i bk1: 217a 70105i bk2: 195a 72383i bk3: 190a 72266i bk4: 207a 72375i bk5: 221a 72033i bk6: 189a 72113i bk7: 191a 71893i bk8: 155a 71273i bk9: 165a 71359i bk10: 126a 72748i bk11: 125a 72884i bk12: 141a 70601i bk13: 143a 71271i bk14: 96a 72739i bk15: 98a 72893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860274
Row_Buffer_Locality_read = 0.841335
Row_Buffer_Locality_write = 0.911585
Bank_Level_Parallism = 3.975082
Bank_Level_Parallism_Col = 3.541788
Bank_Level_Parallism_Ready = 1.921604
write_to_read_ratio_blp_rw_average = 0.337943
GrpLevelPara = 2.145464 

BW Util details:
bwutil = 0.053062 
total_CMD = 73801 
util_bw = 3916 
Wasted_Col = 3762 
Wasted_Row = 1191 
Idle = 64932 

BW Util Bottlenecks: 
RCDc_limit = 3125 
RCDWRc_limit = 421 
WTRc_limit = 1810 
RTWc_limit = 3005 
CCDLc_limit = 1162 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 1606 
RTWc_limit_alone = 2848 

Commands details: 
total_CMD = 73801 
n_nop = 69251 
Read = 2666 
Write = 0 
L2_Alloc = 0 
L2_WB = 1250 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 3650 
total_req = 3916 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 3916 
Row_Bus_Util =  0.013604 
CoL_Bus_Util = 0.053062 
Either_Row_CoL_Bus_Util = 0.061652 
Issued_on_Two_Bus_Simul_Util = 0.005013 
issued_two_Eff = 0.081319 
queue_avg = 1.558624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55862
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69223 n_act=524 n_pre=508 n_ref_event=0 n_req=3675 n_rd=2643 n_rd_L2_A=0 n_write=0 n_wr_bk=1272 bw_util=0.05305
n_activity=11963 dram_eff=0.3273
bk0: 227a 69796i bk1: 212a 70663i bk2: 185a 72090i bk3: 177a 72400i bk4: 227a 71642i bk5: 217a 71954i bk6: 192a 72231i bk7: 194a 71806i bk8: 139a 71417i bk9: 152a 71366i bk10: 125a 72919i bk11: 122a 72861i bk12: 145a 71389i bk13: 134a 70990i bk14: 93a 72724i bk15: 102a 72784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857415
Row_Buffer_Locality_read = 0.834279
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 3.857594
Bank_Level_Parallism_Col = 3.495639
Bank_Level_Parallism_Ready = 1.970115
write_to_read_ratio_blp_rw_average = 0.294523
GrpLevelPara = 2.097774 

BW Util details:
bwutil = 0.053048 
total_CMD = 73801 
util_bw = 3915 
Wasted_Col = 3909 
Wasted_Row = 1368 
Idle = 64609 

BW Util Bottlenecks: 
RCDc_limit = 3324 
RCDWRc_limit = 438 
WTRc_limit = 2426 
RTWc_limit = 2337 
CCDLc_limit = 1421 
rwq = 0 
CCDLc_limit_alone = 1037 
WTRc_limit_alone = 2146 
RTWc_limit_alone = 2233 

Commands details: 
total_CMD = 73801 
n_nop = 69223 
Read = 2643 
Write = 0 
L2_Alloc = 0 
L2_WB = 1272 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 3675 
total_req = 3915 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 3915 
Row_Bus_Util =  0.013984 
CoL_Bus_Util = 0.053048 
Either_Row_CoL_Bus_Util = 0.062032 
Issued_on_Two_Bus_Simul_Util = 0.005000 
issued_two_Eff = 0.080603 
queue_avg = 1.648704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6487
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69212 n_act=513 n_pre=497 n_ref_event=0 n_req=3641 n_rd=2657 n_rd_L2_A=0 n_write=0 n_wr_bk=1256 bw_util=0.05302
n_activity=11695 dram_eff=0.3346
bk0: 215a 70326i bk1: 215a 70461i bk2: 185a 72201i bk3: 185a 72472i bk4: 211a 71849i bk5: 211a 71753i bk6: 178a 72172i bk7: 195a 71867i bk8: 163a 71149i bk9: 155a 71359i bk10: 130a 72812i bk11: 123a 73050i bk12: 143a 71116i bk13: 144a 71264i bk14: 103a 72698i bk15: 101a 72819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859105
Row_Buffer_Locality_read = 0.835529
Row_Buffer_Locality_write = 0.922764
Bank_Level_Parallism = 3.811122
Bank_Level_Parallism_Col = 3.445239
Bank_Level_Parallism_Ready = 2.056479
write_to_read_ratio_blp_rw_average = 0.302444
GrpLevelPara = 2.130073 

BW Util details:
bwutil = 0.053021 
total_CMD = 73801 
util_bw = 3913 
Wasted_Col = 3909 
Wasted_Row = 1385 
Idle = 64594 

BW Util Bottlenecks: 
RCDc_limit = 3388 
RCDWRc_limit = 384 
WTRc_limit = 2093 
RTWc_limit = 2672 
CCDLc_limit = 1323 
rwq = 0 
CCDLc_limit_alone = 909 
WTRc_limit_alone = 1791 
RTWc_limit_alone = 2560 

Commands details: 
total_CMD = 73801 
n_nop = 69212 
Read = 2657 
Write = 0 
L2_Alloc = 0 
L2_WB = 1256 
n_act = 513 
n_pre = 497 
n_ref = 0 
n_req = 3641 
total_req = 3913 

Dual Bus Interface Util: 
issued_total_row = 1010 
issued_total_col = 3913 
Row_Bus_Util =  0.013685 
CoL_Bus_Util = 0.053021 
Either_Row_CoL_Bus_Util = 0.062181 
Issued_on_Two_Bus_Simul_Util = 0.004526 
issued_two_Eff = 0.072783 
queue_avg = 1.600046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60005
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69308 n_act=535 n_pre=519 n_ref_event=0 n_req=3567 n_rd=2602 n_rd_L2_A=0 n_write=0 n_wr_bk=1199 bw_util=0.0515
n_activity=11308 dram_eff=0.3361
bk0: 208a 70441i bk1: 219a 70086i bk2: 193a 72259i bk3: 173a 72264i bk4: 202a 71561i bk5: 210a 71840i bk6: 183a 72279i bk7: 192a 71981i bk8: 138a 71307i bk9: 154a 71402i bk10: 124a 72924i bk11: 128a 73018i bk12: 137a 71208i bk13: 146a 70827i bk14: 92a 73128i bk15: 103a 72729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850014
Row_Buffer_Locality_read = 0.826672
Row_Buffer_Locality_write = 0.912953
Bank_Level_Parallism = 3.861603
Bank_Level_Parallism_Col = 3.423218
Bank_Level_Parallism_Ready = 1.903183
write_to_read_ratio_blp_rw_average = 0.306238
GrpLevelPara = 2.154220 

BW Util details:
bwutil = 0.051503 
total_CMD = 73801 
util_bw = 3801 
Wasted_Col = 3935 
Wasted_Row = 1361 
Idle = 64704 

BW Util Bottlenecks: 
RCDc_limit = 3426 
RCDWRc_limit = 476 
WTRc_limit = 2176 
RTWc_limit = 2734 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 1844 
RTWc_limit_alone = 2603 

Commands details: 
total_CMD = 73801 
n_nop = 69308 
Read = 2602 
Write = 0 
L2_Alloc = 0 
L2_WB = 1199 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 3567 
total_req = 3801 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 3801 
Row_Bus_Util =  0.014282 
CoL_Bus_Util = 0.051503 
Either_Row_CoL_Bus_Util = 0.060880 
Issued_on_Two_Bus_Simul_Util = 0.004905 
issued_two_Eff = 0.080570 
queue_avg = 1.525643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52564
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69285 n_act=528 n_pre=512 n_ref_event=0 n_req=3632 n_rd=2628 n_rd_L2_A=0 n_write=0 n_wr_bk=1227 bw_util=0.05224
n_activity=11568 dram_eff=0.3332
bk0: 200a 70633i bk1: 220a 70092i bk2: 187a 72086i bk3: 198a 72474i bk4: 209a 71852i bk5: 219a 72049i bk6: 190a 72190i bk7: 187a 72225i bk8: 147a 71359i bk9: 151a 71339i bk10: 125a 73199i bk11: 122a 73219i bk12: 130a 71220i bk13: 144a 71091i bk14: 98a 72864i bk15: 101a 72833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854626
Row_Buffer_Locality_read = 0.832192
Row_Buffer_Locality_write = 0.913347
Bank_Level_Parallism = 3.806637
Bank_Level_Parallism_Col = 3.300848
Bank_Level_Parallism_Ready = 1.712581
write_to_read_ratio_blp_rw_average = 0.322866
GrpLevelPara = 2.143728 

BW Util details:
bwutil = 0.052235 
total_CMD = 73801 
util_bw = 3855 
Wasted_Col = 3811 
Wasted_Row = 1193 
Idle = 64942 

BW Util Bottlenecks: 
RCDc_limit = 3250 
RCDWRc_limit = 511 
WTRc_limit = 2177 
RTWc_limit = 2740 
CCDLc_limit = 1285 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 1900 
RTWc_limit_alone = 2615 

Commands details: 
total_CMD = 73801 
n_nop = 69285 
Read = 2628 
Write = 0 
L2_Alloc = 0 
L2_WB = 1227 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 3632 
total_req = 3855 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 3855 
Row_Bus_Util =  0.014092 
CoL_Bus_Util = 0.052235 
Either_Row_CoL_Bus_Util = 0.061192 
Issued_on_Two_Bus_Simul_Util = 0.005135 
issued_two_Eff = 0.083924 
queue_avg = 1.457175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45718
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69252 n_act=513 n_pre=497 n_ref_event=0 n_req=3624 n_rd=2666 n_rd_L2_A=0 n_write=0 n_wr_bk=1196 bw_util=0.05233
n_activity=12537 dram_eff=0.308
bk0: 201a 70309i bk1: 217a 69610i bk2: 189a 72464i bk3: 183a 72574i bk4: 217a 72066i bk5: 227a 72021i bk6: 182a 72182i bk7: 193a 72024i bk8: 158a 71308i bk9: 148a 71157i bk10: 134a 72759i bk11: 131a 72984i bk12: 143a 70921i bk13: 138a 71114i bk14: 104a 72938i bk15: 101a 73015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858444
Row_Buffer_Locality_read = 0.841335
Row_Buffer_Locality_write = 0.906054
Bank_Level_Parallism = 3.686295
Bank_Level_Parallism_Col = 3.381471
Bank_Level_Parallism_Ready = 2.037804
write_to_read_ratio_blp_rw_average = 0.326133
GrpLevelPara = 2.065736 

BW Util details:
bwutil = 0.052330 
total_CMD = 73801 
util_bw = 3862 
Wasted_Col = 4097 
Wasted_Row = 1534 
Idle = 64308 

BW Util Bottlenecks: 
RCDc_limit = 3311 
RCDWRc_limit = 513 
WTRc_limit = 2112 
RTWc_limit = 2842 
CCDLc_limit = 1301 
rwq = 0 
CCDLc_limit_alone = 918 
WTRc_limit_alone = 1845 
RTWc_limit_alone = 2726 

Commands details: 
total_CMD = 73801 
n_nop = 69252 
Read = 2666 
Write = 0 
L2_Alloc = 0 
L2_WB = 1196 
n_act = 513 
n_pre = 497 
n_ref = 0 
n_req = 3624 
total_req = 3862 

Dual Bus Interface Util: 
issued_total_row = 1010 
issued_total_col = 3862 
Row_Bus_Util =  0.013685 
CoL_Bus_Util = 0.052330 
Either_Row_CoL_Bus_Util = 0.061639 
Issued_on_Two_Bus_Simul_Util = 0.004377 
issued_two_Eff = 0.071005 
queue_avg = 1.442569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44257
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69105 n_act=562 n_pre=546 n_ref_event=0 n_req=3698 n_rd=2687 n_rd_L2_A=0 n_write=0 n_wr_bk=1287 bw_util=0.05385
n_activity=12097 dram_eff=0.3285
bk0: 207a 70116i bk1: 216a 70210i bk2: 193a 71968i bk3: 191a 72070i bk4: 216a 71971i bk5: 209a 71782i bk6: 197a 71762i bk7: 192a 71559i bk8: 157a 71316i bk9: 157a 71180i bk10: 134a 72984i bk11: 134a 72978i bk12: 143a 70534i bk13: 139a 70450i bk14: 104a 72698i bk15: 98a 73023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848026
Row_Buffer_Locality_read = 0.825456
Row_Buffer_Locality_write = 0.908012
Bank_Level_Parallism = 4.051833
Bank_Level_Parallism_Col = 3.624936
Bank_Level_Parallism_Ready = 1.936336
write_to_read_ratio_blp_rw_average = 0.307972
GrpLevelPara = 2.198751 

BW Util details:
bwutil = 0.053848 
total_CMD = 73801 
util_bw = 3974 
Wasted_Col = 4005 
Wasted_Row = 1378 
Idle = 64444 

BW Util Bottlenecks: 
RCDc_limit = 3587 
RCDWRc_limit = 444 
WTRc_limit = 2461 
RTWc_limit = 2975 
CCDLc_limit = 1497 
rwq = 0 
CCDLc_limit_alone = 1005 
WTRc_limit_alone = 2083 
RTWc_limit_alone = 2861 

Commands details: 
total_CMD = 73801 
n_nop = 69105 
Read = 2687 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 3698 
total_req = 3974 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 3974 
Row_Bus_Util =  0.015013 
CoL_Bus_Util = 0.053848 
Either_Row_CoL_Bus_Util = 0.063631 
Issued_on_Two_Bus_Simul_Util = 0.005230 
issued_two_Eff = 0.082198 
queue_avg = 1.627634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62763
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69262 n_act=523 n_pre=507 n_ref_event=0 n_req=3617 n_rd=2626 n_rd_L2_A=0 n_write=0 n_wr_bk=1263 bw_util=0.0527
n_activity=11648 dram_eff=0.3339
bk0: 219a 69831i bk1: 214a 70788i bk2: 187a 72203i bk3: 183a 72323i bk4: 217a 71935i bk5: 217a 71744i bk6: 193a 72304i bk7: 187a 72102i bk8: 151a 71237i bk9: 141a 71326i bk10: 127a 73151i bk11: 130a 72935i bk12: 133a 71044i bk13: 134a 71275i bk14: 96a 72827i bk15: 97a 72885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855405
Row_Buffer_Locality_read = 0.834730
Row_Buffer_Locality_write = 0.910192
Bank_Level_Parallism = 3.794987
Bank_Level_Parallism_Col = 3.409343
Bank_Level_Parallism_Ready = 1.967601
write_to_read_ratio_blp_rw_average = 0.306114
GrpLevelPara = 2.141609 

BW Util details:
bwutil = 0.052696 
total_CMD = 73801 
util_bw = 3889 
Wasted_Col = 3807 
Wasted_Row = 1401 
Idle = 64704 

BW Util Bottlenecks: 
RCDc_limit = 3188 
RCDWRc_limit = 530 
WTRc_limit = 2096 
RTWc_limit = 2421 
CCDLc_limit = 1258 
rwq = 0 
CCDLc_limit_alone = 859 
WTRc_limit_alone = 1814 
RTWc_limit_alone = 2304 

Commands details: 
total_CMD = 73801 
n_nop = 69262 
Read = 2626 
Write = 0 
L2_Alloc = 0 
L2_WB = 1263 
n_act = 523 
n_pre = 507 
n_ref = 0 
n_req = 3617 
total_req = 3889 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 3889 
Row_Bus_Util =  0.013956 
CoL_Bus_Util = 0.052696 
Either_Row_CoL_Bus_Util = 0.061503 
Issued_on_Two_Bus_Simul_Util = 0.005149 
issued_two_Eff = 0.083719 
queue_avg = 1.466755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46676
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69149 n_act=525 n_pre=509 n_ref_event=0 n_req=3705 n_rd=2675 n_rd_L2_A=0 n_write=0 n_wr_bk=1286 bw_util=0.05367
n_activity=11613 dram_eff=0.3411
bk0: 226a 70081i bk1: 214a 70544i bk2: 195a 72017i bk3: 197a 72372i bk4: 218a 71694i bk5: 215a 71535i bk6: 192a 71647i bk7: 195a 71778i bk8: 147a 71139i bk9: 152a 71074i bk10: 121a 72917i bk11: 128a 72956i bk12: 142a 70476i bk13: 137a 70622i bk14: 96a 73061i bk15: 100a 73089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858300
Row_Buffer_Locality_read = 0.835888
Row_Buffer_Locality_write = 0.916505
Bank_Level_Parallism = 4.117537
Bank_Level_Parallism_Col = 3.717969
Bank_Level_Parallism_Ready = 2.048978
write_to_read_ratio_blp_rw_average = 0.316850
GrpLevelPara = 2.225029 

BW Util details:
bwutil = 0.053671 
total_CMD = 73801 
util_bw = 3961 
Wasted_Col = 3887 
Wasted_Row = 1264 
Idle = 64689 

BW Util Bottlenecks: 
RCDc_limit = 3307 
RCDWRc_limit = 480 
WTRc_limit = 3067 
RTWc_limit = 2639 
CCDLc_limit = 1585 
rwq = 0 
CCDLc_limit_alone = 1035 
WTRc_limit_alone = 2628 
RTWc_limit_alone = 2528 

Commands details: 
total_CMD = 73801 
n_nop = 69149 
Read = 2675 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 3705 
total_req = 3961 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 3961 
Row_Bus_Util =  0.014011 
CoL_Bus_Util = 0.053671 
Either_Row_CoL_Bus_Util = 0.063034 
Issued_on_Two_Bus_Simul_Util = 0.004648 
issued_two_Eff = 0.073732 
queue_avg = 1.556524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55652
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69217 n_act=526 n_pre=510 n_ref_event=0 n_req=3697 n_rd=2654 n_rd_L2_A=0 n_write=0 n_wr_bk=1275 bw_util=0.05324
n_activity=11753 dram_eff=0.3343
bk0: 225a 70466i bk1: 210a 70356i bk2: 189a 72290i bk3: 197a 72199i bk4: 208a 71760i bk5: 230a 71832i bk6: 192a 72257i bk7: 181a 72028i bk8: 150a 71075i bk9: 143a 71563i bk10: 131a 72884i bk11: 129a 72804i bk12: 136a 70714i bk13: 143a 70778i bk14: 95a 72811i bk15: 95a 72962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857722
Row_Buffer_Locality_read = 0.832329
Row_Buffer_Locality_write = 0.922339
Bank_Level_Parallism = 3.942845
Bank_Level_Parallism_Col = 3.527323
Bank_Level_Parallism_Ready = 1.916009
write_to_read_ratio_blp_rw_average = 0.321246
GrpLevelPara = 2.153060 

BW Util details:
bwutil = 0.053238 
total_CMD = 73801 
util_bw = 3929 
Wasted_Col = 3834 
Wasted_Row = 1300 
Idle = 64738 

BW Util Bottlenecks: 
RCDc_limit = 3284 
RCDWRc_limit = 457 
WTRc_limit = 2206 
RTWc_limit = 2720 
CCDLc_limit = 1406 
rwq = 0 
CCDLc_limit_alone = 925 
WTRc_limit_alone = 1873 
RTWc_limit_alone = 2572 

Commands details: 
total_CMD = 73801 
n_nop = 69217 
Read = 2654 
Write = 0 
L2_Alloc = 0 
L2_WB = 1275 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 3697 
total_req = 3929 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 3929 
Row_Bus_Util =  0.014038 
CoL_Bus_Util = 0.053238 
Either_Row_CoL_Bus_Util = 0.062113 
Issued_on_Two_Bus_Simul_Util = 0.005163 
issued_two_Eff = 0.083115 
queue_avg = 1.842793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84279
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69268 n_act=488 n_pre=472 n_ref_event=0 n_req=3622 n_rd=2627 n_rd_L2_A=0 n_write=0 n_wr_bk=1260 bw_util=0.05267
n_activity=11443 dram_eff=0.3397
bk0: 212a 70481i bk1: 208a 70679i bk2: 195a 71959i bk3: 197a 72279i bk4: 199a 71860i bk5: 210a 72220i bk6: 187a 72275i bk7: 187a 71947i bk8: 151a 71749i bk9: 156a 71195i bk10: 128a 72961i bk11: 131a 72889i bk12: 137a 70761i bk13: 140a 71457i bk14: 95a 73007i bk15: 94a 73138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865268
Row_Buffer_Locality_read = 0.843167
Row_Buffer_Locality_write = 0.923618
Bank_Level_Parallism = 3.739532
Bank_Level_Parallism_Col = 3.398195
Bank_Level_Parallism_Ready = 1.863905
write_to_read_ratio_blp_rw_average = 0.303336
GrpLevelPara = 2.122246 

BW Util details:
bwutil = 0.052669 
total_CMD = 73801 
util_bw = 3887 
Wasted_Col = 3785 
Wasted_Row = 1308 
Idle = 64821 

BW Util Bottlenecks: 
RCDc_limit = 3077 
RCDWRc_limit = 412 
WTRc_limit = 2411 
RTWc_limit = 2267 
CCDLc_limit = 1453 
rwq = 0 
CCDLc_limit_alone = 933 
WTRc_limit_alone = 1972 
RTWc_limit_alone = 2186 

Commands details: 
total_CMD = 73801 
n_nop = 69268 
Read = 2627 
Write = 0 
L2_Alloc = 0 
L2_WB = 1260 
n_act = 488 
n_pre = 472 
n_ref = 0 
n_req = 3622 
total_req = 3887 

Dual Bus Interface Util: 
issued_total_row = 960 
issued_total_col = 3887 
Row_Bus_Util =  0.013008 
CoL_Bus_Util = 0.052669 
Either_Row_CoL_Bus_Util = 0.061422 
Issued_on_Two_Bus_Simul_Util = 0.004255 
issued_two_Eff = 0.069270 
queue_avg = 1.525996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.526
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69101 n_act=523 n_pre=507 n_ref_event=0 n_req=3754 n_rd=2714 n_rd_L2_A=0 n_write=0 n_wr_bk=1320 bw_util=0.05466
n_activity=12300 dram_eff=0.328
bk0: 220a 69954i bk1: 219a 69710i bk2: 188a 71819i bk3: 198a 72092i bk4: 218a 71884i bk5: 228a 71740i bk6: 198a 71619i bk7: 196a 71653i bk8: 146a 71574i bk9: 164a 71380i bk10: 128a 72957i bk11: 123a 73105i bk12: 146a 70570i bk13: 148a 70631i bk14: 98a 72798i bk15: 96a 72764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860682
Row_Buffer_Locality_read = 0.838983
Row_Buffer_Locality_write = 0.917308
Bank_Level_Parallism = 3.978405
Bank_Level_Parallism_Col = 3.687913
Bank_Level_Parallism_Ready = 2.042142
write_to_read_ratio_blp_rw_average = 0.294402
GrpLevelPara = 2.176250 

BW Util details:
bwutil = 0.054661 
total_CMD = 73801 
util_bw = 4034 
Wasted_Col = 4139 
Wasted_Row = 1459 
Idle = 64169 

BW Util Bottlenecks: 
RCDc_limit = 3299 
RCDWRc_limit = 453 
WTRc_limit = 3263 
RTWc_limit = 2559 
CCDLc_limit = 1708 
rwq = 0 
CCDLc_limit_alone = 1068 
WTRc_limit_alone = 2776 
RTWc_limit_alone = 2406 

Commands details: 
total_CMD = 73801 
n_nop = 69101 
Read = 2714 
Write = 0 
L2_Alloc = 0 
L2_WB = 1320 
n_act = 523 
n_pre = 507 
n_ref = 0 
n_req = 3754 
total_req = 4034 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 4034 
Row_Bus_Util =  0.013956 
CoL_Bus_Util = 0.054661 
Either_Row_CoL_Bus_Util = 0.063685 
Issued_on_Two_Bus_Simul_Util = 0.004932 
issued_two_Eff = 0.077447 
queue_avg = 1.869758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86976
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69251 n_act=486 n_pre=470 n_ref_event=0 n_req=3633 n_rd=2621 n_rd_L2_A=0 n_write=0 n_wr_bk=1265 bw_util=0.05266
n_activity=11846 dram_eff=0.328
bk0: 222a 70296i bk1: 208a 70306i bk2: 193a 72398i bk3: 185a 72174i bk4: 217a 72029i bk5: 205a 72227i bk6: 185a 72121i bk7: 196a 72080i bk8: 140a 71236i bk9: 146a 71355i bk10: 122a 73107i bk11: 126a 73229i bk12: 142a 71330i bk13: 145a 70843i bk14: 92a 73058i bk15: 97a 72990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866226
Row_Buffer_Locality_read = 0.848150
Row_Buffer_Locality_write = 0.913043
Bank_Level_Parallism = 3.689459
Bank_Level_Parallism_Col = 3.345369
Bank_Level_Parallism_Ready = 1.940299
write_to_read_ratio_blp_rw_average = 0.330761
GrpLevelPara = 2.126635 

BW Util details:
bwutil = 0.052655 
total_CMD = 73801 
util_bw = 3886 
Wasted_Col = 3897 
Wasted_Row = 1343 
Idle = 64675 

BW Util Bottlenecks: 
RCDc_limit = 3075 
RCDWRc_limit = 528 
WTRc_limit = 1881 
RTWc_limit = 2991 
CCDLc_limit = 1252 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 1656 
RTWc_limit_alone = 2848 

Commands details: 
total_CMD = 73801 
n_nop = 69251 
Read = 2621 
Write = 0 
L2_Alloc = 0 
L2_WB = 1265 
n_act = 486 
n_pre = 470 
n_ref = 0 
n_req = 3633 
total_req = 3886 

Dual Bus Interface Util: 
issued_total_row = 956 
issued_total_col = 3886 
Row_Bus_Util =  0.012954 
CoL_Bus_Util = 0.052655 
Either_Row_CoL_Bus_Util = 0.061652 
Issued_on_Two_Bus_Simul_Util = 0.003957 
issued_two_Eff = 0.064176 
queue_avg = 1.506131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50613
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69242 n_act=554 n_pre=538 n_ref_event=0 n_req=3638 n_rd=2652 n_rd_L2_A=0 n_write=0 n_wr_bk=1235 bw_util=0.05267
n_activity=11733 dram_eff=0.3313
bk0: 218a 70169i bk1: 226a 69798i bk2: 183a 72480i bk3: 190a 72323i bk4: 211a 71986i bk5: 208a 71599i bk6: 188a 72225i bk7: 195a 71651i bk8: 159a 71488i bk9: 152a 71183i bk10: 126a 72739i bk11: 126a 72986i bk12: 138a 70890i bk13: 144a 70778i bk14: 91a 72836i bk15: 97a 73004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847719
Row_Buffer_Locality_read = 0.830694
Row_Buffer_Locality_write = 0.893509
Bank_Level_Parallism = 4.034100
Bank_Level_Parallism_Col = 3.533404
Bank_Level_Parallism_Ready = 1.977360
write_to_read_ratio_blp_rw_average = 0.311743
GrpLevelPara = 2.161550 

BW Util details:
bwutil = 0.052669 
total_CMD = 73801 
util_bw = 3887 
Wasted_Col = 3823 
Wasted_Row = 1293 
Idle = 64798 

BW Util Bottlenecks: 
RCDc_limit = 3247 
RCDWRc_limit = 539 
WTRc_limit = 2692 
RTWc_limit = 2823 
CCDLc_limit = 1513 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 2267 
RTWc_limit_alone = 2698 

Commands details: 
total_CMD = 73801 
n_nop = 69242 
Read = 2652 
Write = 0 
L2_Alloc = 0 
L2_WB = 1235 
n_act = 554 
n_pre = 538 
n_ref = 0 
n_req = 3638 
total_req = 3887 

Dual Bus Interface Util: 
issued_total_row = 1092 
issued_total_col = 3887 
Row_Bus_Util =  0.014797 
CoL_Bus_Util = 0.052669 
Either_Row_CoL_Bus_Util = 0.061774 
Issued_on_Two_Bus_Simul_Util = 0.005691 
issued_two_Eff = 0.092125 
queue_avg = 1.669490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66949
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69186 n_act=517 n_pre=501 n_ref_event=0 n_req=3710 n_rd=2700 n_rd_L2_A=0 n_write=0 n_wr_bk=1247 bw_util=0.05348
n_activity=12110 dram_eff=0.3259
bk0: 223a 70343i bk1: 216a 70395i bk2: 187a 72097i bk3: 186a 72536i bk4: 238a 72062i bk5: 217a 71655i bk6: 184a 72277i bk7: 191a 72252i bk8: 171a 71422i bk9: 152a 71398i bk10: 127a 72966i bk11: 131a 72910i bk12: 143a 71323i bk13: 143a 71167i bk14: 94a 72836i bk15: 97a 72855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860647
Row_Buffer_Locality_read = 0.840370
Row_Buffer_Locality_write = 0.914851
Bank_Level_Parallism = 3.621967
Bank_Level_Parallism_Col = 3.259340
Bank_Level_Parallism_Ready = 1.974411
write_to_read_ratio_blp_rw_average = 0.312151
GrpLevelPara = 2.048490 

BW Util details:
bwutil = 0.053482 
total_CMD = 73801 
util_bw = 3947 
Wasted_Col = 4022 
Wasted_Row = 1427 
Idle = 64405 

BW Util Bottlenecks: 
RCDc_limit = 3366 
RCDWRc_limit = 455 
WTRc_limit = 1970 
RTWc_limit = 2346 
CCDLc_limit = 1234 
rwq = 0 
CCDLc_limit_alone = 903 
WTRc_limit_alone = 1728 
RTWc_limit_alone = 2257 

Commands details: 
total_CMD = 73801 
n_nop = 69186 
Read = 2700 
Write = 0 
L2_Alloc = 0 
L2_WB = 1247 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 3710 
total_req = 3947 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 3947 
Row_Bus_Util =  0.013794 
CoL_Bus_Util = 0.053482 
Either_Row_CoL_Bus_Util = 0.062533 
Issued_on_Two_Bus_Simul_Util = 0.004742 
issued_two_Eff = 0.075840 
queue_avg = 1.568488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56849
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69206 n_act=506 n_pre=490 n_ref_event=0 n_req=3657 n_rd=2630 n_rd_L2_A=0 n_write=0 n_wr_bk=1311 bw_util=0.0534
n_activity=11523 dram_eff=0.342
bk0: 204a 70521i bk1: 210a 70589i bk2: 199a 72414i bk3: 180a 72102i bk4: 208a 71519i bk5: 220a 71874i bk6: 192a 72011i bk7: 192a 71979i bk8: 139a 71322i bk9: 169a 70982i bk10: 126a 72939i bk11: 126a 73084i bk12: 135a 71211i bk13: 143a 70961i bk14: 94a 72910i bk15: 93a 73023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861635
Row_Buffer_Locality_read = 0.837643
Row_Buffer_Locality_write = 0.923077
Bank_Level_Parallism = 3.959313
Bank_Level_Parallism_Col = 3.512540
Bank_Level_Parallism_Ready = 2.006344
write_to_read_ratio_blp_rw_average = 0.328423
GrpLevelPara = 2.166183 

BW Util details:
bwutil = 0.053400 
total_CMD = 73801 
util_bw = 3941 
Wasted_Col = 3754 
Wasted_Row = 1153 
Idle = 64953 

BW Util Bottlenecks: 
RCDc_limit = 3163 
RCDWRc_limit = 445 
WTRc_limit = 2104 
RTWc_limit = 2865 
CCDLc_limit = 1339 
rwq = 0 
CCDLc_limit_alone = 957 
WTRc_limit_alone = 1841 
RTWc_limit_alone = 2746 

Commands details: 
total_CMD = 73801 
n_nop = 69206 
Read = 2630 
Write = 0 
L2_Alloc = 0 
L2_WB = 1311 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 3657 
total_req = 3941 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 3941 
Row_Bus_Util =  0.013496 
CoL_Bus_Util = 0.053400 
Either_Row_CoL_Bus_Util = 0.062262 
Issued_on_Two_Bus_Simul_Util = 0.004634 
issued_two_Eff = 0.074429 
queue_avg = 1.484045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48404
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73801 n_nop=69278 n_act=512 n_pre=496 n_ref_event=0 n_req=3635 n_rd=2630 n_rd_L2_A=0 n_write=0 n_wr_bk=1225 bw_util=0.05224
n_activity=12101 dram_eff=0.3186
bk0: 216a 70069i bk1: 204a 70164i bk2: 187a 72476i bk3: 193a 72034i bk4: 215a 71738i bk5: 200a 72330i bk6: 185a 72294i bk7: 185a 71902i bk8: 161a 70964i bk9: 146a 71327i bk10: 128a 72537i bk11: 122a 73132i bk12: 145a 71189i bk13: 150a 70951i bk14: 93a 73141i bk15: 100a 72920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859147
Row_Buffer_Locality_read = 0.838023
Row_Buffer_Locality_write = 0.914428
Bank_Level_Parallism = 3.788168
Bank_Level_Parallism_Col = 3.417333
Bank_Level_Parallism_Ready = 1.954345
write_to_read_ratio_blp_rw_average = 0.326833
GrpLevelPara = 2.103431 

BW Util details:
bwutil = 0.052235 
total_CMD = 73801 
util_bw = 3855 
Wasted_Col = 4043 
Wasted_Row = 1416 
Idle = 64487 

BW Util Bottlenecks: 
RCDc_limit = 3367 
RCDWRc_limit = 465 
WTRc_limit = 2080 
RTWc_limit = 2976 
CCDLc_limit = 1397 
rwq = 0 
CCDLc_limit_alone = 979 
WTRc_limit_alone = 1788 
RTWc_limit_alone = 2850 

Commands details: 
total_CMD = 73801 
n_nop = 69278 
Read = 2630 
Write = 0 
L2_Alloc = 0 
L2_WB = 1225 
n_act = 512 
n_pre = 496 
n_ref = 0 
n_req = 3635 
total_req = 3855 

Dual Bus Interface Util: 
issued_total_row = 1008 
issued_total_col = 3855 
Row_Bus_Util =  0.013658 
CoL_Bus_Util = 0.052235 
Either_Row_CoL_Bus_Util = 0.061286 
Issued_on_Two_Bus_Simul_Util = 0.004607 
issued_two_Eff = 0.075171 
queue_avg = 1.639219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6415, Miss = 2534, Miss_rate = 0.395, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 6508, Miss = 2597, Miss_rate = 0.399, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 6576, Miss = 2597, Miss_rate = 0.395, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 6632, Miss = 2668, Miss_rate = 0.402, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 6415, Miss = 2461, Miss_rate = 0.384, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 6506, Miss = 2571, Miss_rate = 0.395, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 6454, Miss = 2590, Miss_rate = 0.401, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 6434, Miss = 2633, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6464, Miss = 2535, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6543, Miss = 2627, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 6542, Miss = 2623, Miss_rate = 0.401, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 6548, Miss = 2641, Miss_rate = 0.403, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 6407, Miss = 2539, Miss_rate = 0.396, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 6368, Miss = 2535, Miss_rate = 0.398, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 6447, Miss = 2530, Miss_rate = 0.392, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 6539, Miss = 2642, Miss_rate = 0.404, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 6494, Miss = 2574, Miss_rate = 0.396, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 6406, Miss = 2565, Miss_rate = 0.400, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 6569, Miss = 2588, Miss_rate = 0.394, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 6546, Miss = 2608, Miss_rate = 0.398, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 6419, Miss = 2559, Miss_rate = 0.399, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 6503, Miss = 2603, Miss_rate = 0.400, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 6541, Miss = 2620, Miss_rate = 0.401, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 6659, Miss = 2627, Miss_rate = 0.395, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 6394, Miss = 2428, Miss_rate = 0.380, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 6418, Miss = 2573, Miss_rate = 0.401, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 6443, Miss = 2466, Miss_rate = 0.383, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 6383, Miss = 2526, Miss_rate = 0.396, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 6522, Miss = 2649, Miss_rate = 0.406, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 6559, Miss = 2562, Miss_rate = 0.391, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 6382, Miss = 2537, Miss_rate = 0.398, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 6434, Miss = 2530, Miss_rate = 0.393, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 6511, Miss = 2600, Miss_rate = 0.399, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[33]: Access = 6467, Miss = 2533, Miss_rate = 0.392, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 6386, Miss = 2516, Miss_rate = 0.394, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 6540, Miss = 2582, Miss_rate = 0.395, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 6394, Miss = 2534, Miss_rate = 0.396, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 6377, Miss = 2450, Miss_rate = 0.384, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 6460, Miss = 2576, Miss_rate = 0.399, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 6388, Miss = 2466, Miss_rate = 0.386, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 6435, Miss = 2524, Miss_rate = 0.392, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 6417, Miss = 2537, Miss_rate = 0.395, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 6429, Miss = 2615, Miss_rate = 0.407, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 6561, Miss = 2556, Miss_rate = 0.390, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 6605, Miss = 2610, Miss_rate = 0.395, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 6434, Miss = 2511, Miss_rate = 0.390, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 6523, Miss = 2556, Miss_rate = 0.392, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 6449, Miss = 2575, Miss_rate = 0.399, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 6537, Miss = 2614, Miss_rate = 0.400, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 6343, Miss = 2542, Miss_rate = 0.401, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 6453, Miss = 2555, Miss_rate = 0.396, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 6484, Miss = 2549, Miss_rate = 0.393, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 6661, Miss = 2715, Miss_rate = 0.408, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 6558, Miss = 2558, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 6369, Miss = 2493, Miss_rate = 0.391, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 6440, Miss = 2568, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6520, Miss = 2608, Miss_rate = 0.400, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 6514, Miss = 2463, Miss_rate = 0.378, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 6434, Miss = 2593, Miss_rate = 0.403, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 6423, Miss = 2589, Miss_rate = 0.403, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 6574, Miss = 2643, Miss_rate = 0.402, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 6484, Miss = 2461, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6388, Miss = 2513, Miss_rate = 0.393, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 6373, Miss = 2515, Miss_rate = 0.395, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 414401
L2_total_cache_misses = 164058
L2_total_cache_miss_rate = 0.3959
L2_total_cache_pending_hits = 293
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 246848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 292
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3202
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64338
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14558
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 332302
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82099
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=332302
icnt_total_pkts_simt_to_mem=414401
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 404697
Req_Network_cycles = 125635
Req_Network_injected_packets_per_cycle =       3.2212 
Req_Network_conflicts_per_cycle =       1.2860
Req_Network_conflicts_per_cycle_util =       6.3668
Req_Bank_Level_Parallism =      15.9480
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6656
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7804

Reply_Network_injected_packets_num = 332302
Reply_Network_cycles = 125635
Reply_Network_injected_packets_per_cycle =        2.6450
Reply_Network_conflicts_per_cycle =        1.0434
Reply_Network_conflicts_per_cycle_util =       5.2567
Reply_Bank_Level_Parallism =      13.3257
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2291
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0331
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 13 sec (133 sec)
gpgpu_simulation_rate = 114270 (inst/sec)
gpgpu_simulation_rate = 944 (cycle/sec)
gpgpu_silicon_slowdown = 1532838x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 64 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5817
gpu_sim_insn = 1014322
gpu_ipc =     174.3720
gpu_tot_sim_cycle = 131452
gpu_tot_sim_insn = 16212352
gpu_tot_ipc =     123.3329
gpu_tot_issued_cta = 1792
gpu_occupancy = 32.1091% 
gpu_tot_occupancy = 23.7843% 
max_total_param_size = 0
gpu_stall_dramfull = 43310
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3521
partiton_level_parallism_total  =       3.0942
partiton_level_parallism_util =      17.2101
partiton_level_parallism_util_total  =      15.9539
L2_BW  =      16.3023 GB/Sec
L2_BW_total  =     117.7749 GB/Sec
gpu_total_sim_rate=117480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14395, Miss = 6838, Miss_rate = 0.475, Pending_hits = 84, Reservation_fails = 450
	L1D_cache_core[1]: Access = 14053, Miss = 6638, Miss_rate = 0.472, Pending_hits = 79, Reservation_fails = 440
	L1D_cache_core[2]: Access = 12023, Miss = 5698, Miss_rate = 0.474, Pending_hits = 55, Reservation_fails = 303
	L1D_cache_core[3]: Access = 12262, Miss = 5852, Miss_rate = 0.477, Pending_hits = 48, Reservation_fails = 215
	L1D_cache_core[4]: Access = 12912, Miss = 6072, Miss_rate = 0.470, Pending_hits = 92, Reservation_fails = 448
	L1D_cache_core[5]: Access = 12746, Miss = 5979, Miss_rate = 0.469, Pending_hits = 70, Reservation_fails = 298
	L1D_cache_core[6]: Access = 12872, Miss = 6134, Miss_rate = 0.477, Pending_hits = 59, Reservation_fails = 479
	L1D_cache_core[7]: Access = 12805, Miss = 6132, Miss_rate = 0.479, Pending_hits = 54, Reservation_fails = 307
	L1D_cache_core[8]: Access = 13005, Miss = 6235, Miss_rate = 0.479, Pending_hits = 52, Reservation_fails = 419
	L1D_cache_core[9]: Access = 12651, Miss = 6035, Miss_rate = 0.477, Pending_hits = 55, Reservation_fails = 331
	L1D_cache_core[10]: Access = 13205, Miss = 6310, Miss_rate = 0.478, Pending_hits = 70, Reservation_fails = 389
	L1D_cache_core[11]: Access = 13873, Miss = 6662, Miss_rate = 0.480, Pending_hits = 74, Reservation_fails = 325
	L1D_cache_core[12]: Access = 12948, Miss = 6102, Miss_rate = 0.471, Pending_hits = 77, Reservation_fails = 462
	L1D_cache_core[13]: Access = 12359, Miss = 5837, Miss_rate = 0.472, Pending_hits = 66, Reservation_fails = 280
	L1D_cache_core[14]: Access = 12898, Miss = 6062, Miss_rate = 0.470, Pending_hits = 66, Reservation_fails = 221
	L1D_cache_core[15]: Access = 12725, Miss = 5986, Miss_rate = 0.470, Pending_hits = 63, Reservation_fails = 375
	L1D_cache_core[16]: Access = 17756, Miss = 8215, Miss_rate = 0.463, Pending_hits = 149, Reservation_fails = 579
	L1D_cache_core[17]: Access = 18209, Miss = 8417, Miss_rate = 0.462, Pending_hits = 177, Reservation_fails = 511
	L1D_cache_core[18]: Access = 18197, Miss = 8507, Miss_rate = 0.467, Pending_hits = 197, Reservation_fails = 737
	L1D_cache_core[19]: Access = 17659, Miss = 8252, Miss_rate = 0.467, Pending_hits = 204, Reservation_fails = 741
	L1D_cache_core[20]: Access = 17454, Miss = 8038, Miss_rate = 0.461, Pending_hits = 170, Reservation_fails = 665
	L1D_cache_core[21]: Access = 18920, Miss = 8740, Miss_rate = 0.462, Pending_hits = 185, Reservation_fails = 884
	L1D_cache_core[22]: Access = 17827, Miss = 8151, Miss_rate = 0.457, Pending_hits = 141, Reservation_fails = 719
	L1D_cache_core[23]: Access = 17230, Miss = 8023, Miss_rate = 0.466, Pending_hits = 167, Reservation_fails = 917
	L1D_cache_core[24]: Access = 17334, Miss = 7975, Miss_rate = 0.460, Pending_hits = 164, Reservation_fails = 834
	L1D_cache_core[25]: Access = 18178, Miss = 8397, Miss_rate = 0.462, Pending_hits = 167, Reservation_fails = 646
	L1D_cache_core[26]: Access = 17963, Miss = 8338, Miss_rate = 0.464, Pending_hits = 164, Reservation_fails = 1110
	L1D_cache_core[27]: Access = 17934, Miss = 8416, Miss_rate = 0.469, Pending_hits = 180, Reservation_fails = 775
	L1D_cache_core[28]: Access = 17106, Miss = 7937, Miss_rate = 0.464, Pending_hits = 167, Reservation_fails = 626
	L1D_cache_core[29]: Access = 18218, Miss = 8443, Miss_rate = 0.463, Pending_hits = 188, Reservation_fails = 852
	L1D_cache_core[30]: Access = 18473, Miss = 8476, Miss_rate = 0.459, Pending_hits = 171, Reservation_fails = 852
	L1D_cache_core[31]: Access = 17709, Miss = 8268, Miss_rate = 0.467, Pending_hits = 178, Reservation_fails = 1007
	L1D_cache_core[32]: Access = 17664, Miss = 8135, Miss_rate = 0.461, Pending_hits = 180, Reservation_fails = 900
	L1D_cache_core[33]: Access = 16869, Miss = 7856, Miss_rate = 0.466, Pending_hits = 173, Reservation_fails = 774
	L1D_cache_core[34]: Access = 16461, Miss = 7597, Miss_rate = 0.462, Pending_hits = 179, Reservation_fails = 767
	L1D_cache_core[35]: Access = 17010, Miss = 7789, Miss_rate = 0.458, Pending_hits = 159, Reservation_fails = 717
	L1D_cache_core[36]: Access = 16930, Miss = 7759, Miss_rate = 0.458, Pending_hits = 162, Reservation_fails = 754
	L1D_cache_core[37]: Access = 17377, Miss = 8119, Miss_rate = 0.467, Pending_hits = 154, Reservation_fails = 678
	L1D_cache_core[38]: Access = 17031, Miss = 7862, Miss_rate = 0.462, Pending_hits = 174, Reservation_fails = 431
	L1D_cache_core[39]: Access = 16803, Miss = 7848, Miss_rate = 0.467, Pending_hits = 182, Reservation_fails = 1002
	L1D_cache_core[40]: Access = 16935, Miss = 7820, Miss_rate = 0.462, Pending_hits = 181, Reservation_fails = 645
	L1D_cache_core[41]: Access = 18016, Miss = 8506, Miss_rate = 0.472, Pending_hits = 193, Reservation_fails = 890
	L1D_cache_core[42]: Access = 17127, Miss = 8051, Miss_rate = 0.470, Pending_hits = 174, Reservation_fails = 751
	L1D_cache_core[43]: Access = 17799, Miss = 8268, Miss_rate = 0.465, Pending_hits = 151, Reservation_fails = 986
	L1D_cache_core[44]: Access = 17138, Miss = 7845, Miss_rate = 0.458, Pending_hits = 163, Reservation_fails = 872
	L1D_cache_core[45]: Access = 18064, Miss = 8439, Miss_rate = 0.467, Pending_hits = 218, Reservation_fails = 970
	L1D_cache_core[46]: Access = 17163, Miss = 8033, Miss_rate = 0.468, Pending_hits = 212, Reservation_fails = 1016
	L1D_cache_core[47]: Access = 17809, Miss = 8354, Miss_rate = 0.469, Pending_hits = 211, Reservation_fails = 1169
	L1D_cache_core[48]: Access = 14371, Miss = 6701, Miss_rate = 0.466, Pending_hits = 145, Reservation_fails = 488
	L1D_cache_core[49]: Access = 15097, Miss = 6953, Miss_rate = 0.461, Pending_hits = 153, Reservation_fails = 740
	L1D_cache_core[50]: Access = 15244, Miss = 7078, Miss_rate = 0.464, Pending_hits = 160, Reservation_fails = 765
	L1D_cache_core[51]: Access = 14815, Miss = 6878, Miss_rate = 0.464, Pending_hits = 155, Reservation_fails = 653
	L1D_cache_core[52]: Access = 14628, Miss = 6690, Miss_rate = 0.457, Pending_hits = 135, Reservation_fails = 554
	L1D_cache_core[53]: Access = 14691, Miss = 6882, Miss_rate = 0.468, Pending_hits = 152, Reservation_fails = 786
	L1D_cache_core[54]: Access = 14094, Miss = 6637, Miss_rate = 0.471, Pending_hits = 145, Reservation_fails = 554
	L1D_cache_core[55]: Access = 14764, Miss = 6917, Miss_rate = 0.469, Pending_hits = 157, Reservation_fails = 663
	L1D_cache_core[56]: Access = 15035, Miss = 7053, Miss_rate = 0.469, Pending_hits = 187, Reservation_fails = 860
	L1D_cache_core[57]: Access = 14181, Miss = 6456, Miss_rate = 0.455, Pending_hits = 140, Reservation_fails = 716
	L1D_cache_core[58]: Access = 13794, Miss = 6425, Miss_rate = 0.466, Pending_hits = 143, Reservation_fails = 679
	L1D_cache_core[59]: Access = 13707, Miss = 6353, Miss_rate = 0.463, Pending_hits = 147, Reservation_fails = 578
	L1D_cache_core[60]: Access = 14435, Miss = 6808, Miss_rate = 0.472, Pending_hits = 173, Reservation_fails = 856
	L1D_cache_core[61]: Access = 15917, Miss = 7504, Miss_rate = 0.471, Pending_hits = 184, Reservation_fails = 808
	L1D_cache_core[62]: Access = 14818, Miss = 6979, Miss_rate = 0.471, Pending_hits = 182, Reservation_fails = 768
	L1D_cache_core[63]: Access = 14141, Miss = 6532, Miss_rate = 0.462, Pending_hits = 166, Reservation_fails = 884
	L1D_cache_core[64]: Access = 9805, Miss = 4759, Miss_rate = 0.485, Pending_hits = 45, Reservation_fails = 332
	L1D_cache_core[65]: Access = 10168, Miss = 4950, Miss_rate = 0.487, Pending_hits = 44, Reservation_fails = 214
	L1D_cache_core[66]: Access = 9953, Miss = 4783, Miss_rate = 0.481, Pending_hits = 40, Reservation_fails = 392
	L1D_cache_core[67]: Access = 10845, Miss = 5232, Miss_rate = 0.482, Pending_hits = 71, Reservation_fails = 323
	L1D_cache_core[68]: Access = 10622, Miss = 5057, Miss_rate = 0.476, Pending_hits = 50, Reservation_fails = 325
	L1D_cache_core[69]: Access = 9751, Miss = 4671, Miss_rate = 0.479, Pending_hits = 47, Reservation_fails = 253
	L1D_cache_core[70]: Access = 10835, Miss = 5212, Miss_rate = 0.481, Pending_hits = 46, Reservation_fails = 344
	L1D_cache_core[71]: Access = 10531, Miss = 5076, Miss_rate = 0.482, Pending_hits = 43, Reservation_fails = 298
	L1D_cache_core[72]: Access = 10192, Miss = 4943, Miss_rate = 0.485, Pending_hits = 45, Reservation_fails = 210
	L1D_cache_core[73]: Access = 10132, Miss = 4892, Miss_rate = 0.483, Pending_hits = 54, Reservation_fails = 292
	L1D_cache_core[74]: Access = 10733, Miss = 5189, Miss_rate = 0.483, Pending_hits = 46, Reservation_fails = 271
	L1D_cache_core[75]: Access = 10084, Miss = 4899, Miss_rate = 0.486, Pending_hits = 41, Reservation_fails = 318
	L1D_cache_core[76]: Access = 10497, Miss = 5001, Miss_rate = 0.476, Pending_hits = 48, Reservation_fails = 228
	L1D_cache_core[77]: Access = 9626, Miss = 4671, Miss_rate = 0.485, Pending_hits = 47, Reservation_fails = 304
	L1D_cache_core[78]: Access = 11558, Miss = 5490, Miss_rate = 0.475, Pending_hits = 47, Reservation_fails = 287
	L1D_cache_core[79]: Access = 10140, Miss = 4870, Miss_rate = 0.480, Pending_hits = 56, Reservation_fails = 291
	L1D_total_cache_accesses = 1169299
	L1D_total_cache_misses = 547987
	L1D_total_cache_miss_rate = 0.4686
	L1D_total_cache_pending_hits = 9993
	L1D_total_cache_reservation_fails = 47553
	L1D_cache_data_port_util = 0.233
	L1D_cache_fill_port_util = 0.117
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 548421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 160280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 174070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9961
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 180385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 892732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276567

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1119, 900, 1115, 957, 891, 711, 821, 800, 791, 906, 1150, 956, 816, 1042, 955, 1074, 556, 557, 717, 967, 795, 704, 703, 459, 857, 724, 510, 666, 388, 376, 679, 316, 
gpgpu_n_tot_thrd_icount = 16212352
gpgpu_n_tot_w_icount = 1861042
gpgpu_n_stall_shd_mem = 246952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 334350
gpgpu_n_mem_write_global = 72395
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 221497
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:705302	W0_Idle:2140163	W0_Scoreboard:6860665	W1:451783	W2:215653	W3:150378	W4:120668	W5:92581	W6:62705	W7:45170	W8:30182	W9:24108	W10:21155	W11:21901	W12:23457	W13:26270	W14:25592	W15:28332	W16:25141	W17:20871	W18:15645	W19:9376	W20:6758	W21:3348	W22:1995	W23:1155	W24:672	W25:556	W26:711	W27:869	W28:871	W29:777	W30:1134	W31:2165	W32:287819
single_issue_nums: WS0:463777	WS1:463443	WS2:464783	WS3:469039	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2674800 {8:334350,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3206328 {40:65448,72:5314,104:509,136:1124,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13374000 {40:334350,}
maxmflatency = 2029 
max_icnt2mem_latency = 925 
maxmrqlatency = 1636 
max_icnt2sh_latency = 176 
averagemflatency = 320 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 7 
mrq_lat_table:10403 	30731 	7066 	8488 	10981 	19222 	16388 	10440 	5106 	792 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	209780 	79180 	35831 	9559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17175 	25765 	10738 	215581 	61820 	37707 	22326 	12027 	3606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	237311 	44332 	21132 	13527 	9331 	7644 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	54 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        31        29        33        53        33        32        64        64        36        40        38        65        34        38 
dram[1]:        49        61        28        31        50        43        32        26        76        64        33        33        51        37        33        28 
dram[2]:        33        42        28        31        35        45        26        28        64        64        32        35        32        48        44        34 
dram[3]:        35        32        29        31        41        42        27        33        64        67        34        37        49        35        26        31 
dram[4]:        30        29        35        31        45        44        31        34        64        73        29        35        55        26        35        29 
dram[5]:        37        42        32        30        48        49        31        28        73        64        40        37        45        77        34        31 
dram[6]:        65        37        28        29        41        44        32        29        77        64        32        36        67        38        42        33 
dram[7]:        39        41        35        31        45        48        36        33        64        64        32        29        27        48        28        34 
dram[8]:        30        48        32        30        44        51        27        26        68        73        32        46        57        40        43        35 
dram[9]:        41        52        27        34        44        53        29        39        64        64        33        37       111        31        36        38 
dram[10]:        31        37        30        36        45        43        30        30        64        64        32        33        37        36        41        33 
dram[11]:        53        49        31        34        46        45        31        30        70        64        39        37        35        62        31        35 
dram[12]:        45        38        34        30        49        41        29        28        82        64        36        37        44        78        27        35 
dram[13]:        32        45        28        35        37        49        25        29        64        64        34        32        30        46        35        30 
dram[14]:        51        48        31        30        46        47        29        30        64        64        36        28        32        77        28        34 
dram[15]:        49        40        30        29        46        51        30        30        64        64        34        33        30        35        35        37 
dram[16]:        43        42        25        30        46        46        30        33        70        64        31        36        32        66        33        39 
dram[17]:        51        42        39        29        45        45        28        34        64        64        38        27        37        37        26        36 
dram[18]:        49        44        29        31        40        47        30        30        64        64        33        36        42        60        35        41 
dram[19]:        40        47        36        28        40        44        29        29        73        64        31        37        27        50        35        25 
dram[20]:        48        37        31        32        47        44        26        28        64        64        38        40        48        37        32        34 
dram[21]:        41        50        34        29        41        44        32        35        64        64        31        34        27        67        33        28 
dram[22]:        51        47        36        28        41        46        28        32        64        64        37        32        32        43        35        26 
dram[23]:        44        42        30        33        48        41        39        31        64        79        34        41        33        40        39        28 
dram[24]:        44        40        32        35        42        47        32        32        64        64        42        34        50        53        34        33 
dram[25]:        40        57        30        30        43        44        32        36        64        64        40        36        71        31        34        31 
dram[26]:        44        52        33        28        47        54        36        31        64        64        38        35        52        38        29        32 
dram[27]:        41        40        28        32        44        38        32        31        65        64        39        34        68        41        34        30 
dram[28]:        46        41        30        32        44        36        28        30        64        78        29        35        49        44        32        30 
dram[29]:        45        44        27        28        53        39        31        32        64        64        32        40        55        31        27        38 
dram[30]:        39        51        32        29        40        47        30        30        64        65        28        44        34        51        34        32 
dram[31]:        49        40        35        31        48        43        27        30        64        64        35        38        29        31        35        33 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      6187 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  7.233333  6.238806  5.903226  5.400000  5.142857  6.705883  6.225806  6.785714 13.600000 23.200001  6.888889  5.160000 11.347826  9.206897  5.045455  5.526316 
dram[1]:  7.014493  7.906250  5.750000  5.617647  5.780488  6.108108  4.725000  6.333333 16.809525 18.421053  7.157895  5.863636  9.620689  7.625000  5.888889  6.466667 
dram[2]:  6.042253  5.243590  6.379310  5.666667  5.500000  6.875000  5.000000  6.962963 16.789474 16.285715  6.285714  6.526316  9.428572  9.000000  5.400000  6.062500 
dram[3]:  6.324324  6.256757  6.125000  7.153846  5.450000  5.139535  6.187500  5.285714 15.173913 21.529411  5.761905  6.894737  7.222222  9.925926  5.388889  6.500000 
dram[4]:  5.500000  5.415585  5.500000  4.897436  6.562500  6.457143  6.125000  6.851852 12.000000 21.823530  8.857142  6.190476  7.171429  7.848485  4.434783  4.882353 
dram[5]:  6.250000  6.575343  6.062500  7.692307  7.689655  6.875000  6.620690  5.078948 15.304348 18.736841  7.588235  7.277778  7.971428  7.939394  5.777778  5.529412 
dram[6]:  6.626866  9.104167  5.222222  5.457143  4.888889  5.071429  5.906250  6.482759 23.133333 20.294117  6.684210  7.444445  8.312500  8.275862  7.571429  5.200000 
dram[7]:  6.397059  6.909091  5.108108  5.222222  6.636364  4.695652  4.871795  5.606061 13.320000 27.000000  6.684210  7.588235  6.756757  8.258064  5.526316  5.555555 
dram[8]:  5.129412  6.765625  5.111111  8.391304  5.810811  6.264706  5.444445  4.547619 28.923077 26.461538  7.105263  6.285714 10.956522  9.461538  8.333333  6.000000 
dram[9]:  6.310811  6.306667  5.657143  4.800000  6.257143  6.157895  5.250000  4.897436 22.866667 20.470589  8.187500  8.642858 12.190476  7.484848  5.555555  4.900000 
dram[10]:  6.582089  5.831169  5.078948  6.137931  5.621622  5.090909  5.351351  5.333333 22.333334 17.904762  4.888889  5.954545  7.513514  9.800000  5.764706  6.533333 
dram[11]:  5.935897  5.851351  5.781250  5.685714  7.366667  6.171429  4.534883  5.081081 27.692308 19.052631  6.190476  5.520000  8.333333 13.000000  4.545455  4.800000 
dram[12]:  5.947369  5.985507  4.348837  6.266667  6.138889  5.970588  4.891892  5.757576 19.941177 22.200001  7.411765 10.076923  8.933333 11.181818  4.600000  6.312500 
dram[13]:  6.603175  7.047619  4.650000  5.575758  5.909091  6.228571  5.457143  4.227273 17.157894 16.666666  5.608696  6.263158 12.050000  8.925926  5.882353  5.750000 
dram[14]:  5.934210  7.666667  4.794872  5.243243  5.837838  5.414634  5.937500  7.840000 22.600000 24.600000  7.055555  5.681818  9.185185  8.931034  5.050000  5.529412 
dram[15]:  6.469697  7.093750  6.724138  6.551724  5.447369  6.906250  5.400000  4.897436 17.052631 23.133333  7.411765  7.352941  6.461538 10.400000  3.846154  5.050000 
dram[16]:  6.068493  7.593220  4.404762  6.807693  5.404762  6.027778  5.485714  4.974359 18.000000 16.619047  5.727273  6.578948 10.269231  8.758620  5.000000  6.058824 
dram[17]:  6.147059  6.661539  4.743590  6.379310  6.028572  5.552631  5.741935  5.270270 18.894737 24.266666  5.652174  6.833333 10.000000  8.700000  4.727273  5.315790 
dram[18]:  6.661539  5.918919  5.848485  4.675676  5.050000  5.833333  5.382353  4.800000 15.947369 13.280000  6.000000  5.333333 11.260870  8.064516  5.222222  7.066667 
dram[19]:  6.287879  5.756410  4.794872  6.187500  5.358974  6.083333  5.277778  5.500000 14.521739 22.799999  6.684210  9.692307  9.960000  7.939394  5.611111  4.681818 
dram[20]:  6.400000  5.301205  7.560000  6.310345  6.027778  6.676471  5.352941  5.848485 18.789474 15.619047  5.869565  7.705883  9.074074  6.405406  6.176471  7.846154 
dram[21]:  5.666667  6.257143  4.825000  4.775000  5.268293  5.971428  4.804878  4.571429 15.809524 20.647058  8.375000  8.375000  6.341464  9.961538  5.142857  6.058824 
dram[22]:  5.543210  7.118644  5.342857  6.100000  5.864865  5.425000  6.892857  5.194445 17.052631 17.789474  6.350000  6.842105  8.151515  7.058824  6.466667  5.388889 
dram[23]:  6.454545  7.063492  4.875000  5.628572  6.606061  5.119048  4.800000  5.571429 16.000000 17.952381  7.294117 10.076923  8.125000  9.481482  5.157895  4.952381 
dram[24]:  7.393443  7.046875  5.558824  4.925000  5.200000  5.476191  6.193548  5.027778 14.695652 23.000000  7.764706  6.333333  8.419354  7.848485  4.217391  6.333333 
dram[25]:  6.283582  7.423729  4.756098  6.156250  4.738095  7.000000  6.678571  5.342857 31.000000 16.380953  7.588235  7.705883  9.448276 11.428572  4.809524  5.529412 
dram[26]:  6.211267  5.886076  5.371428  5.657143  6.812500  6.705883  4.604651  6.758621 30.909090 21.058823  6.550000  6.888889  8.151515  9.666667  4.454545  5.647059 
dram[27]:  6.442857  6.382353  6.433333  5.606061  6.027778  6.833333  5.781250  6.125000 17.578947 19.294117  7.176471  7.411765 10.200000 10.185185  5.875000  5.823529 
dram[28]:  6.200000  5.705128  6.777778  5.277778  6.393939  4.160000  6.714286  4.642857 18.000000 13.480000  6.736842  7.411765  8.500000  6.275000  4.550000  5.444445 
dram[29]:  7.209677  7.966102  4.348837  7.153846  6.263158  4.822222  5.935484  7.074074 14.695652 16.476191  7.937500  6.894737  7.485714  8.483871  4.318182  5.157895 
dram[30]:  7.262295  8.113208  6.218750  5.294117  4.521739  5.641026  6.620690  5.647059 19.235294 15.913043  6.350000  8.533334  7.875000  8.218750  4.800000  5.000000 
dram[31]:  6.397260  6.590909  5.843750  5.361111  5.512821  5.882353  5.441176  5.441176 20.176470 19.705883  4.448276  8.266666  9.800000  9.000000  6.333333  5.941176 
average row locality = 119619/16646 = 7.186051
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       215       183       189       216       228       193       190       169       181       124       128       145       145       108       104 
dram[1]:       227       231       184       191       237       226       189       190       184       189       136       129       147       140       105        97 
dram[2]:       212       212       185       187       209       220       200       188       166       190       132       123       139       138       107        97 
dram[3]:       216       233       196       186       218       221       198       185       181       190       121       131       140       147        96       101 
dram[4]:       211       218       187       191       210       226       196       185       173       190       124       129       135       134        99        82 
dram[5]:       203       224       194       200       223       220       192       193       182       192       126       131       146       144       104        93 
dram[6]:       220       203       188       191       220       213       189       188       175       175       126       133       139       138       106       104 
dram[7]:       206       215       189       188       219       216       190       185       185       184       126       128       138       141       101        97 
dram[8]:       227       224       184       193       215       213       196       191       181       192       135       132       139       144        98        90 
dram[9]:       224       214       198       192       219       234       189       191       173       195       131       121       138       141       100        97 
dram[10]:       218       223       193       178       208       224       198       192       172       187       132       131       143       143        98        98 
dram[11]:       219       209       185       199       221       216       195       188       192       180       129       134       148       143        96        95 
dram[12]:       233       197       187       188       221       203       181       190       186       170       126       131       150       134        90       100 
dram[13]:       199       219       186       184       195       218       191       186       161       179       129       119       140       140        98        91 
dram[14]:       208       232       187       194       216       222       190       196       177       188       127       125       139       134        94        92 
dram[15]:       207       217       195       190       207       221       189       191       179       193       126       125       141       143        96        98 
dram[16]:       227       212       185       177       227       217       192       194       167       184       125       122       145       134        93       102 
dram[17]:       215       215       185       185       211       211       178       195       195       183       130       123       143       144       103       101 
dram[18]:       208       219       193       173       202       210       183       192       162       178       124       128       137       146        92       103 
dram[19]:       200       220       187       198       209       219       190       187       179       175       125       122       130       144        98       101 
dram[20]:       201       217       189       183       217       227       182       193       190       168       134       131       143       138       104       101 
dram[21]:       207       216       193       191       216       209       197       192       181       185       134       134       143       139       104        98 
dram[22]:       219       214       187       183       217       217       193       187       171       173       127       130       133       134        96        97 
dram[23]:       226       214       195       197       218       215       192       195       171       184       121       128       142       137        96       100 
dram[24]:       225       210       189       197       208       230       192       181       170       175       131       129       136       143        95        95 
dram[25]:       212       208       195       197       199       210       187       187       183       184       128       131       137       140        95        94 
dram[26]:       220       219       188       198       218       228       198       196       166       188       128       123       146       148        98        96 
dram[27]:       222       208       193       185       217       205       185       196       172       170       122       126       142       145        92        97 
dram[28]:       218       226       183       190       211       208       188       195       187       176       126       126       138       144        91        97 
dram[29]:       223       216       187       186       238       217       184       191       199       184       127       131       143       143        94        97 
dram[30]:       204       210       199       180       208       220       192       192       163       197       126       126       135       143        94        93 
dram[31]:       216       204       187       193       215       200       185       185       193       170       128       122       145       150        93       100 
total dram reads = 86906
bank skew: 238/82 = 2.90
chip skew: 2802/2635 = 1.06
number of total write accesses:
dram[0]:       252       229         0         0         0         0         0         0       258       252         0         1       121       136         3         1 
dram[1]:       275       305         0         0         0         0         0         0       269       267         0         0       145       110         1         0 
dram[2]:       232       212         0         0         0         0         0         0       224       230         0         1       134       134         1         0 
dram[3]:       283       253         0         0         0         0         0         0       262       272         0         0       131       131         1         3 
dram[4]:       251       222         0         0         0         0         0         0       266       282         0         1       123       137         3         1 
dram[5]:       245       283         0         0         0         0         0         0       270       267         3         0       145       127         0         1 
dram[6]:       247       260         0         0         0         0         0         0       280       240         1         1       137       109         0         0 
dram[7]:       248       265         0         0         0         0         0         0       243       274         1         1       125       119         4         3 
dram[8]:       236       226         0         0         0         0         0         0       308       239         0         0       121       115         2         0 
dram[9]:       269       287         0         0         0         0         0         0       260       245         0         0       133       113         0         1 
dram[10]:       244       240         0         0         0         0         0         0       264       278         0         0       141       113         0         0 
dram[11]:       264       246         0         0         0         0         0         0       273       293         1         5       138       145         4         1 
dram[12]:       243       235         0         0         0         0         0         0       230       251         0         0       128       123         2         1 
dram[13]:       242       252         0         0         0         0         0         0       264       246         0         0       108       107         2         1 
dram[14]:       273       289         0         0         0         0         0         0       268       282         0         0       118       136         7         2 
dram[15]:       247       256         0         0         0         0         0         0       244       257         0         0       118       131         5         3 
dram[16]:       238       265         0         0         0         0         0         0       252       259         1         3       132       131         2         1 
dram[17]:       229       246         0         0         0         0         0         0       261       288         0         0       110       129         1         0 
dram[18]:       253       244         0         0         0         0         0         0       215       242         2         0       131       117         2         3 
dram[19]:       235       255         0         0         0         0         0         0       252       234         2         4       129       122         3         2 
dram[20]:       238       245         0         0         0         0         0         0       249       261         1         0       109       108         1         1 
dram[21]:       258       253         0         0         0         0         0         0       239       278         0         0       127       133         5         6 
dram[22]:       262       238         0         0         0         0         0         0       238       267         0         0       147       118         1         0 
dram[23]:       225       256         0         0         0         0         0         0       252       288         3         4       129       134         2         5 
dram[24]:       250       259         0         0         0         0         0         0       261       245         1         5       138       128         2         0 
dram[25]:       227       265         0         0         0         0         0         0       260       255         1         0       139       112         7         0 
dram[26]:       249       270         0         0         0         0         0         0       277       278         3         1       130       123         0         0 
dram[27]:       258       249         0         0         0         0         0         0       257       244         0         0       122       141         3         2 
dram[28]:       236       239         0         0         0         0         0         0       241       269         2         0       142       114         0         1 
dram[29]:       249       286         0         0         0         0         0         0       202       264         0         0       125       133         1         1 
dram[30]:       265       245         0         0         0         0         0         0       270       282         1         2       125       127         2         2 
dram[31]:       261       259         0         0         0         0         0         0       243       248         1         2       105       114         2         1 
total dram writes = 40890
min_bank_accesses = 0!
chip skew: 1375/1168 = 1.18
average mf latency per bank:
dram[0]:        313       317       679       727       732       680       737       820       357       330      6548      6225       316       302       622       628
dram[1]:        318       313       742       718       709       703       785       864       324       316      6353      6676       279       347       633       572
dram[2]:        350       353       702       707       714       709       741       847       359       342      6376      6653       291       305       668       642
dram[3]:        313       390       701       705       695       725       767       836       354       324      6876      6265       265       324       551       553
dram[4]:        382       357       652       752       699       695       773       861       328       317      6933      6459       275       277       651       649
dram[5]:        431       311       686       786       722       695       893       783       325       305      6556      6305       260       327       658       680
dram[6]:        368       308       670       684       618       653       776       827       320       333      5963      5773       237       313       640       583
dram[7]:        315       298       606       659       627       677       720       762       327       318      5718      5704       275       291       574       551
dram[8]:        361       353       781       711       731       754       798       822       318       366      6494      6397       335       308       599       619
dram[9]:        304       288       744       728       653       667       774       839       340       355      6387      6780       302       324       574       658
dram[10]:        373       343       720       730       654       677       831       793       330       325      6079      6179       272       330       664       667
dram[11]:        311       333       786       803       667       693       812       800       332       311      6587      6184       284       284       603       655
dram[12]:        319       284       658       694       619       712       747       805       364       341      6072      6071       266       273       576       610
dram[13]:        301       292       670       652       653       696       714       789       343       337      5622      6210       302       312       609       623
dram[14]:        294       266       746       724       671       735       739       902       344       325      6443      6562       311       257       578       668
dram[15]:        320       313       731       750       631       751       764       821       335       319      6510      6411       311       289       575       606
dram[16]:        343       304       652       642       706       647       737       753       362       327      6359      6381       269       278       584       600
dram[17]:        345       337       670       628       712       655       746       750       337       320      6173      6503       301       278       547       646
dram[18]:        327       341       631       637       614       669       792       775       387       352      6224      6047       283       287       589       635
dram[19]:        330       311       687       625       699       664       772       752       338       375      6060      6155       268       295       571       592
dram[20]:        335       335       818       604       643       649       807       867       358       342      5988      6341       308       316       565       635
dram[21]:        310       360       675       632       654       646       731       853       347       325      6084      5834       297       298       543       563
dram[22]:        310       341       718       639       643       661       757       820       357       333      6229      6089       257       284       553       580
dram[23]:        362       332       694       634       630       627       781       782       362       330      6766      6438       275       294       589       578
dram[24]:        390       321       876       714       707       734       826       834       340       344      6516      6330       293       321       655       646
dram[25]:        321       273       766       644       652       724       822       743       338       340      5882      5786       278       282       554       583
dram[26]:        344       292       730       761       731       705       753       795       316       316      6243      6351       277       307       577       583
dram[27]:        310       303       724       683       722       698       695       727       339       334      6402      6117       302       263       620       532
dram[28]:        340       338       690       708       710       732       758       817       339       347      6546      6495       299       300       634       589
dram[29]:        303       282       707       756       633       685       732       701       359       331      6092      5786       300       278       572       590
dram[30]:        289       286       704       726       716       714       688       757       333       323      6409      6217       316       281       630       590
dram[31]:        300       297       712       703       713       718       716       761       349       349      6014      6124       366       296       618       630
maximum mf latency per bank:
dram[0]:       1568      1694      1415      1530      1482      1564      1625      1644      1763       955      1028       975      1419      2013      1376      1271
dram[1]:       1774      1718      1654      1593      1604      1546      1674      1635      1625      1268      1030      1007      1778      1766      1573      1155
dram[2]:       1542      1639      1591      1602      1469      1640      1514      1541      1486      1341      1048       944      1401      1365      1518      1266
dram[3]:       1624      1881      1619      1593      1521      1561      1552      1621      1702      1330      1074       948      1199      1727      1539      1162
dram[4]:       1901      1962      1708      1590      1444      1538      1631      1625      1453      1018      1129      1125      1382      1354      1448      1413
dram[5]:       1979      2029      1861      1775      1741      1674      1866      1717      1741      1083      1130      1130      1188      1268      1562      1616
dram[6]:       1634      1696      1390      1356      1345      1352      1465      1485      1212      1196       893      1039      1090      1744      1203      1166
dram[7]:       1478      1696      1199      1354      1247      1268      1424      1370       924       986       861       913      1490       963      1040       999
dram[8]:       1731      1907      1637      1616      1715      1701      1786      1623      1332      1781      1234      1203      1364      1880      1295      1293
dram[9]:       1701      1676      1578      1539      1445      1480      1499      1546      1683      1714      1099      1061      1333      1955      1222      1249
dram[10]:       1702      1689      1584      1573      1457      1565      1669      1622      1687      1626      1187      1209      1180      1313      1327      1493
dram[11]:       1743      1921      1622      1528      1483      1502      1794      1806      1536      1751      1067      1364      1465      1448      1464      1516
dram[12]:       1528      1632      1328      1496      1295      1421      1496      1589      1459      1119       910      1072       901       936      1224      1214
dram[13]:       1446      1480      1274      1221      1161      1442      1369      1458      1579      1633       824       934      1473      1508      1155      1112
dram[14]:       1717      1749      1510      1512      1379      1523      1644      1706      1484      1134      1050      1212      1510      1234      1410      1227
dram[15]:       1803      1505      1531      1537      1535      1539      1616      1753      1505      1095      1059      1313      1519      1181      1552      1396
dram[16]:       1607      1457      1381      1269      1365      1310      1488      1420      1480      1496      1097      1026      1159      1195      1078      1262
dram[17]:       1758      1544      1422      1314      1453      1426      1513      1500      1522      1528      1023       990      1072      1201      1014      1362
dram[18]:       1612      1690      1352      1316      1355      1466      1610      1669      1349      1647       967       948      1324      1259      1054      1345
dram[19]:       1384      1442      1419      1120      1311      1434      1520      1478      1514      1567       914       913      1523      1529       968      1173
dram[20]:       1531      1709      1577      1373      1419      1544      1662      1575      1450      1732      1071      1029      1333      1395      1189      1349
dram[21]:       1849      1577      1580      1505      1403      1449      1533      1654      1322      1248       981       974      1417      1533      1411      1319
dram[22]:       1508      1632      1594      1374      1482      1429      1574      1621      1395      1564       965       951      1066      1014      1069      1347
dram[23]:       1813      1601      1513      1387      1472      1472      1733      1586      1587      1559      1024      1007      1349      1392      1177      1257
dram[24]:       1735      1871      1678      1532      1647      1648      1710      1724      1296      1440      1203      1220      1323      1478      1421      1473
dram[25]:       1354      1274      1399      1168      1249      1333      1413      1376       997      1006       937       944      1391      1001      1270      1266
dram[26]:       1753      1634      1326      1514      1419      1369      1518      1524      1096      1137       924      1048      1721      1268      1167      1263
dram[27]:       1509      1358      1388      1516      1477      1528      1489      1461      1057      1348       952       984      1428       979      1290      1227
dram[28]:       1852      1685      1552      1410      1483      1722      1650      1670      1211      1356      1167      1119      1800      1847      1257      1273
dram[29]:       1613      1630      1422      1467      1297      1431      1429      1426       819      1362       947       911      1293      1309      1159      1131
dram[30]:       1520      1521      1481      1536      1626      1546      1349      1603      1571      1051      1025      1035      1531      1329      1095      1269
dram[31]:       1637      1719      1471      1382      1488      1432      1387      1477      1070      1127       973      1065      1609       999      1074      1313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72594 n_act=504 n_pre=488 n_ref_event=0 n_req=3736 n_rd=2727 n_rd_L2_A=0 n_write=0 n_wr_bk=1253 bw_util=0.05154
n_activity=11835 dram_eff=0.3363
bk0: 209a 73902i bk1: 215a 73628i bk2: 183a 75834i bk3: 189a 75538i bk4: 216a 75050i bk5: 228a 75266i bk6: 193a 75469i bk7: 190a 75424i bk8: 169a 74350i bk9: 181a 74246i bk10: 124a 76401i bk11: 128a 75999i bk12: 145a 74153i bk13: 145a 73820i bk14: 108a 76172i bk15: 104a 76158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865096
Row_Buffer_Locality_read = 0.843051
Row_Buffer_Locality_write = 0.924678
Bank_Level_Parallism = 4.124114
Bank_Level_Parallism_Col = 3.775796
Bank_Level_Parallism_Ready = 2.034171
write_to_read_ratio_blp_rw_average = 0.324537
GrpLevelPara = 2.218301 

BW Util details:
bwutil = 0.051542 
total_CMD = 77218 
util_bw = 3980 
Wasted_Col = 3934 
Wasted_Row = 1255 
Idle = 68049 

BW Util Bottlenecks: 
RCDc_limit = 3207 
RCDWRc_limit = 398 
WTRc_limit = 2882 
RTWc_limit = 3231 
CCDLc_limit = 1574 
rwq = 0 
CCDLc_limit_alone = 1004 
WTRc_limit_alone = 2447 
RTWc_limit_alone = 3096 

Commands details: 
total_CMD = 77218 
n_nop = 72594 
Read = 2727 
Write = 0 
L2_Alloc = 0 
L2_WB = 1253 
n_act = 504 
n_pre = 488 
n_ref = 0 
n_req = 3736 
total_req = 3980 

Dual Bus Interface Util: 
issued_total_row = 992 
issued_total_col = 3980 
Row_Bus_Util =  0.012847 
CoL_Bus_Util = 0.051542 
Either_Row_CoL_Bus_Util = 0.059882 
Issued_on_Two_Bus_Simul_Util = 0.004507 
issued_two_Eff = 0.075260 
queue_avg = 1.717695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7177
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72410 n_act=522 n_pre=506 n_ref_event=0 n_req=3901 n_rd=2802 n_rd_L2_A=0 n_write=0 n_wr_bk=1372 bw_util=0.05405
n_activity=12075 dram_eff=0.3457
bk0: 227a 73229i bk1: 231a 73420i bk2: 184a 75478i bk3: 191a 75545i bk4: 237a 74732i bk5: 226a 74972i bk6: 189a 74951i bk7: 190a 75492i bk8: 184a 74379i bk9: 189a 74504i bk10: 136a 76227i bk11: 129a 75886i bk12: 147a 73680i bk13: 140a 73740i bk14: 105a 76060i bk15: 97a 76388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866188
Row_Buffer_Locality_read = 0.842256
Row_Buffer_Locality_write = 0.927207
Bank_Level_Parallism = 4.286196
Bank_Level_Parallism_Col = 3.947919
Bank_Level_Parallism_Ready = 2.067801
write_to_read_ratio_blp_rw_average = 0.317467
GrpLevelPara = 2.267668 

BW Util details:
bwutil = 0.054055 
total_CMD = 77218 
util_bw = 4174 
Wasted_Col = 4074 
Wasted_Row = 1249 
Idle = 67721 

BW Util Bottlenecks: 
RCDc_limit = 3247 
RCDWRc_limit = 437 
WTRc_limit = 3422 
RTWc_limit = 3527 
CCDLc_limit = 1885 
rwq = 0 
CCDLc_limit_alone = 1287 
WTRc_limit_alone = 2982 
RTWc_limit_alone = 3369 

Commands details: 
total_CMD = 77218 
n_nop = 72410 
Read = 2802 
Write = 0 
L2_Alloc = 0 
L2_WB = 1372 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 3901 
total_req = 4174 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 4174 
Row_Bus_Util =  0.013313 
CoL_Bus_Util = 0.054055 
Either_Row_CoL_Bus_Util = 0.062265 
Issued_on_Two_Bus_Simul_Util = 0.005102 
issued_two_Eff = 0.081947 
queue_avg = 2.114390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11439
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72671 n_act=521 n_pre=505 n_ref_event=0 n_req=3674 n_rd=2705 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.05016
n_activity=12284 dram_eff=0.3153
bk0: 212a 73463i bk1: 212a 73355i bk2: 185a 75851i bk3: 187a 75634i bk4: 209a 75545i bk5: 220a 75624i bk6: 200a 75539i bk7: 188a 75795i bk8: 166a 74859i bk9: 190a 74736i bk10: 132a 76131i bk11: 123a 76555i bk12: 139a 74481i bk13: 138a 74565i bk14: 107a 76376i bk15: 97a 76557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858193
Row_Buffer_Locality_read = 0.843993
Row_Buffer_Locality_write = 0.897833
Bank_Level_Parallism = 3.634968
Bank_Level_Parallism_Col = 3.284265
Bank_Level_Parallism_Ready = 1.804803
write_to_read_ratio_blp_rw_average = 0.319674
GrpLevelPara = 2.073731 

BW Util details:
bwutil = 0.050157 
total_CMD = 77218 
util_bw = 3873 
Wasted_Col = 4060 
Wasted_Row = 1447 
Idle = 67838 

BW Util Bottlenecks: 
RCDc_limit = 3292 
RCDWRc_limit = 532 
WTRc_limit = 2265 
RTWc_limit = 2881 
CCDLc_limit = 1459 
rwq = 0 
CCDLc_limit_alone = 1073 
WTRc_limit_alone = 1994 
RTWc_limit_alone = 2766 

Commands details: 
total_CMD = 77218 
n_nop = 72671 
Read = 2705 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 3674 
total_req = 3873 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 3873 
Row_Bus_Util =  0.013287 
CoL_Bus_Util = 0.050157 
Either_Row_CoL_Bus_Util = 0.058885 
Issued_on_Two_Bus_Simul_Util = 0.004559 
issued_two_Eff = 0.077414 
queue_avg = 1.500518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72439 n_act=533 n_pre=517 n_ref_event=0 n_req=3831 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=1336 bw_util=0.05304
n_activity=12291 dram_eff=0.3333
bk0: 216a 73471i bk1: 233a 73115i bk2: 196a 75620i bk3: 186a 75674i bk4: 218a 75289i bk5: 221a 75097i bk6: 198a 75271i bk7: 185a 75343i bk8: 181a 74318i bk9: 190a 74651i bk10: 121a 76290i bk11: 131a 76461i bk12: 140a 74132i bk13: 147a 74598i bk14: 96a 76381i bk15: 101a 76435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860872
Row_Buffer_Locality_read = 0.844565
Row_Buffer_Locality_write = 0.902894
Bank_Level_Parallism = 3.890831
Bank_Level_Parallism_Col = 3.463809
Bank_Level_Parallism_Ready = 2.009033
write_to_read_ratio_blp_rw_average = 0.330361
GrpLevelPara = 2.147727 

BW Util details:
bwutil = 0.053045 
total_CMD = 77218 
util_bw = 4096 
Wasted_Col = 4131 
Wasted_Row = 1327 
Idle = 67664 

BW Util Bottlenecks: 
RCDc_limit = 3217 
RCDWRc_limit = 537 
WTRc_limit = 2558 
RTWc_limit = 3126 
CCDLc_limit = 1388 
rwq = 0 
CCDLc_limit_alone = 906 
WTRc_limit_alone = 2216 
RTWc_limit_alone = 2986 

Commands details: 
total_CMD = 77218 
n_nop = 72439 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 1336 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 3831 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 4096 
Row_Bus_Util =  0.013598 
CoL_Bus_Util = 0.053045 
Either_Row_CoL_Bus_Util = 0.061890 
Issued_on_Two_Bus_Simul_Util = 0.004753 
issued_two_Eff = 0.076794 
queue_avg = 1.698866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72572 n_act=543 n_pre=527 n_ref_event=0 n_req=3709 n_rd=2690 n_rd_L2_A=0 n_write=0 n_wr_bk=1286 bw_util=0.05149
n_activity=12045 dram_eff=0.3301
bk0: 211a 73009i bk1: 218a 73311i bk2: 187a 75558i bk3: 191a 75452i bk4: 210a 75400i bk5: 226a 75412i bk6: 196a 75680i bk7: 185a 75794i bk8: 173a 74261i bk9: 190a 74606i bk10: 124a 76642i bk11: 129a 76341i bk12: 135a 74485i bk13: 134a 74434i bk14: 99a 76321i bk15: 82a 76563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853599
Row_Buffer_Locality_read = 0.836803
Row_Buffer_Locality_write = 0.897939
Bank_Level_Parallism = 3.836412
Bank_Level_Parallism_Col = 3.305218
Bank_Level_Parallism_Ready = 1.838028
write_to_read_ratio_blp_rw_average = 0.350667
GrpLevelPara = 2.106995 

BW Util details:
bwutil = 0.051491 
total_CMD = 77218 
util_bw = 3976 
Wasted_Col = 4145 
Wasted_Row = 1244 
Idle = 67853 

BW Util Bottlenecks: 
RCDc_limit = 3351 
RCDWRc_limit = 507 
WTRc_limit = 2302 
RTWc_limit = 3212 
CCDLc_limit = 1348 
rwq = 0 
CCDLc_limit_alone = 936 
WTRc_limit_alone = 2029 
RTWc_limit_alone = 3073 

Commands details: 
total_CMD = 77218 
n_nop = 72572 
Read = 2690 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 3709 
total_req = 3976 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 3976 
Row_Bus_Util =  0.013857 
CoL_Bus_Util = 0.051491 
Either_Row_CoL_Bus_Util = 0.060167 
Issued_on_Two_Bus_Simul_Util = 0.005180 
issued_two_Eff = 0.086096 
queue_avg = 1.555531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72437 n_act=507 n_pre=491 n_ref_event=0 n_req=3834 n_rd=2767 n_rd_L2_A=0 n_write=0 n_wr_bk=1341 bw_util=0.0532
n_activity=11751 dram_eff=0.3496
bk0: 203a 73348i bk1: 224a 73301i bk2: 194a 75702i bk3: 200a 75772i bk4: 223a 75472i bk5: 220a 75547i bk6: 192a 75732i bk7: 193a 75514i bk8: 182a 74309i bk9: 192a 74481i bk10: 126a 76358i bk11: 131a 76235i bk12: 146a 73796i bk13: 144a 74264i bk14: 104a 76275i bk15: 93a 76575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867762
Row_Buffer_Locality_read = 0.848572
Row_Buffer_Locality_write = 0.917526
Bank_Level_Parallism = 4.027812
Bank_Level_Parallism_Col = 3.579852
Bank_Level_Parallism_Ready = 1.942551
write_to_read_ratio_blp_rw_average = 0.339919
GrpLevelPara = 2.202751 

BW Util details:
bwutil = 0.053200 
total_CMD = 77218 
util_bw = 4108 
Wasted_Col = 3866 
Wasted_Row = 1123 
Idle = 68121 

BW Util Bottlenecks: 
RCDc_limit = 3252 
RCDWRc_limit = 487 
WTRc_limit = 1877 
RTWc_limit = 3494 
CCDLc_limit = 1242 
rwq = 0 
CCDLc_limit_alone = 839 
WTRc_limit_alone = 1661 
RTWc_limit_alone = 3307 

Commands details: 
total_CMD = 77218 
n_nop = 72437 
Read = 2767 
Write = 0 
L2_Alloc = 0 
L2_WB = 1341 
n_act = 507 
n_pre = 491 
n_ref = 0 
n_req = 3834 
total_req = 4108 

Dual Bus Interface Util: 
issued_total_row = 998 
issued_total_col = 4108 
Row_Bus_Util =  0.012924 
CoL_Bus_Util = 0.053200 
Either_Row_CoL_Bus_Util = 0.061916 
Issued_on_Two_Bus_Simul_Util = 0.004209 
issued_two_Eff = 0.067977 
queue_avg = 1.735632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72613 n_act=498 n_pre=482 n_ref_event=0 n_req=3739 n_rd=2708 n_rd_L2_A=0 n_write=0 n_wr_bk=1275 bw_util=0.05158
n_activity=11964 dram_eff=0.3329
bk0: 220a 73487i bk1: 203a 73724i bk2: 188a 75379i bk3: 191a 75486i bk4: 220a 75017i bk5: 213a 75179i bk6: 189a 75769i bk7: 188a 75624i bk8: 175a 74624i bk9: 175a 74595i bk10: 126a 76373i bk11: 133a 76004i bk12: 139a 74468i bk13: 138a 73995i bk14: 106a 76353i bk15: 104a 76303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866809
Row_Buffer_Locality_read = 0.844165
Row_Buffer_Locality_write = 0.926285
Bank_Level_Parallism = 3.940013
Bank_Level_Parallism_Col = 3.619525
Bank_Level_Parallism_Ready = 2.001004
write_to_read_ratio_blp_rw_average = 0.314913
GrpLevelPara = 2.131776 

BW Util details:
bwutil = 0.051581 
total_CMD = 77218 
util_bw = 3983 
Wasted_Col = 4031 
Wasted_Row = 1338 
Idle = 67866 

BW Util Bottlenecks: 
RCDc_limit = 3177 
RCDWRc_limit = 442 
WTRc_limit = 3117 
RTWc_limit = 2795 
CCDLc_limit = 1685 
rwq = 0 
CCDLc_limit_alone = 1120 
WTRc_limit_alone = 2679 
RTWc_limit_alone = 2668 

Commands details: 
total_CMD = 77218 
n_nop = 72613 
Read = 2708 
Write = 0 
L2_Alloc = 0 
L2_WB = 1275 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 3739 
total_req = 3983 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 3983 
Row_Bus_Util =  0.012691 
CoL_Bus_Util = 0.051581 
Either_Row_CoL_Bus_Util = 0.059636 
Issued_on_Two_Bus_Simul_Util = 0.004636 
issued_two_Eff = 0.077742 
queue_avg = 1.820780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72524 n_act=537 n_pre=521 n_ref_event=0 n_req=3729 n_rd=2708 n_rd_L2_A=0 n_write=0 n_wr_bk=1283 bw_util=0.05168
n_activity=11732 dram_eff=0.3402
bk0: 206a 73842i bk1: 215a 73648i bk2: 189a 75775i bk3: 188a 75585i bk4: 219a 75168i bk5: 216a 74784i bk6: 190a 75224i bk7: 185a 75443i bk8: 185a 74682i bk9: 184a 74991i bk10: 126a 76345i bk11: 128a 76533i bk12: 138a 74221i bk13: 141a 74133i bk14: 101a 76345i bk15: 97a 76139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855994
Row_Buffer_Locality_read = 0.832718
Row_Buffer_Locality_write = 0.917728
Bank_Level_Parallism = 3.888663
Bank_Level_Parallism_Col = 3.421731
Bank_Level_Parallism_Ready = 2.014032
write_to_read_ratio_blp_rw_average = 0.306048
GrpLevelPara = 2.136409 

BW Util details:
bwutil = 0.051685 
total_CMD = 77218 
util_bw = 3991 
Wasted_Col = 4142 
Wasted_Row = 1217 
Idle = 67868 

BW Util Bottlenecks: 
RCDc_limit = 3511 
RCDWRc_limit = 461 
WTRc_limit = 2569 
RTWc_limit = 2766 
CCDLc_limit = 1575 
rwq = 0 
CCDLc_limit_alone = 1035 
WTRc_limit_alone = 2156 
RTWc_limit_alone = 2639 

Commands details: 
total_CMD = 77218 
n_nop = 72524 
Read = 2708 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283 
n_act = 537 
n_pre = 521 
n_ref = 0 
n_req = 3729 
total_req = 3991 

Dual Bus Interface Util: 
issued_total_row = 1058 
issued_total_col = 3991 
Row_Bus_Util =  0.013701 
CoL_Bus_Util = 0.051685 
Either_Row_CoL_Bus_Util = 0.060789 
Issued_on_Two_Bus_Simul_Util = 0.004597 
issued_two_Eff = 0.075628 
queue_avg = 1.635525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63553
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72569 n_act=499 n_pre=483 n_ref_event=0 n_req=3736 n_rd=2754 n_rd_L2_A=0 n_write=0 n_wr_bk=1247 bw_util=0.05181
n_activity=12019 dram_eff=0.3329
bk0: 227a 73111i bk1: 224a 73895i bk2: 184a 75648i bk3: 193a 75830i bk4: 215a 75145i bk5: 213a 75386i bk6: 196a 75459i bk7: 191a 75023i bk8: 181a 74626i bk9: 192a 74707i bk10: 135a 76229i bk11: 132a 76236i bk12: 139a 74685i bk13: 144a 74643i bk14: 98a 76662i bk15: 90a 76508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866435
Row_Buffer_Locality_read = 0.847131
Row_Buffer_Locality_write = 0.920570
Bank_Level_Parallism = 3.761253
Bank_Level_Parallism_Col = 3.415547
Bank_Level_Parallism_Ready = 2.073732
write_to_read_ratio_blp_rw_average = 0.323778
GrpLevelPara = 2.146176 

BW Util details:
bwutil = 0.051814 
total_CMD = 77218 
util_bw = 4001 
Wasted_Col = 4099 
Wasted_Row = 1320 
Idle = 67798 

BW Util Bottlenecks: 
RCDc_limit = 3251 
RCDWRc_limit = 428 
WTRc_limit = 2136 
RTWc_limit = 2921 
CCDLc_limit = 1308 
rwq = 0 
CCDLc_limit_alone = 944 
WTRc_limit_alone = 1866 
RTWc_limit_alone = 2827 

Commands details: 
total_CMD = 77218 
n_nop = 72569 
Read = 2754 
Write = 0 
L2_Alloc = 0 
L2_WB = 1247 
n_act = 499 
n_pre = 483 
n_ref = 0 
n_req = 3736 
total_req = 4001 

Dual Bus Interface Util: 
issued_total_row = 982 
issued_total_col = 4001 
Row_Bus_Util =  0.012717 
CoL_Bus_Util = 0.051814 
Either_Row_CoL_Bus_Util = 0.060206 
Issued_on_Two_Bus_Simul_Util = 0.004325 
issued_two_Eff = 0.071843 
queue_avg = 1.522987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52299
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72497 n_act=526 n_pre=510 n_ref_event=0 n_req=3807 n_rd=2757 n_rd_L2_A=0 n_write=0 n_wr_bk=1308 bw_util=0.05264
n_activity=11591 dram_eff=0.3507
bk0: 224a 73425i bk1: 214a 73191i bk2: 198a 75278i bk3: 192a 75520i bk4: 219a 75357i bk5: 234a 75380i bk6: 189a 75182i bk7: 191a 75264i bk8: 173a 74763i bk9: 195a 74489i bk10: 131a 76479i bk11: 121a 76535i bk12: 138a 74324i bk13: 141a 74097i bk14: 100a 76508i bk15: 97a 76390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861833
Row_Buffer_Locality_read = 0.841494
Row_Buffer_Locality_write = 0.915238
Bank_Level_Parallism = 4.054736
Bank_Level_Parallism_Col = 3.643386
Bank_Level_Parallism_Ready = 1.988438
write_to_read_ratio_blp_rw_average = 0.324475
GrpLevelPara = 2.215760 

BW Util details:
bwutil = 0.052643 
total_CMD = 77218 
util_bw = 4065 
Wasted_Col = 3765 
Wasted_Row = 1323 
Idle = 68065 

BW Util Bottlenecks: 
RCDc_limit = 3138 
RCDWRc_limit = 482 
WTRc_limit = 2065 
RTWc_limit = 3202 
CCDLc_limit = 1274 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 1777 
RTWc_limit_alone = 3083 

Commands details: 
total_CMD = 77218 
n_nop = 72497 
Read = 2757 
Write = 0 
L2_Alloc = 0 
L2_WB = 1308 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 3807 
total_req = 4065 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 4065 
Row_Bus_Util =  0.013417 
CoL_Bus_Util = 0.052643 
Either_Row_CoL_Bus_Util = 0.061139 
Issued_on_Two_Bus_Simul_Util = 0.004921 
issued_two_Eff = 0.080491 
queue_avg = 1.542127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54213
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72504 n_act=544 n_pre=528 n_ref_event=0 n_req=3776 n_rd=2738 n_rd_L2_A=0 n_write=0 n_wr_bk=1280 bw_util=0.05203
n_activity=12201 dram_eff=0.3293
bk0: 218a 73450i bk1: 223a 73446i bk2: 193a 75568i bk3: 178a 75859i bk4: 208a 75476i bk5: 224a 74972i bk6: 198a 75107i bk7: 192a 75259i bk8: 172a 75000i bk9: 187a 74471i bk10: 132a 76141i bk11: 131a 76175i bk12: 143a 74032i bk13: 143a 74448i bk14: 98a 76285i bk15: 98a 76425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855932
Row_Buffer_Locality_read = 0.830898
Row_Buffer_Locality_write = 0.921965
Bank_Level_Parallism = 3.861345
Bank_Level_Parallism_Col = 3.496059
Bank_Level_Parallism_Ready = 1.940767
write_to_read_ratio_blp_rw_average = 0.297143
GrpLevelPara = 2.163393 

BW Util details:
bwutil = 0.052035 
total_CMD = 77218 
util_bw = 4018 
Wasted_Col = 4115 
Wasted_Row = 1488 
Idle = 67597 

BW Util Bottlenecks: 
RCDc_limit = 3412 
RCDWRc_limit = 419 
WTRc_limit = 2724 
RTWc_limit = 2660 
CCDLc_limit = 1486 
rwq = 0 
CCDLc_limit_alone = 957 
WTRc_limit_alone = 2336 
RTWc_limit_alone = 2519 

Commands details: 
total_CMD = 77218 
n_nop = 72504 
Read = 2738 
Write = 0 
L2_Alloc = 0 
L2_WB = 1280 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 3776 
total_req = 4018 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4018 
Row_Bus_Util =  0.013883 
CoL_Bus_Util = 0.052035 
Either_Row_CoL_Bus_Util = 0.061048 
Issued_on_Two_Bus_Simul_Util = 0.004869 
issued_two_Eff = 0.079762 
queue_avg = 1.768810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76881
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72418 n_act=538 n_pre=522 n_ref_event=0 n_req=3834 n_rd=2749 n_rd_L2_A=0 n_write=0 n_wr_bk=1370 bw_util=0.05334
n_activity=11734 dram_eff=0.351
bk0: 219a 73360i bk1: 209a 73431i bk2: 185a 75708i bk3: 199a 75231i bk4: 221a 75176i bk5: 216a 75147i bk6: 195a 74961i bk7: 188a 75018i bk8: 192a 74834i bk9: 180a 74444i bk10: 129a 76150i bk11: 134a 75909i bk12: 148a 73545i bk13: 143a 73931i bk14: 96a 76322i bk15: 95a 76098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859677
Row_Buffer_Locality_read = 0.837395
Row_Buffer_Locality_write = 0.916129
Bank_Level_Parallism = 4.400901
Bank_Level_Parallism_Col = 3.921306
Bank_Level_Parallism_Ready = 2.036659
write_to_read_ratio_blp_rw_average = 0.304031
GrpLevelPara = 2.291245 

BW Util details:
bwutil = 0.053342 
total_CMD = 77218 
util_bw = 4119 
Wasted_Col = 3904 
Wasted_Row = 1079 
Idle = 68116 

BW Util Bottlenecks: 
RCDc_limit = 3353 
RCDWRc_limit = 477 
WTRc_limit = 3041 
RTWc_limit = 3055 
CCDLc_limit = 1662 
rwq = 0 
CCDLc_limit_alone = 1091 
WTRc_limit_alone = 2615 
RTWc_limit_alone = 2910 

Commands details: 
total_CMD = 77218 
n_nop = 72418 
Read = 2749 
Write = 0 
L2_Alloc = 0 
L2_WB = 1370 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 3834 
total_req = 4119 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 4119 
Row_Bus_Util =  0.013727 
CoL_Bus_Util = 0.053342 
Either_Row_CoL_Bus_Util = 0.062162 
Issued_on_Two_Bus_Simul_Util = 0.004908 
issued_two_Eff = 0.078958 
queue_avg = 1.983009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98301
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72674 n_act=508 n_pre=492 n_ref_event=0 n_req=3671 n_rd=2687 n_rd_L2_A=0 n_write=0 n_wr_bk=1213 bw_util=0.05051
n_activity=11369 dram_eff=0.343
bk0: 233a 73761i bk1: 197a 73433i bk2: 187a 75598i bk3: 188a 75732i bk4: 221a 75253i bk5: 203a 75595i bk6: 181a 75470i bk7: 190a 75434i bk8: 186a 74922i bk9: 170a 74736i bk10: 126a 76398i bk11: 131a 76584i bk12: 150a 74659i bk13: 134a 74878i bk14: 90a 76082i bk15: 100a 76547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861618
Row_Buffer_Locality_read = 0.842575
Row_Buffer_Locality_write = 0.913618
Bank_Level_Parallism = 3.845294
Bank_Level_Parallism_Col = 3.378586
Bank_Level_Parallism_Ready = 1.927692
write_to_read_ratio_blp_rw_average = 0.314010
GrpLevelPara = 2.176999 

BW Util details:
bwutil = 0.050506 
total_CMD = 77218 
util_bw = 3900 
Wasted_Col = 3787 
Wasted_Row = 1175 
Idle = 68356 

BW Util Bottlenecks: 
RCDc_limit = 3223 
RCDWRc_limit = 462 
WTRc_limit = 2061 
RTWc_limit = 2889 
CCDLc_limit = 1352 
rwq = 0 
CCDLc_limit_alone = 968 
WTRc_limit_alone = 1774 
RTWc_limit_alone = 2792 

Commands details: 
total_CMD = 77218 
n_nop = 72674 
Read = 2687 
Write = 0 
L2_Alloc = 0 
L2_WB = 1213 
n_act = 508 
n_pre = 492 
n_ref = 0 
n_req = 3671 
total_req = 3900 

Dual Bus Interface Util: 
issued_total_row = 1000 
issued_total_col = 3900 
Row_Bus_Util =  0.012950 
CoL_Bus_Util = 0.050506 
Either_Row_CoL_Bus_Util = 0.058846 
Issued_on_Two_Bus_Simul_Util = 0.004610 
issued_two_Eff = 0.078345 
queue_avg = 1.469010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46901
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72728 n_act=508 n_pre=492 n_ref_event=0 n_req=3618 n_rd=2635 n_rd_L2_A=0 n_write=0 n_wr_bk=1222 bw_util=0.04995
n_activity=11374 dram_eff=0.3391
bk0: 199a 74112i bk1: 219a 74077i bk2: 186a 75378i bk3: 184a 75755i bk4: 195a 75709i bk5: 218a 75419i bk6: 191a 75465i bk7: 186a 74982i bk8: 161a 74573i bk9: 179a 74452i bk10: 129a 76420i bk11: 119a 76374i bk12: 140a 75078i bk13: 140a 74547i bk14: 98a 76451i bk15: 91a 76428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859591
Row_Buffer_Locality_read = 0.836053
Row_Buffer_Locality_write = 0.922686
Bank_Level_Parallism = 3.794625
Bank_Level_Parallism_Col = 3.344265
Bank_Level_Parallism_Ready = 1.942442
write_to_read_ratio_blp_rw_average = 0.315920
GrpLevelPara = 2.177269 

BW Util details:
bwutil = 0.049949 
total_CMD = 77218 
util_bw = 3857 
Wasted_Col = 3864 
Wasted_Row = 1209 
Idle = 68288 

BW Util Bottlenecks: 
RCDc_limit = 3253 
RCDWRc_limit = 436 
WTRc_limit = 1849 
RTWc_limit = 2598 
CCDLc_limit = 1192 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 1691 
RTWc_limit_alone = 2488 

Commands details: 
total_CMD = 77218 
n_nop = 72728 
Read = 2635 
Write = 0 
L2_Alloc = 0 
L2_WB = 1222 
n_act = 508 
n_pre = 492 
n_ref = 0 
n_req = 3618 
total_req = 3857 

Dual Bus Interface Util: 
issued_total_row = 1000 
issued_total_col = 3857 
Row_Bus_Util =  0.012950 
CoL_Bus_Util = 0.049949 
Either_Row_CoL_Bus_Util = 0.058147 
Issued_on_Two_Bus_Simul_Util = 0.004753 
issued_two_Eff = 0.081737 
queue_avg = 1.531197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5312
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72456 n_act=513 n_pre=497 n_ref_event=0 n_req=3801 n_rd=2721 n_rd_L2_A=0 n_write=0 n_wr_bk=1375 bw_util=0.05304
n_activity=12148 dram_eff=0.3372
bk0: 208a 73439i bk1: 232a 73833i bk2: 187a 75115i bk3: 194a 75527i bk4: 216a 75262i bk5: 222a 74835i bk6: 190a 75526i bk7: 196a 75636i bk8: 177a 74489i bk9: 188a 74456i bk10: 127a 76507i bk11: 125a 76119i bk12: 139a 74160i bk13: 134a 74006i bk14: 94a 76263i bk15: 92a 76356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865036
Row_Buffer_Locality_read = 0.840132
Row_Buffer_Locality_write = 0.927778
Bank_Level_Parallism = 3.884774
Bank_Level_Parallism_Col = 3.558171
Bank_Level_Parallism_Ready = 2.055420
write_to_read_ratio_blp_rw_average = 0.323880
GrpLevelPara = 2.144390 

BW Util details:
bwutil = 0.053045 
total_CMD = 77218 
util_bw = 4096 
Wasted_Col = 4242 
Wasted_Row = 1382 
Idle = 67498 

BW Util Bottlenecks: 
RCDc_limit = 3441 
RCDWRc_limit = 411 
WTRc_limit = 2640 
RTWc_limit = 3286 
CCDLc_limit = 1589 
rwq = 0 
CCDLc_limit_alone = 986 
WTRc_limit_alone = 2158 
RTWc_limit_alone = 3165 

Commands details: 
total_CMD = 77218 
n_nop = 72456 
Read = 2721 
Write = 0 
L2_Alloc = 0 
L2_WB = 1375 
n_act = 513 
n_pre = 497 
n_ref = 0 
n_req = 3801 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 1010 
issued_total_col = 4096 
Row_Bus_Util =  0.013080 
CoL_Bus_Util = 0.053045 
Either_Row_CoL_Bus_Util = 0.061670 
Issued_on_Two_Bus_Simul_Util = 0.004455 
issued_two_Eff = 0.072239 
queue_avg = 1.627613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62761
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72605 n_act=510 n_pre=494 n_ref_event=0 n_req=3709 n_rd=2718 n_rd_L2_A=0 n_write=0 n_wr_bk=1261 bw_util=0.05153
n_activity=11585 dram_eff=0.3435
bk0: 207a 73692i bk1: 217a 73522i bk2: 195a 75800i bk3: 190a 75683i bk4: 207a 75792i bk5: 221a 75450i bk6: 189a 75530i bk7: 191a 75310i bk8: 179a 74616i bk9: 193a 74677i bk10: 126a 76165i bk11: 125a 76301i bk12: 141a 74013i bk13: 143a 74688i bk14: 96a 76156i bk15: 98a 76310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862497
Row_Buffer_Locality_read = 0.844371
Row_Buffer_Locality_write = 0.912210
Bank_Level_Parallism = 3.943117
Bank_Level_Parallism_Col = 3.511827
Bank_Level_Parallism_Ready = 1.908520
write_to_read_ratio_blp_rw_average = 0.339922
GrpLevelPara = 2.138680 

BW Util details:
bwutil = 0.051529 
total_CMD = 77218 
util_bw = 3979 
Wasted_Col = 3831 
Wasted_Row = 1191 
Idle = 68217 

BW Util Bottlenecks: 
RCDc_limit = 3125 
RCDWRc_limit = 421 
WTRc_limit = 1836 
RTWc_limit = 3078 
CCDLc_limit = 1183 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 1629 
RTWc_limit_alone = 2919 

Commands details: 
total_CMD = 77218 
n_nop = 72605 
Read = 2718 
Write = 0 
L2_Alloc = 0 
L2_WB = 1261 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 3709 
total_req = 3979 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 3979 
Row_Bus_Util =  0.013002 
CoL_Bus_Util = 0.051529 
Either_Row_CoL_Bus_Util = 0.059740 
Issued_on_Two_Bus_Simul_Util = 0.004792 
issued_two_Eff = 0.080208 
queue_avg = 1.513559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51356
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72568 n_act=524 n_pre=508 n_ref_event=0 n_req=3744 n_rd=2703 n_rd_L2_A=0 n_write=0 n_wr_bk=1284 bw_util=0.05163
n_activity=12189 dram_eff=0.3271
bk0: 227a 73213i bk1: 212a 74080i bk2: 185a 75507i bk3: 177a 75817i bk4: 227a 75059i bk5: 217a 75371i bk6: 192a 75648i bk7: 194a 75223i bk8: 167a 74655i bk9: 184a 74719i bk10: 125a 76336i bk11: 122a 76278i bk12: 145a 74785i bk13: 134a 74407i bk14: 93a 76141i bk15: 102a 76201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860043
Row_Buffer_Locality_read = 0.837958
Row_Buffer_Locality_write = 0.917387
Bank_Level_Parallism = 3.805231
Bank_Level_Parallism_Col = 3.443065
Bank_Level_Parallism_Ready = 1.954101
write_to_read_ratio_blp_rw_average = 0.301064
GrpLevelPara = 2.080304 

BW Util details:
bwutil = 0.051633 
total_CMD = 77218 
util_bw = 3987 
Wasted_Col = 4051 
Wasted_Row = 1368 
Idle = 67812 

BW Util Bottlenecks: 
RCDc_limit = 3324 
RCDWRc_limit = 438 
WTRc_limit = 2464 
RTWc_limit = 2472 
CCDLc_limit = 1470 
rwq = 0 
CCDLc_limit_alone = 1074 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 2362 

Commands details: 
total_CMD = 77218 
n_nop = 72568 
Read = 2703 
Write = 0 
L2_Alloc = 0 
L2_WB = 1284 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 3744 
total_req = 3987 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 3987 
Row_Bus_Util =  0.013365 
CoL_Bus_Util = 0.051633 
Either_Row_CoL_Bus_Util = 0.060219 
Issued_on_Two_Bus_Simul_Util = 0.004779 
issued_two_Eff = 0.079355 
queue_avg = 1.626952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62695
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72561 n_act=513 n_pre=497 n_ref_event=0 n_req=3708 n_rd=2717 n_rd_L2_A=0 n_write=0 n_wr_bk=1264 bw_util=0.05156
n_activity=11851 dram_eff=0.3359
bk0: 215a 73743i bk1: 215a 73878i bk2: 185a 75618i bk3: 185a 75889i bk4: 211a 75266i bk5: 211a 75170i bk6: 178a 75589i bk7: 195a 75284i bk8: 195a 74482i bk9: 183a 74672i bk10: 130a 76229i bk11: 123a 76467i bk12: 143a 74533i bk13: 144a 74648i bk14: 103a 76115i bk15: 101a 76236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861650
Row_Buffer_Locality_read = 0.839161
Row_Buffer_Locality_write = 0.923310
Bank_Level_Parallism = 3.783232
Bank_Level_Parallism_Col = 3.418667
Bank_Level_Parallism_Ready = 2.040945
write_to_read_ratio_blp_rw_average = 0.304416
GrpLevelPara = 2.124106 

BW Util details:
bwutil = 0.051555 
total_CMD = 77218 
util_bw = 3981 
Wasted_Col = 3985 
Wasted_Row = 1385 
Idle = 67867 

BW Util Bottlenecks: 
RCDc_limit = 3388 
RCDWRc_limit = 384 
WTRc_limit = 2124 
RTWc_limit = 2772 
CCDLc_limit = 1354 
rwq = 0 
CCDLc_limit_alone = 934 
WTRc_limit_alone = 1819 
RTWc_limit_alone = 2657 

Commands details: 
total_CMD = 77218 
n_nop = 72561 
Read = 2717 
Write = 0 
L2_Alloc = 0 
L2_WB = 1264 
n_act = 513 
n_pre = 497 
n_ref = 0 
n_req = 3708 
total_req = 3981 

Dual Bus Interface Util: 
issued_total_row = 1010 
issued_total_col = 3981 
Row_Bus_Util =  0.013080 
CoL_Bus_Util = 0.051555 
Either_Row_CoL_Bus_Util = 0.060310 
Issued_on_Two_Bus_Simul_Util = 0.004325 
issued_two_Eff = 0.071720 
queue_avg = 1.559766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55977
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72667 n_act=535 n_pre=519 n_ref_event=0 n_req=3622 n_rd=2650 n_rd_L2_A=0 n_write=0 n_wr_bk=1209 bw_util=0.04998
n_activity=11470 dram_eff=0.3364
bk0: 208a 73858i bk1: 219a 73503i bk2: 193a 75676i bk3: 173a 75681i bk4: 202a 74978i bk5: 210a 75257i bk6: 183a 75696i bk7: 192a 75398i bk8: 162a 74596i bk9: 178a 74709i bk10: 124a 76341i bk11: 128a 76435i bk12: 137a 74625i bk13: 146a 74244i bk14: 92a 76545i bk15: 103a 76146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852292
Row_Buffer_Locality_read = 0.829811
Row_Buffer_Locality_write = 0.913580
Bank_Level_Parallism = 3.827750
Bank_Level_Parallism_Col = 3.391730
Bank_Level_Parallism_Ready = 1.891163
write_to_read_ratio_blp_rw_average = 0.312282
GrpLevelPara = 2.148396 

BW Util details:
bwutil = 0.049975 
total_CMD = 77218 
util_bw = 3859 
Wasted_Col = 4034 
Wasted_Row = 1361 
Idle = 67964 

BW Util Bottlenecks: 
RCDc_limit = 3426 
RCDWRc_limit = 476 
WTRc_limit = 2206 
RTWc_limit = 2853 
CCDLc_limit = 1424 
rwq = 0 
CCDLc_limit_alone = 954 
WTRc_limit_alone = 1871 
RTWc_limit_alone = 2718 

Commands details: 
total_CMD = 77218 
n_nop = 72667 
Read = 2650 
Write = 0 
L2_Alloc = 0 
L2_WB = 1209 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 3622 
total_req = 3859 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 3859 
Row_Bus_Util =  0.013650 
CoL_Bus_Util = 0.049975 
Either_Row_CoL_Bus_Util = 0.058937 
Issued_on_Two_Bus_Simul_Util = 0.004688 
issued_two_Eff = 0.079543 
queue_avg = 1.487347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48735
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72635 n_act=528 n_pre=512 n_ref_event=0 n_req=3698 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=1238 bw_util=0.05079
n_activity=11762 dram_eff=0.3334
bk0: 200a 74050i bk1: 220a 73509i bk2: 187a 75503i bk3: 198a 75891i bk4: 209a 75269i bk5: 219a 75466i bk6: 190a 75607i bk7: 187a 75642i bk8: 179a 74709i bk9: 175a 74605i bk10: 125a 76616i bk11: 122a 76636i bk12: 130a 74566i bk13: 144a 74450i bk14: 98a 76281i bk15: 101a 76250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857220
Row_Buffer_Locality_read = 0.835693
Row_Buffer_Locality_write = 0.914201
Bank_Level_Parallism = 3.775689
Bank_Level_Parallism_Col = 3.276541
Bank_Level_Parallism_Ready = 1.702448
write_to_read_ratio_blp_rw_average = 0.327979
GrpLevelPara = 2.130761 

BW Util details:
bwutil = 0.050791 
total_CMD = 77218 
util_bw = 3922 
Wasted_Col = 3926 
Wasted_Row = 1193 
Idle = 68177 

BW Util Bottlenecks: 
RCDc_limit = 3250 
RCDWRc_limit = 511 
WTRc_limit = 2207 
RTWc_limit = 2919 
CCDLc_limit = 1354 
rwq = 0 
CCDLc_limit_alone = 921 
WTRc_limit_alone = 1926 
RTWc_limit_alone = 2767 

Commands details: 
total_CMD = 77218 
n_nop = 72635 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 1238 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 3698 
total_req = 3922 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 3922 
Row_Bus_Util =  0.013468 
CoL_Bus_Util = 0.050791 
Either_Row_CoL_Bus_Util = 0.059351 
Issued_on_Two_Bus_Simul_Util = 0.004908 
issued_two_Eff = 0.082697 
queue_avg = 1.429472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42947
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72600 n_act=513 n_pre=497 n_ref_event=0 n_req=3687 n_rd=2718 n_rd_L2_A=0 n_write=0 n_wr_bk=1213 bw_util=0.05091
n_activity=12732 dram_eff=0.3087
bk0: 201a 73726i bk1: 217a 73027i bk2: 189a 75881i bk3: 183a 75991i bk4: 217a 75483i bk5: 227a 75438i bk6: 182a 75599i bk7: 193a 75441i bk8: 190a 74574i bk9: 168a 74491i bk10: 134a 76176i bk11: 131a 76401i bk12: 143a 74324i bk13: 138a 74531i bk14: 104a 76355i bk15: 101a 76432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860862
Row_Buffer_Locality_read = 0.844371
Row_Buffer_Locality_write = 0.907121
Bank_Level_Parallism = 3.646081
Bank_Level_Parallism_Col = 3.340005
Bank_Level_Parallism_Ready = 2.021623
write_to_read_ratio_blp_rw_average = 0.330891
GrpLevelPara = 2.053665 

BW Util details:
bwutil = 0.050908 
total_CMD = 77218 
util_bw = 3931 
Wasted_Col = 4218 
Wasted_Row = 1534 
Idle = 67535 

BW Util Bottlenecks: 
RCDc_limit = 3311 
RCDWRc_limit = 513 
WTRc_limit = 2156 
RTWc_limit = 2965 
CCDLc_limit = 1329 
rwq = 0 
CCDLc_limit_alone = 935 
WTRc_limit_alone = 1884 
RTWc_limit_alone = 2843 

Commands details: 
total_CMD = 77218 
n_nop = 72600 
Read = 2718 
Write = 0 
L2_Alloc = 0 
L2_WB = 1213 
n_act = 513 
n_pre = 497 
n_ref = 0 
n_req = 3687 
total_req = 3931 

Dual Bus Interface Util: 
issued_total_row = 1010 
issued_total_col = 3931 
Row_Bus_Util =  0.013080 
CoL_Bus_Util = 0.050908 
Either_Row_CoL_Bus_Util = 0.059805 
Issued_on_Two_Bus_Simul_Util = 0.004183 
issued_two_Eff = 0.069944 
queue_avg = 1.424603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4246
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72458 n_act=562 n_pre=546 n_ref_event=0 n_req=3759 n_rd=2739 n_rd_L2_A=0 n_write=0 n_wr_bk=1299 bw_util=0.05229
n_activity=12245 dram_eff=0.3298
bk0: 207a 73533i bk1: 216a 73627i bk2: 193a 75385i bk3: 191a 75487i bk4: 216a 75388i bk5: 209a 75199i bk6: 197a 75179i bk7: 192a 74976i bk8: 181a 74630i bk9: 185a 74505i bk10: 134a 76401i bk11: 134a 76395i bk12: 143a 73929i bk13: 139a 73829i bk14: 104a 76115i bk15: 98a 76440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850492
Row_Buffer_Locality_read = 0.828770
Row_Buffer_Locality_write = 0.908824
Bank_Level_Parallism = 4.027072
Bank_Level_Parallism_Col = 3.602757
Bank_Level_Parallism_Ready = 1.923725
write_to_read_ratio_blp_rw_average = 0.311140
GrpLevelPara = 2.193233 

BW Util details:
bwutil = 0.052294 
total_CMD = 77218 
util_bw = 4038 
Wasted_Col = 4077 
Wasted_Row = 1378 
Idle = 67725 

BW Util Bottlenecks: 
RCDc_limit = 3587 
RCDWRc_limit = 444 
WTRc_limit = 2491 
RTWc_limit = 3103 
CCDLc_limit = 1532 
rwq = 0 
CCDLc_limit_alone = 1021 
WTRc_limit_alone = 2110 
RTWc_limit_alone = 2973 

Commands details: 
total_CMD = 77218 
n_nop = 72458 
Read = 2739 
Write = 0 
L2_Alloc = 0 
L2_WB = 1299 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 3759 
total_req = 4038 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 4038 
Row_Bus_Util =  0.014349 
CoL_Bus_Util = 0.052294 
Either_Row_CoL_Bus_Util = 0.061644 
Issued_on_Two_Bus_Simul_Util = 0.004999 
issued_two_Eff = 0.081092 
queue_avg = 1.582908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58291
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72619 n_act=523 n_pre=507 n_ref_event=0 n_req=3675 n_rd=2678 n_rd_L2_A=0 n_write=0 n_wr_bk=1271 bw_util=0.05114
n_activity=11800 dram_eff=0.3347
bk0: 219a 73248i bk1: 214a 74205i bk2: 187a 75620i bk3: 183a 75740i bk4: 217a 75352i bk5: 217a 75161i bk6: 193a 75721i bk7: 187a 75519i bk8: 171a 74590i bk9: 173a 74639i bk10: 127a 76568i bk11: 130a 76352i bk12: 133a 74461i bk13: 134a 74692i bk14: 96a 76244i bk15: 97a 76302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857687
Row_Buffer_Locality_read = 0.837939
Row_Buffer_Locality_write = 0.910732
Bank_Level_Parallism = 3.761936
Bank_Level_Parallism_Col = 3.376689
Bank_Level_Parallism_Ready = 1.954166
write_to_read_ratio_blp_rw_average = 0.308666
GrpLevelPara = 2.132017 

BW Util details:
bwutil = 0.051141 
total_CMD = 77218 
util_bw = 3949 
Wasted_Col = 3887 
Wasted_Row = 1401 
Idle = 67981 

BW Util Bottlenecks: 
RCDc_limit = 3188 
RCDWRc_limit = 530 
WTRc_limit = 2121 
RTWc_limit = 2502 
CCDLc_limit = 1283 
rwq = 0 
CCDLc_limit_alone = 879 
WTRc_limit_alone = 1836 
RTWc_limit_alone = 2383 

Commands details: 
total_CMD = 77218 
n_nop = 72619 
Read = 2678 
Write = 0 
L2_Alloc = 0 
L2_WB = 1271 
n_act = 523 
n_pre = 507 
n_ref = 0 
n_req = 3675 
total_req = 3949 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 3949 
Row_Bus_Util =  0.013339 
CoL_Bus_Util = 0.051141 
Either_Row_CoL_Bus_Util = 0.059559 
Issued_on_Two_Bus_Simul_Util = 0.004921 
issued_two_Eff = 0.082627 
queue_avg = 1.427336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42734
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72498 n_act=525 n_pre=509 n_ref_event=0 n_req=3769 n_rd=2731 n_rd_L2_A=0 n_write=0 n_wr_bk=1298 bw_util=0.05218
n_activity=11801 dram_eff=0.3414
bk0: 226a 73498i bk1: 214a 73961i bk2: 195a 75434i bk3: 197a 75789i bk4: 218a 75111i bk5: 215a 74952i bk6: 192a 75064i bk7: 195a 75195i bk8: 171a 74414i bk9: 184a 74437i bk10: 121a 76334i bk11: 128a 76373i bk12: 142a 73856i bk13: 137a 73974i bk14: 96a 76478i bk15: 100a 76506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860706
Row_Buffer_Locality_read = 0.839253
Row_Buffer_Locality_write = 0.917148
Bank_Level_Parallism = 4.078488
Bank_Level_Parallism_Col = 3.680937
Bank_Level_Parallism_Ready = 2.033011
write_to_read_ratio_blp_rw_average = 0.322727
GrpLevelPara = 2.210766 

BW Util details:
bwutil = 0.052177 
total_CMD = 77218 
util_bw = 4029 
Wasted_Col = 3995 
Wasted_Row = 1264 
Idle = 67930 

BW Util Bottlenecks: 
RCDc_limit = 3307 
RCDWRc_limit = 480 
WTRc_limit = 3095 
RTWc_limit = 2776 
CCDLc_limit = 1660 
rwq = 0 
CCDLc_limit_alone = 1074 
WTRc_limit_alone = 2652 
RTWc_limit_alone = 2633 

Commands details: 
total_CMD = 77218 
n_nop = 72498 
Read = 2731 
Write = 0 
L2_Alloc = 0 
L2_WB = 1298 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 3769 
total_req = 4029 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 4029 
Row_Bus_Util =  0.013391 
CoL_Bus_Util = 0.052177 
Either_Row_CoL_Bus_Util = 0.061126 
Issued_on_Two_Bus_Simul_Util = 0.004442 
issued_two_Eff = 0.072669 
queue_avg = 1.514362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51436
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72568 n_act=526 n_pre=510 n_ref_event=0 n_req=3759 n_rd=2706 n_rd_L2_A=0 n_write=0 n_wr_bk=1289 bw_util=0.05174
n_activity=11919 dram_eff=0.3352
bk0: 225a 73883i bk1: 210a 73773i bk2: 189a 75707i bk3: 197a 75616i bk4: 208a 75177i bk5: 230a 75249i bk6: 192a 75674i bk7: 181a 75445i bk8: 170a 74390i bk9: 175a 74870i bk10: 131a 76301i bk11: 129a 76221i bk12: 136a 74118i bk13: 143a 74155i bk14: 95a 76228i bk15: 95a 76379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860069
Row_Buffer_Locality_read = 0.835551
Row_Buffer_Locality_write = 0.923077
Bank_Level_Parallism = 3.912444
Bank_Level_Parallism_Col = 3.499550
Bank_Level_Parallism_Ready = 1.903630
write_to_read_ratio_blp_rw_average = 0.324964
GrpLevelPara = 2.145279 

BW Util details:
bwutil = 0.051737 
total_CMD = 77218 
util_bw = 3995 
Wasted_Col = 3922 
Wasted_Row = 1300 
Idle = 68001 

BW Util Bottlenecks: 
RCDc_limit = 3284 
RCDWRc_limit = 457 
WTRc_limit = 2235 
RTWc_limit = 2847 
CCDLc_limit = 1441 
rwq = 0 
CCDLc_limit_alone = 955 
WTRc_limit_alone = 1899 
RTWc_limit_alone = 2697 

Commands details: 
total_CMD = 77218 
n_nop = 72568 
Read = 2706 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 3759 
total_req = 3995 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 3995 
Row_Bus_Util =  0.013417 
CoL_Bus_Util = 0.051737 
Either_Row_CoL_Bus_Util = 0.060219 
Issued_on_Two_Bus_Simul_Util = 0.004934 
issued_two_Eff = 0.081935 
queue_avg = 1.793740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79374
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72619 n_act=488 n_pre=472 n_ref_event=0 n_req=3688 n_rd=2687 n_rd_L2_A=0 n_write=0 n_wr_bk=1266 bw_util=0.05119
n_activity=11597 dram_eff=0.3409
bk0: 212a 73898i bk1: 208a 74096i bk2: 195a 75376i bk3: 197a 75696i bk4: 199a 75277i bk5: 210a 75637i bk6: 187a 75692i bk7: 187a 75364i bk8: 183a 75106i bk9: 184a 74503i bk10: 128a 76378i bk11: 131a 76306i bk12: 137a 74172i bk13: 140a 74836i bk14: 95a 76424i bk15: 94a 76555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867679
Row_Buffer_Locality_read = 0.846669
Row_Buffer_Locality_write = 0.924076
Bank_Level_Parallism = 3.711905
Bank_Level_Parallism_Col = 3.371678
Bank_Level_Parallism_Ready = 1.851252
write_to_read_ratio_blp_rw_average = 0.305454
GrpLevelPara = 2.113601 

BW Util details:
bwutil = 0.051193 
total_CMD = 77218 
util_bw = 3953 
Wasted_Col = 3861 
Wasted_Row = 1308 
Idle = 68096 

BW Util Bottlenecks: 
RCDc_limit = 3077 
RCDWRc_limit = 412 
WTRc_limit = 2431 
RTWc_limit = 2367 
CCDLc_limit = 1491 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 1990 
RTWc_limit_alone = 2282 

Commands details: 
total_CMD = 77218 
n_nop = 72619 
Read = 2687 
Write = 0 
L2_Alloc = 0 
L2_WB = 1266 
n_act = 488 
n_pre = 472 
n_ref = 0 
n_req = 3688 
total_req = 3953 

Dual Bus Interface Util: 
issued_total_row = 960 
issued_total_col = 3953 
Row_Bus_Util =  0.012432 
CoL_Bus_Util = 0.051193 
Either_Row_CoL_Bus_Util = 0.059559 
Issued_on_Two_Bus_Simul_Util = 0.004066 
issued_two_Eff = 0.068276 
queue_avg = 1.488384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48838
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72463 n_act=523 n_pre=507 n_ref_event=0 n_req=3809 n_rd=2758 n_rd_L2_A=0 n_write=0 n_wr_bk=1331 bw_util=0.05295
n_activity=12458 dram_eff=0.3282
bk0: 220a 73371i bk1: 219a 73127i bk2: 188a 75236i bk3: 198a 75509i bk4: 218a 75301i bk5: 228a 75157i bk6: 198a 75036i bk7: 196a 75070i bk8: 166a 74921i bk9: 188a 74680i bk10: 128a 76374i bk11: 123a 76522i bk12: 146a 73960i bk13: 148a 74048i bk14: 98a 76215i bk15: 96a 76181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862694
Row_Buffer_Locality_read = 0.841552
Row_Buffer_Locality_write = 0.918173
Bank_Level_Parallism = 3.946512
Bank_Level_Parallism_Col = 3.654906
Bank_Level_Parallism_Ready = 2.029836
write_to_read_ratio_blp_rw_average = 0.297773
GrpLevelPara = 2.166728 

BW Util details:
bwutil = 0.052954 
total_CMD = 77218 
util_bw = 4089 
Wasted_Col = 4230 
Wasted_Row = 1459 
Idle = 67440 

BW Util Bottlenecks: 
RCDc_limit = 3299 
RCDWRc_limit = 453 
WTRc_limit = 3293 
RTWc_limit = 2672 
CCDLc_limit = 1742 
rwq = 0 
CCDLc_limit_alone = 1089 
WTRc_limit_alone = 2803 
RTWc_limit_alone = 2509 

Commands details: 
total_CMD = 77218 
n_nop = 72463 
Read = 2758 
Write = 0 
L2_Alloc = 0 
L2_WB = 1331 
n_act = 523 
n_pre = 507 
n_ref = 0 
n_req = 3809 
total_req = 4089 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 4089 
Row_Bus_Util =  0.013339 
CoL_Bus_Util = 0.052954 
Either_Row_CoL_Bus_Util = 0.061579 
Issued_on_Two_Bus_Simul_Util = 0.004714 
issued_two_Eff = 0.076551 
queue_avg = 1.813528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81353
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72601 n_act=486 n_pre=470 n_ref_event=0 n_req=3699 n_rd=2677 n_rd_L2_A=0 n_write=0 n_wr_bk=1276 bw_util=0.05119
n_activity=12040 dram_eff=0.3283
bk0: 222a 73713i bk1: 208a 73723i bk2: 193a 75815i bk3: 185a 75591i bk4: 217a 75446i bk5: 205a 75644i bk6: 185a 75538i bk7: 196a 75497i bk8: 172a 74509i bk9: 170a 74694i bk10: 122a 76524i bk11: 126a 76646i bk12: 142a 74728i bk13: 145a 74246i bk14: 92a 76475i bk15: 97a 76407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868613
Row_Buffer_Locality_read = 0.851326
Row_Buffer_Locality_write = 0.913894
Bank_Level_Parallism = 3.651805
Bank_Level_Parallism_Col = 3.308587
Bank_Level_Parallism_Ready = 1.927144
write_to_read_ratio_blp_rw_average = 0.333951
GrpLevelPara = 2.113596 

BW Util details:
bwutil = 0.051193 
total_CMD = 77218 
util_bw = 3953 
Wasted_Col = 4012 
Wasted_Row = 1343 
Idle = 67910 

BW Util Bottlenecks: 
RCDc_limit = 3075 
RCDWRc_limit = 528 
WTRc_limit = 1917 
RTWc_limit = 3128 
CCDLc_limit = 1293 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 1688 
RTWc_limit_alone = 2980 

Commands details: 
total_CMD = 77218 
n_nop = 72601 
Read = 2677 
Write = 0 
L2_Alloc = 0 
L2_WB = 1276 
n_act = 486 
n_pre = 470 
n_ref = 0 
n_req = 3699 
total_req = 3953 

Dual Bus Interface Util: 
issued_total_row = 956 
issued_total_col = 3953 
Row_Bus_Util =  0.012381 
CoL_Bus_Util = 0.051193 
Either_Row_CoL_Bus_Util = 0.059792 
Issued_on_Two_Bus_Simul_Util = 0.003782 
issued_two_Eff = 0.063245 
queue_avg = 1.485793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48579
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72598 n_act=554 n_pre=538 n_ref_event=0 n_req=3699 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=1244 bw_util=0.05113
n_activity=11919 dram_eff=0.3312
bk0: 218a 73586i bk1: 226a 73215i bk2: 183a 75897i bk3: 190a 75740i bk4: 211a 75403i bk5: 208a 75016i bk6: 188a 75642i bk7: 195a 75068i bk8: 187a 74829i bk9: 176a 74455i bk10: 126a 76156i bk11: 126a 76403i bk12: 138a 74307i bk13: 144a 74195i bk14: 91a 76253i bk15: 97a 76421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850230
Row_Buffer_Locality_read = 0.833950
Row_Buffer_Locality_write = 0.894472
Bank_Level_Parallism = 3.988340
Bank_Level_Parallism_Col = 3.490532
Bank_Level_Parallism_Ready = 1.963526
write_to_read_ratio_blp_rw_average = 0.316135
GrpLevelPara = 2.149298 

BW Util details:
bwutil = 0.051128 
total_CMD = 77218 
util_bw = 3948 
Wasted_Col = 3936 
Wasted_Row = 1293 
Idle = 68041 

BW Util Bottlenecks: 
RCDc_limit = 3247 
RCDWRc_limit = 539 
WTRc_limit = 2726 
RTWc_limit = 2935 
CCDLc_limit = 1556 
rwq = 0 
CCDLc_limit_alone = 996 
WTRc_limit_alone = 2296 
RTWc_limit_alone = 2805 

Commands details: 
total_CMD = 77218 
n_nop = 72598 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 1244 
n_act = 554 
n_pre = 538 
n_ref = 0 
n_req = 3699 
total_req = 3948 

Dual Bus Interface Util: 
issued_total_row = 1092 
issued_total_col = 3948 
Row_Bus_Util =  0.014142 
CoL_Bus_Util = 0.051128 
Either_Row_CoL_Bus_Util = 0.059831 
Issued_on_Two_Bus_Simul_Util = 0.005439 
issued_two_Eff = 0.090909 
queue_avg = 1.635849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63585
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72529 n_act=517 n_pre=501 n_ref_event=0 n_req=3780 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=1261 bw_util=0.05207
n_activity=12322 dram_eff=0.3263
bk0: 223a 73760i bk1: 216a 73812i bk2: 187a 75514i bk3: 186a 75953i bk4: 238a 75479i bk5: 217a 75072i bk6: 184a 75694i bk7: 191a 75669i bk8: 199a 74747i bk9: 184a 74652i bk10: 127a 76383i bk11: 131a 76327i bk12: 143a 74723i bk13: 143a 74552i bk14: 94a 76253i bk15: 97a 76272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863227
Row_Buffer_Locality_read = 0.843841
Row_Buffer_Locality_write = 0.915686
Bank_Level_Parallism = 3.585452
Bank_Level_Parallism_Col = 3.224676
Bank_Level_Parallism_Ready = 1.958717
write_to_read_ratio_blp_rw_average = 0.316734
GrpLevelPara = 2.037675 

BW Util details:
bwutil = 0.052073 
total_CMD = 77218 
util_bw = 4021 
Wasted_Col = 4148 
Wasted_Row = 1427 
Idle = 67622 

BW Util Bottlenecks: 
RCDc_limit = 3366 
RCDWRc_limit = 455 
WTRc_limit = 2011 
RTWc_limit = 2498 
CCDLc_limit = 1285 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 1764 
RTWc_limit_alone = 2403 

Commands details: 
total_CMD = 77218 
n_nop = 72529 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 1261 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 3780 
total_req = 4021 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 4021 
Row_Bus_Util =  0.013183 
CoL_Bus_Util = 0.052073 
Either_Row_CoL_Bus_Util = 0.060724 
Issued_on_Two_Bus_Simul_Util = 0.004533 
issued_two_Eff = 0.074643 
queue_avg = 1.545676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54568
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72561 n_act=506 n_pre=490 n_ref_event=0 n_req=3718 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=1321 bw_util=0.05184
n_activity=11716 dram_eff=0.3417
bk0: 204a 73938i bk1: 210a 74006i bk2: 199a 75831i bk3: 180a 75519i bk4: 208a 74936i bk5: 220a 75291i bk6: 192a 75428i bk7: 192a 75396i bk8: 163a 74680i bk9: 197a 74263i bk10: 126a 76356i bk11: 126a 76501i bk12: 135a 74588i bk13: 143a 74374i bk14: 94a 76327i bk15: 93a 76440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863905
Row_Buffer_Locality_read = 0.840790
Row_Buffer_Locality_write = 0.923745
Bank_Level_Parallism = 3.913602
Bank_Level_Parallism_Col = 3.469701
Bank_Level_Parallism_Ready = 1.992506
write_to_read_ratio_blp_rw_average = 0.332340
GrpLevelPara = 2.148788 

BW Util details:
bwutil = 0.051840 
total_CMD = 77218 
util_bw = 4003 
Wasted_Col = 3872 
Wasted_Row = 1153 
Idle = 68190 

BW Util Bottlenecks: 
RCDc_limit = 3163 
RCDWRc_limit = 445 
WTRc_limit = 2141 
RTWc_limit = 2987 
CCDLc_limit = 1395 
rwq = 0 
CCDLc_limit_alone = 989 
WTRc_limit_alone = 1872 
RTWc_limit_alone = 2850 

Commands details: 
total_CMD = 77218 
n_nop = 72561 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 1321 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 3718 
total_req = 4003 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 4003 
Row_Bus_Util =  0.012899 
CoL_Bus_Util = 0.051840 
Either_Row_CoL_Bus_Util = 0.060310 
Issued_on_Two_Bus_Simul_Util = 0.004429 
issued_two_Eff = 0.073438 
queue_avg = 1.449636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44964
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77218 n_nop=72628 n_act=512 n_pre=496 n_ref_event=0 n_req=3700 n_rd=2686 n_rd_L2_A=0 n_write=0 n_wr_bk=1236 bw_util=0.05079
n_activity=12281 dram_eff=0.3194
bk0: 216a 73486i bk1: 204a 73581i bk2: 187a 75893i bk3: 193a 75451i bk4: 215a 75155i bk5: 200a 75747i bk6: 185a 75711i bk7: 185a 75319i bk8: 193a 74252i bk9: 170a 74632i bk10: 128a 75954i bk11: 122a 76549i bk12: 145a 74606i bk13: 150a 74352i bk14: 93a 76558i bk15: 100a 76337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861622
Row_Buffer_Locality_read = 0.841400
Row_Buffer_Locality_write = 0.915187
Bank_Level_Parallism = 3.755009
Bank_Level_Parallism_Col = 3.385509
Bank_Level_Parallism_Ready = 1.940592
write_to_read_ratio_blp_rw_average = 0.330779
GrpLevelPara = 2.097324 

BW Util details:
bwutil = 0.050791 
total_CMD = 77218 
util_bw = 3922 
Wasted_Col = 4144 
Wasted_Row = 1416 
Idle = 67736 

BW Util Bottlenecks: 
RCDc_limit = 3367 
RCDWRc_limit = 465 
WTRc_limit = 2118 
RTWc_limit = 3096 
CCDLc_limit = 1439 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 1821 
RTWc_limit_alone = 2965 

Commands details: 
total_CMD = 77218 
n_nop = 72628 
Read = 2686 
Write = 0 
L2_Alloc = 0 
L2_WB = 1236 
n_act = 512 
n_pre = 496 
n_ref = 0 
n_req = 3700 
total_req = 3922 

Dual Bus Interface Util: 
issued_total_row = 1008 
issued_total_col = 3922 
Row_Bus_Util =  0.013054 
CoL_Bus_Util = 0.050791 
Either_Row_CoL_Bus_Util = 0.059442 
Issued_on_Two_Bus_Simul_Util = 0.004403 
issued_two_Eff = 0.074074 
queue_avg = 1.599252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6447, Miss = 2554, Miss_rate = 0.396, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 6540, Miss = 2621, Miss_rate = 0.401, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 6608, Miss = 2621, Miss_rate = 0.397, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 6664, Miss = 2696, Miss_rate = 0.405, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 6447, Miss = 2485, Miss_rate = 0.385, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 6538, Miss = 2599, Miss_rate = 0.398, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 6486, Miss = 2618, Miss_rate = 0.404, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 6466, Miss = 2661, Miss_rate = 0.412, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6496, Miss = 2559, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6575, Miss = 2655, Miss_rate = 0.404, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 6574, Miss = 2647, Miss_rate = 0.403, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 6580, Miss = 2673, Miss_rate = 0.406, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 6439, Miss = 2567, Miss_rate = 0.399, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 6400, Miss = 2563, Miss_rate = 0.400, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 6479, Miss = 2554, Miss_rate = 0.394, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 6571, Miss = 2674, Miss_rate = 0.407, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 6526, Miss = 2602, Miss_rate = 0.399, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 6438, Miss = 2593, Miss_rate = 0.403, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 6601, Miss = 2616, Miss_rate = 0.396, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 6578, Miss = 2636, Miss_rate = 0.401, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 6451, Miss = 2591, Miss_rate = 0.402, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 6535, Miss = 2627, Miss_rate = 0.402, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 6573, Miss = 2652, Miss_rate = 0.403, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 6691, Miss = 2659, Miss_rate = 0.397, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 6426, Miss = 2452, Miss_rate = 0.382, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 6450, Miss = 2605, Miss_rate = 0.404, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 6475, Miss = 2498, Miss_rate = 0.386, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 6415, Miss = 2546, Miss_rate = 0.397, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 6554, Miss = 2681, Miss_rate = 0.409, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 6591, Miss = 2590, Miss_rate = 0.393, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 6414, Miss = 2561, Miss_rate = 0.399, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 6466, Miss = 2558, Miss_rate = 0.396, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 6543, Miss = 2628, Miss_rate = 0.402, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[33]: Access = 6499, Miss = 2565, Miss_rate = 0.395, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 6418, Miss = 2548, Miss_rate = 0.397, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 6572, Miss = 2610, Miss_rate = 0.397, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 6426, Miss = 2558, Miss_rate = 0.398, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 6409, Miss = 2474, Miss_rate = 0.386, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 6492, Miss = 2600, Miss_rate = 0.400, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 6420, Miss = 2498, Miss_rate = 0.389, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 6467, Miss = 2548, Miss_rate = 0.394, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 6449, Miss = 2565, Miss_rate = 0.398, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 6461, Miss = 2639, Miss_rate = 0.408, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 6593, Miss = 2584, Miss_rate = 0.392, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 6637, Miss = 2634, Miss_rate = 0.397, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 6466, Miss = 2539, Miss_rate = 0.393, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 6555, Miss = 2584, Miss_rate = 0.394, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 6481, Miss = 2603, Miss_rate = 0.402, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 6569, Miss = 2642, Miss_rate = 0.402, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 6375, Miss = 2566, Miss_rate = 0.403, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 6485, Miss = 2587, Miss_rate = 0.399, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 6516, Miss = 2577, Miss_rate = 0.395, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 6693, Miss = 2731, Miss_rate = 0.408, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 6590, Miss = 2586, Miss_rate = 0.392, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 6401, Miss = 2525, Miss_rate = 0.394, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 6472, Miss = 2592, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6552, Miss = 2632, Miss_rate = 0.402, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[57]: Access = 6546, Miss = 2491, Miss_rate = 0.381, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 6466, Miss = 2621, Miss_rate = 0.405, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 6455, Miss = 2621, Miss_rate = 0.406, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 6606, Miss = 2667, Miss_rate = 0.404, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 6516, Miss = 2489, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6420, Miss = 2545, Miss_rate = 0.396, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 6405, Miss = 2539, Miss_rate = 0.396, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 416449
L2_total_cache_misses = 165802
L2_total_cache_miss_rate = 0.3981
L2_total_cache_pending_hits = 293
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 247152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 60529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 292
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3202
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64338
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14558
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 334350
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82099
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=334350
icnt_total_pkts_simt_to_mem=416449
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 406745
Req_Network_cycles = 131452
Req_Network_injected_packets_per_cycle =       3.0942 
Req_Network_conflicts_per_cycle =       1.2319
Req_Network_conflicts_per_cycle_util =       6.3519
Req_Bank_Level_Parallism =      15.9539
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6363
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7461

Reply_Network_injected_packets_num = 334350
Reply_Network_cycles = 131452
Reply_Network_injected_packets_per_cycle =        2.5435
Reply_Network_conflicts_per_cycle =        0.9976
Reply_Network_conflicts_per_cycle_util =       5.1900
Reply_Bank_Level_Parallism =      13.2322
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2190
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0318
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 117480 (inst/sec)
gpgpu_simulation_rate = 952 (cycle/sec)
gpgpu_silicon_slowdown = 1519957x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 12461
gpu_sim_insn = 2370766
gpu_ipc =     190.2549
gpu_tot_sim_cycle = 143913
gpu_tot_sim_insn = 18583118
gpu_tot_ipc =     129.1274
gpu_tot_issued_cta = 1920
gpu_occupancy = 31.8420% 
gpu_tot_occupancy = 25.0033% 
max_total_param_size = 0
gpu_stall_dramfull = 43424
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4411
partiton_level_parallism_total  =       3.6438
partiton_level_parallism_util =      20.8148
partiton_level_parallism_util_total  =      16.8360
L2_BW  =     437.1587 GB/Sec
L2_BW_total  =     145.4294 GB/Sec
gpu_total_sim_rate=116874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16239, Miss = 7847, Miss_rate = 0.483, Pending_hits = 97, Reservation_fails = 483
	L1D_cache_core[1]: Access = 16042, Miss = 7712, Miss_rate = 0.481, Pending_hits = 93, Reservation_fails = 440
	L1D_cache_core[2]: Access = 14062, Miss = 6787, Miss_rate = 0.483, Pending_hits = 73, Reservation_fails = 405
	L1D_cache_core[3]: Access = 14119, Miss = 6871, Miss_rate = 0.487, Pending_hits = 62, Reservation_fails = 289
	L1D_cache_core[4]: Access = 14855, Miss = 7123, Miss_rate = 0.480, Pending_hits = 105, Reservation_fails = 449
	L1D_cache_core[5]: Access = 14582, Miss = 6985, Miss_rate = 0.479, Pending_hits = 85, Reservation_fails = 315
	L1D_cache_core[6]: Access = 14734, Miss = 7148, Miss_rate = 0.485, Pending_hits = 75, Reservation_fails = 524
	L1D_cache_core[7]: Access = 14773, Miss = 7174, Miss_rate = 0.486, Pending_hits = 67, Reservation_fails = 353
	L1D_cache_core[8]: Access = 14971, Miss = 7278, Miss_rate = 0.486, Pending_hits = 67, Reservation_fails = 433
	L1D_cache_core[9]: Access = 14805, Miss = 7168, Miss_rate = 0.484, Pending_hits = 70, Reservation_fails = 332
	L1D_cache_core[10]: Access = 15080, Miss = 7319, Miss_rate = 0.485, Pending_hits = 91, Reservation_fails = 457
	L1D_cache_core[11]: Access = 15721, Miss = 7669, Miss_rate = 0.488, Pending_hits = 87, Reservation_fails = 387
	L1D_cache_core[12]: Access = 14636, Miss = 7052, Miss_rate = 0.482, Pending_hits = 84, Reservation_fails = 463
	L1D_cache_core[13]: Access = 14177, Miss = 6829, Miss_rate = 0.482, Pending_hits = 80, Reservation_fails = 281
	L1D_cache_core[14]: Access = 14715, Miss = 7037, Miss_rate = 0.478, Pending_hits = 82, Reservation_fails = 277
	L1D_cache_core[15]: Access = 14467, Miss = 6955, Miss_rate = 0.481, Pending_hits = 75, Reservation_fails = 445
	L1D_cache_core[16]: Access = 19449, Miss = 9139, Miss_rate = 0.470, Pending_hits = 164, Reservation_fails = 589
	L1D_cache_core[17]: Access = 19970, Miss = 9382, Miss_rate = 0.470, Pending_hits = 186, Reservation_fails = 511
	L1D_cache_core[18]: Access = 20392, Miss = 9678, Miss_rate = 0.475, Pending_hits = 213, Reservation_fails = 769
	L1D_cache_core[19]: Access = 19724, Miss = 9357, Miss_rate = 0.474, Pending_hits = 219, Reservation_fails = 769
	L1D_cache_core[20]: Access = 19269, Miss = 9032, Miss_rate = 0.469, Pending_hits = 186, Reservation_fails = 741
	L1D_cache_core[21]: Access = 20804, Miss = 9768, Miss_rate = 0.470, Pending_hits = 195, Reservation_fails = 889
	L1D_cache_core[22]: Access = 19578, Miss = 9108, Miss_rate = 0.465, Pending_hits = 157, Reservation_fails = 741
	L1D_cache_core[23]: Access = 19393, Miss = 9183, Miss_rate = 0.474, Pending_hits = 186, Reservation_fails = 929
	L1D_cache_core[24]: Access = 19240, Miss = 9003, Miss_rate = 0.468, Pending_hits = 185, Reservation_fails = 851
	L1D_cache_core[25]: Access = 20236, Miss = 9507, Miss_rate = 0.470, Pending_hits = 186, Reservation_fails = 708
	L1D_cache_core[26]: Access = 19659, Miss = 9262, Miss_rate = 0.471, Pending_hits = 182, Reservation_fails = 1111
	L1D_cache_core[27]: Access = 20032, Miss = 9541, Miss_rate = 0.476, Pending_hits = 195, Reservation_fails = 878
	L1D_cache_core[28]: Access = 19193, Miss = 9066, Miss_rate = 0.472, Pending_hits = 177, Reservation_fails = 671
	L1D_cache_core[29]: Access = 20217, Miss = 9501, Miss_rate = 0.470, Pending_hits = 203, Reservation_fails = 908
	L1D_cache_core[30]: Access = 20457, Miss = 9563, Miss_rate = 0.467, Pending_hits = 182, Reservation_fails = 861
	L1D_cache_core[31]: Access = 19580, Miss = 9291, Miss_rate = 0.475, Pending_hits = 197, Reservation_fails = 1029
	L1D_cache_core[32]: Access = 21239, Miss = 9935, Miss_rate = 0.468, Pending_hits = 209, Reservation_fails = 1142
	L1D_cache_core[33]: Access = 20461, Miss = 9618, Miss_rate = 0.470, Pending_hits = 232, Reservation_fails = 1061
	L1D_cache_core[34]: Access = 20122, Miss = 9379, Miss_rate = 0.466, Pending_hits = 234, Reservation_fails = 1177
	L1D_cache_core[35]: Access = 20968, Miss = 9637, Miss_rate = 0.460, Pending_hits = 205, Reservation_fails = 1054
	L1D_cache_core[36]: Access = 21130, Miss = 9727, Miss_rate = 0.460, Pending_hits = 229, Reservation_fails = 1283
	L1D_cache_core[37]: Access = 21007, Miss = 9890, Miss_rate = 0.471, Pending_hits = 199, Reservation_fails = 856
	L1D_cache_core[38]: Access = 20702, Miss = 9653, Miss_rate = 0.466, Pending_hits = 211, Reservation_fails = 666
	L1D_cache_core[39]: Access = 20553, Miss = 9646, Miss_rate = 0.469, Pending_hits = 241, Reservation_fails = 1180
	L1D_cache_core[40]: Access = 20778, Miss = 9682, Miss_rate = 0.466, Pending_hits = 231, Reservation_fails = 968
	L1D_cache_core[41]: Access = 21761, Miss = 10317, Miss_rate = 0.474, Pending_hits = 245, Reservation_fails = 1204
	L1D_cache_core[42]: Access = 20914, Miss = 9852, Miss_rate = 0.471, Pending_hits = 220, Reservation_fails = 954
	L1D_cache_core[43]: Access = 21597, Miss = 10096, Miss_rate = 0.467, Pending_hits = 205, Reservation_fails = 1161
	L1D_cache_core[44]: Access = 21282, Miss = 9801, Miss_rate = 0.461, Pending_hits = 210, Reservation_fails = 1172
	L1D_cache_core[45]: Access = 21810, Miss = 10269, Miss_rate = 0.471, Pending_hits = 270, Reservation_fails = 1258
	L1D_cache_core[46]: Access = 20978, Miss = 9894, Miss_rate = 0.472, Pending_hits = 247, Reservation_fails = 1274
	L1D_cache_core[47]: Access = 21796, Miss = 10247, Miss_rate = 0.470, Pending_hits = 260, Reservation_fails = 1446
	L1D_cache_core[48]: Access = 17985, Miss = 8479, Miss_rate = 0.471, Pending_hits = 189, Reservation_fails = 891
	L1D_cache_core[49]: Access = 18983, Miss = 8856, Miss_rate = 0.467, Pending_hits = 206, Reservation_fails = 1208
	L1D_cache_core[50]: Access = 18857, Miss = 8886, Miss_rate = 0.471, Pending_hits = 197, Reservation_fails = 1120
	L1D_cache_core[51]: Access = 18626, Miss = 8713, Miss_rate = 0.468, Pending_hits = 211, Reservation_fails = 1121
	L1D_cache_core[52]: Access = 18649, Miss = 8595, Miss_rate = 0.461, Pending_hits = 193, Reservation_fails = 854
	L1D_cache_core[53]: Access = 18539, Miss = 8720, Miss_rate = 0.470, Pending_hits = 207, Reservation_fails = 1098
	L1D_cache_core[54]: Access = 18277, Miss = 8604, Miss_rate = 0.471, Pending_hits = 202, Reservation_fails = 922
	L1D_cache_core[55]: Access = 18397, Miss = 8700, Miss_rate = 0.473, Pending_hits = 209, Reservation_fails = 1012
	L1D_cache_core[56]: Access = 18976, Miss = 8956, Miss_rate = 0.472, Pending_hits = 235, Reservation_fails = 1278
	L1D_cache_core[57]: Access = 17974, Miss = 8289, Miss_rate = 0.461, Pending_hits = 199, Reservation_fails = 1049
	L1D_cache_core[58]: Access = 17552, Miss = 8267, Miss_rate = 0.471, Pending_hits = 189, Reservation_fails = 993
	L1D_cache_core[59]: Access = 17515, Miss = 8228, Miss_rate = 0.470, Pending_hits = 190, Reservation_fails = 964
	L1D_cache_core[60]: Access = 18282, Miss = 8655, Miss_rate = 0.473, Pending_hits = 222, Reservation_fails = 1160
	L1D_cache_core[61]: Access = 19862, Miss = 9389, Miss_rate = 0.473, Pending_hits = 225, Reservation_fails = 1044
	L1D_cache_core[62]: Access = 18126, Miss = 8646, Miss_rate = 0.477, Pending_hits = 217, Reservation_fails = 1010
	L1D_cache_core[63]: Access = 17819, Miss = 8351, Miss_rate = 0.469, Pending_hits = 201, Reservation_fails = 1286
	L1D_cache_core[64]: Access = 13565, Miss = 6587, Miss_rate = 0.486, Pending_hits = 88, Reservation_fails = 764
	L1D_cache_core[65]: Access = 13924, Miss = 6761, Miss_rate = 0.486, Pending_hits = 94, Reservation_fails = 523
	L1D_cache_core[66]: Access = 13665, Miss = 6576, Miss_rate = 0.481, Pending_hits = 86, Reservation_fails = 616
	L1D_cache_core[67]: Access = 14618, Miss = 7047, Miss_rate = 0.482, Pending_hits = 115, Reservation_fails = 801
	L1D_cache_core[68]: Access = 14480, Miss = 6908, Miss_rate = 0.477, Pending_hits = 99, Reservation_fails = 641
	L1D_cache_core[69]: Access = 13385, Miss = 6459, Miss_rate = 0.483, Pending_hits = 93, Reservation_fails = 534
	L1D_cache_core[70]: Access = 14675, Miss = 7076, Miss_rate = 0.482, Pending_hits = 90, Reservation_fails = 761
	L1D_cache_core[71]: Access = 14319, Miss = 6926, Miss_rate = 0.484, Pending_hits = 83, Reservation_fails = 615
	L1D_cache_core[72]: Access = 13865, Miss = 6728, Miss_rate = 0.485, Pending_hits = 86, Reservation_fails = 630
	L1D_cache_core[73]: Access = 14045, Miss = 6741, Miss_rate = 0.480, Pending_hits = 101, Reservation_fails = 683
	L1D_cache_core[74]: Access = 14620, Miss = 7066, Miss_rate = 0.483, Pending_hits = 88, Reservation_fails = 677
	L1D_cache_core[75]: Access = 13860, Miss = 6726, Miss_rate = 0.485, Pending_hits = 84, Reservation_fails = 591
	L1D_cache_core[76]: Access = 14352, Miss = 6868, Miss_rate = 0.479, Pending_hits = 106, Reservation_fails = 719
	L1D_cache_core[77]: Access = 13531, Miss = 6534, Miss_rate = 0.483, Pending_hits = 94, Reservation_fails = 663
	L1D_cache_core[78]: Access = 15084, Miss = 7227, Miss_rate = 0.479, Pending_hits = 91, Reservation_fails = 665
	L1D_cache_core[79]: Access = 14180, Miss = 6778, Miss_rate = 0.478, Pending_hits = 103, Reservation_fails = 685
	L1D_total_cache_accesses = 1412856
	L1D_total_cache_misses = 669320
	L1D_total_cache_miss_rate = 0.4737
	L1D_total_cache_pending_hits = 12747
	L1D_total_cache_reservation_fails = 64722
	L1D_cache_data_port_util = 0.234
	L1D_cache_fill_port_util = 0.134
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12715
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 183419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1130018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 282838

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 64625
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1292, 1096, 1337, 1179, 1182, 956, 1066, 973, 1013, 1105, 1397, 1251, 1086, 1287, 1346, 1345, 556, 557, 717, 967, 795, 704, 703, 459, 857, 724, 510, 666, 388, 376, 679, 316, 
gpgpu_n_tot_thrd_icount = 18583118
gpgpu_n_tot_w_icount = 2341260
gpgpu_n_stall_shd_mem = 317941
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 451995
gpgpu_n_mem_write_global = 72395
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284475
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:992519	W0_Idle:2295445	W0_Scoreboard:8136898	W1:517070	W2:245357	W3:170650	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:778	W30:1136	W31:2165	W32:306251
single_issue_nums: WS0:585093	WS1:582931	WS2:585691	WS3:587545	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3615960 {8:451995,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3206328 {40:65448,72:5314,104:509,136:1124,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18079800 {40:451995,}
maxmflatency = 2029 
max_icnt2mem_latency = 925 
maxmrqlatency = 1636 
max_icnt2sh_latency = 176 
averagemflatency = 307 
avg_icnt2mem_latency = 60 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 7 
mrq_lat_table:12315 	36299 	8583 	10280 	12968 	22487 	19673 	14398 	8250 	1015 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	296922 	99280 	45771 	10022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17175 	25765 	10738 	294061 	83393 	48581 	28882 	12189 	3606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	297360 	66986 	36276 	25159 	16148 	8982 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        31        29        43        53        33        32       101       123        36        40        51        65        34        38 
dram[1]:        49        61        28        31        50        47        32        26       109       156        33        33        51        37        33        28 
dram[2]:        33        42        28        31        43        50        26        28       129       123        32        35        38        48        44        34 
dram[3]:        35        32        29        31        47        42        27        33       145       118        36        37        49        45        26        31 
dram[4]:        43        32        35        31        45        44        31        34       109       121        29        35        55        46        35        29 
dram[5]:        42        42        32        30        48        49        31        28        95       130        40        37        45        77        34        31 
dram[6]:        65        39        28        29        46        48        32        29       118       131        32        36        67        38        42        33 
dram[7]:        42        48        35        31        45        48        36        33        99       163        32        29        31        60        28        34 
dram[8]:        41        48        32        30        47        51        27        26       148       165        32        46        57        67        43        35 
dram[9]:        41        52        27        34        44        53        29        39       183        96        33        37       111        38        36        38 
dram[10]:        40        37        30        36        45        46        30        30       163       139        32        33        37        36        41        33 
dram[11]:        53        49        31        34        48        45        31        30       135       104        39        37        40        78        31        35 
dram[12]:        45        38        34        30        49        52        29        28       109       141        36        37        44        78        27        35 
dram[13]:        45        45        28        35        53        52        25        29        93       118        34        32        87        46        35        30 
dram[14]:        51        48        31        30        54        47        29        30       109       117        36        43        64        77        28        34 
dram[15]:        49        42        30        29        46        51        30        30        96       140        34        33        30        82        35        37 
dram[16]:        43        42        25        30        46        46        30        33       121       104        31        36        59        66        33        39 
dram[17]:        51        42        39        29        46        49        28        34       139       106        38        27        47        51        26        36 
dram[18]:        49        44        29        31        51        49        30        30        99        85        33        36        60        60        35        41 
dram[19]:        48        47        36        28        51        44        29        29        98       103        31        37       112        66        35        25 
dram[20]:        48        37        31        32        47        48        26        28       138        90        38        40        48        37        32        34 
dram[21]:        41        50        34        29        44        49        32        35       121       148        31        34        27        67        33        28 
dram[22]:        51        47        36        28        48        46        28        32       107       111        37        32        44        43        35        26 
dram[23]:        44        45        30        33        48        47        39        31        92       105        34        41        33        40        39        28 
dram[24]:        53        47        32        35        42        51        32        32        98       170        42        34        50        53        34        33 
dram[25]:        48        57        30        30        43        45        32        36       193       109        40        36        71       121        34        31 
dram[26]:        47        52        33        28        49        54        36        31       141       123        38        35        52        47        29        32 
dram[27]:        41        44        28        32        45        46        32        31       100       103        39        34        68        41        34        30 
dram[28]:        46        41        30        32        47        47        28        30       108       110        29        35        52        44        32        30 
dram[29]:        45        44        27        28        53        42        31        32        87       141        32        40        55        43        27        38 
dram[30]:        45        51        32        29        43        47        30        30        75        89        28        44        34        51        34        32 
dram[31]:        49        44        35        31        51        50        27        30       104       140        35        38        98        37        35        33 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      6187 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  7.378378  6.536585  6.162162  5.162791  6.355556  7.921052  7.121212  6.909091 14.500000 24.647058  8.444445  6.346154 11.720000  8.969697  5.954545  6.736842 
dram[1]:  7.605263  7.935065  5.575000  5.550000  6.446808  7.425000  4.520833  6.352941 18.043478 18.130434  8.400000  6.727273  9.424242  8.000000  7.166667  8.800000 
dram[2]:  6.144444  5.891304  6.105263  5.769231  6.951220  8.270270  5.066667  6.542857 17.478260 17.652174  7.136364  7.142857  9.093750  9.064516  6.190476  8.312500 
dram[3]:  6.651685  6.210526  5.973684  7.266667  6.755556  5.764706  6.514286  5.868421 17.040001 20.428572  6.869565  8.100000  7.447369  9.965517  7.277778  8.375000 
dram[4]:  5.881721  5.757895  5.825000  5.066667  7.421052  7.605263  6.000000  7.419355 11.885715 21.142857 11.571428  7.272727  7.410256  7.864865  5.347826  6.666667 
dram[5]:  7.197369  6.670455  6.000000  7.466667  8.823529  8.285714  5.945946  5.404762 16.559999 18.304348  9.055555  8.888889  8.000000  8.628572  7.388889  7.222222 
dram[6]:  6.938272  8.703125  5.842105  5.219512  5.918367  6.212766  6.166667  6.138889 23.882353 20.047619  7.900000  8.722222  8.705882  8.580646  9.214286  6.300000 
dram[7]:  6.638554  7.423077  5.255814  5.575000  7.552631  6.020408  5.380952  6.371428 14.888889 28.066668  8.050000  8.100000  6.975610  8.757576  6.894737  7.777778 
dram[8]:  5.540816  6.750000  5.238095  7.655172  7.350000  7.552631  5.600000  4.695652 29.466667 21.947369  7.428571  6.545455 10.481482  9.033334 10.153846  7.875000 
dram[9]:  6.682353  6.808989  5.846154  4.612245  7.071429  7.000000  5.475000  5.186047 21.578947 21.894737 10.062500 11.285714 11.560000  7.657143  6.684210  5.600000 
dram[10]:  6.925000  6.111111  4.765957  5.868421  7.125000  6.000000  5.666667  5.815790 21.315790 17.719999  5.678571  6.954545  7.641026  8.903226  7.235294  8.133333 
dram[11]:  6.250000  6.179775  5.657895  5.725000  8.685715  7.225000  5.000000  5.439024 28.799999 18.695652  7.136364  6.384615  8.571428 11.333333  6.136364  6.476191 
dram[12]:  6.540230  6.137931  4.638298  5.868421  7.414634  7.684210  5.564103  5.585366 19.571428 19.000000  8.611111 11.428572  8.676471 10.653846  5.952381  7.687500 
dram[13]:  7.039474  7.808219  4.847826  5.190476  6.925000  7.789474  5.657895  4.220000 18.428572 16.959999  6.666667  7.700000 12.090909  8.677420  7.611111  7.352941 
dram[14]:  6.632184  7.918919  4.933333  5.441861  7.023809  6.260870  6.441176  8.407408 24.294117 22.842106  8.777778  7.130435  9.758620  8.228572  6.047619  7.388889 
dram[15]:  6.518072  7.397436  7.225806  6.411765  6.568182  7.815790  5.794872  5.046512 16.869566 21.736841  8.000000  8.611111  6.222222 10.310345  4.703704  6.285714 
dram[16]:  6.643678  7.567567  5.022222  6.441176  6.276596  7.219512  5.972973  5.333333 19.380953 16.840000  7.318182  7.800000  9.468750  8.903226  6.400000  7.470588 
dram[17]:  6.357143  7.102564  5.181818  6.848485  7.473684  6.212766  5.972973  5.500000 20.428572 21.190475  6.291667  8.555555 10.259259  8.906250  5.541667  6.400000 
dram[18]:  6.864198  6.175824  6.571429  5.069767  6.400000  6.785714  5.450000  5.069767 14.840000 13.758620  7.318182  6.625000 11.440000  7.675676  6.631579  8.733334 
dram[19]:  7.253334  6.295455  5.395349  6.617647  6.761905  6.790698  5.615385  5.357143 14.814815 23.823530  8.100000 11.857142  8.514286  7.702703  6.789474  6.000000 
dram[20]:  6.703704  5.427185  7.655172  6.162162  6.750000  7.589744  5.736842  5.864865 19.761906 16.791666  6.708333  8.444445  9.344828  6.232558  7.055555  8.928572 
dram[21]:  5.989362  6.925000  5.000000  5.068182  6.113636  7.394737  5.000000  4.440000 15.560000 19.857143  9.875000 10.062500  6.355556 10.250000  6.136364  7.222222 
dram[22]:  5.765306  7.507042  6.027778  6.588235  7.512821  6.333333  7.600000  5.425000 18.714285 15.037037  7.500000  7.850000  7.743590  7.263158  7.562500  7.000000 
dram[23]:  6.935897  6.987805  5.136364  5.717949  7.500000  6.191489  4.604167  5.536585 15.407408 19.000000  8.388889 11.571428  7.605263  9.096774  6.421052  6.619048 
dram[24]:  7.287500  7.743243  5.894737  4.760870  6.355556  6.437500  6.108108  5.047619 16.000000 23.333334  8.666667  7.363636  7.945946  8.171429  5.250000  8.800000 
dram[25]:  6.753087  7.466667  4.977778  6.617647  5.914894  8.352942  6.812500  5.800000 30.846153 16.520000  8.722222  8.500000  9.272727 10.760000  6.136364  7.222222 
dram[26]:  6.860759  6.290323  5.871795  5.769231  7.918919  7.500000  4.645833  6.967742 27.066668 22.473684  7.666667  8.388889  8.485714  9.258064  5.608696  7.333333 
dram[27]:  6.574713  7.236842  6.696970  5.692307  7.097561  7.857143  5.789474  6.911765 17.083334 18.809525  8.277778  8.611111  9.896552  9.151515  7.294117  7.388889 
dram[28]:  6.768293  6.333333  6.485714  5.825000  7.702703  5.125000  7.161290  4.760870 19.095238 15.037037  8.000000  8.833333  8.277778  6.195652  5.904762  6.894737 
dram[29]:  7.821918  8.126760  4.551021  7.433333  7.650000  5.700000  6.200000  7.931035 15.920000 16.639999  9.312500  8.100000  7.891892  7.891892  5.347826  6.300000 
dram[30]:  7.666667  8.147058  6.305555  5.475000  5.392157  6.444445  6.818182  6.138889 18.428572 16.000000  7.900000  9.625000  7.777778  7.868421  6.142857  6.450000 
dram[31]:  6.674418  7.269231  5.789474  5.641026  7.000000  7.631579  5.710526  5.921052 21.631578 21.315790  5.266667  9.875000  9.586206  8.818182  7.875000  6.777778 
average row locality = 146270/18996 = 7.700042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       281       289       228       222       286       301       235       228       204       220       152       164       152       158       128       127 
dram[1]:       287       292       223       222       303       297       217       216       220       224       168       148       163       152       128       132 
dram[2]:       279       297       232       225       285       306       228       229       208       224       157       149       152       149       129       133 
dram[3]:       293       309       227       218       304       294       228       223       216       224       158       162       148       157       130       131 
dram[4]:       287       301       233       228       282       289       228       230       212       228       162       159       152       153       120       119 
dram[5]:       281       291       228       224       300       290       220       227       216       228       160       160       157       159       133       129 
dram[6]:       293       282       222       214       290       292       222       221       208       216       157       156       154       152       129       126 
dram[7]:       282       293       226       223       287       295       226       223       224       220       160       160       154       151       127       137 
dram[8]:       291       293       220       222       294       287       224       216       220       232       156       144       149       156       130       126 
dram[9]:       281       298       228       226       297       308       219       223       208       228       161       158       159       150       127       111 
dram[10]:       287       285       224       223       285       294       221       221       208       224       159       153       151       156       123       122 
dram[11]:       290       280       215       229       304       289       235       223       232       220       156       162       158       158       131       135 
dram[12]:       305       269       218       223       304       292       217       229       224       208       155       160       163       150       123       122 
dram[13]:       269       297       223       218       277       296       215       211       196       220       160       154       150       152       135       124 
dram[14]:       282       297       222       234       295       288       219       227       216       224       158       164       155       147       120       131 
dram[15]:       276       292       224       218       289       297       226       217       216       228       159       155       153       164       123       129 
dram[16]:       307       277       226       219       295       296       221       224       208       224       160       153       163       145       126       126 
dram[17]:       293       291       228       226       284       292       221       231       228       227       151       154       154       154       131       128 
dram[18]:       280       298       230       218       288       285       218       218       200       212       159       159       150       162       124       128 
dram[19]:       286       285       232       225       284       292       219       225       216       212       160       162       151       151       126       130 
dram[20]:       276       286       222       228       297       296       218       217       224       208       160       152       154       155       126       124 
dram[21]:       277       287       225       223       269       281       230       222       216       220       158       161       157       150       131       125 
dram[22]:       289       284       217       224       293       285       228       217       208       212       150       157       147       150       120       126 
dram[23]:       297       292       226       223       285       291       221       227       208       220       148       159       160       154       120       135 
dram[24]:       305       284       224       219       286       309       226       212       204       216       155       158       153       151       124       132 
dram[25]:       290       283       224       225       278       284       218       232       216       220       156       153       154       152       129       130 
dram[26]:       286       290       229       225       293       300       223       216       204       224       158       150       155       158       129       132 
dram[27]:       291       282       221       222       291       275       220       235       212       208       149       155       161       158       122       131 
dram[28]:       293       290       227       233       285       287       222       219       220       212       158       159       146       161       124       130 
dram[29]:       295       286       223       223       306       285       217       230       232       220       149       162       153       155       122       125 
dram[30]:       282       292       227       219       275       290       225       221       200       232       157       152       150       157       127       127 
dram[31]:       285       285       220       220       301       290       217       225       228       208       157       156       160       163       124       121 
total dram reads = 107623
bank skew: 309/111 = 2.78
chip skew: 3422/3297 = 1.04
number of total write accesses:
dram[0]:       302       278         0         0         0         0         0         0       299       292         0         1       148       152         3         1 
dram[1]:       316       352         0         0         0         0         0         0       298       307         0         0       162       128         1         0 
dram[2]:       298       267         0         0         0         0         0         0       278       269         0         1       149       143         1         0 
dram[3]:       341       319         0         0         0         0         0         0       313       303         0         0       147       142         1         3 
dram[4]:       301       277         0         0         0         0         0         0       310       327         0         1       146       151         3         1 
dram[5]:       296       331         0         0         0         0         0         0       302       305         3         0       167       154         0         1 
dram[6]:       303       307         0         0         0         0         0         0       310       290         1         1       153       122         0         0 
dram[7]:       293       315         0         0         0         0         0         0       282       317         1         2       147       143         4         3 
dram[8]:       290       269         0         0         0         0         0         0       350       283         0         0       144       128         2         0 
dram[9]:       325       353         0         0         0         0         0         0       298       288         0         0       145       126         0         1 
dram[10]:       298       282         0         0         0         0         0         0       310       318         0         0       154       135         0         0 
dram[11]:       313       305         0         0         0         0         0         0       321       331         1         5       154       164         4         1 
dram[12]:       293       292         0         0         0         0         0         0       274       286         0         0       143       138         2         1 
dram[13]:       300       310         0         0         0         0         0         0       302       289         0         0       124       126         2         1 
dram[14]:       330       332         0         0         0         0         0         0       308       318         0         0       137       152         7         2 
dram[15]:       301       312         0         0         0         0         0         0       278       294         1         0       135       150         5         3 
dram[16]:       307       318         0         0         0         0         0         0       277       297         1         3       152       143         2         1 
dram[17]:       272       296         0         0         0         0         0         0       308       335         0         0       127       145         2         0 
dram[18]:       313       303         0         0         0         0         0         0       255       282         2         0       145       138         2         3 
dram[19]:       288       302         0         0         0         0         0         0       286       266         2         4       159       139         3         2 
dram[20]:       299       301         0         0         0         0         0         0       282       307         1         0       124       122         1         1 
dram[21]:       324       303         0         0         0         0         0         0       271       321         0         0       140       150         5         6 
dram[22]:       312       294         0         0         0         0         0         0       281       309         0         0       167       139         1         0 
dram[23]:       278       313         0         0         0         0         0         0       314       315         3         4       140       144         2         5 
dram[24]:       313       318         0         0         0         0         0         0       293       287         1         5       154       147         2         0 
dram[25]:       286       324         0         0         0         0         0         0       300       296         1         0       154       130         7         0 
dram[26]:       294       323         0         0         0         0         0         0       319       321         3         1       150       141         0         0 
dram[27]:       322       299         0         0         0         0         0         0       306       278         0         0       135       157         3         2 
dram[28]:       287       290         0         0         0         0         0         0       276       315         2         0       162       132         0         1 
dram[29]:       319       328         0         0         0         0         0         0       238       308         0         0       149       153         1         1 
dram[30]:       331       292         0         0         0         0         0         0       298       323         1         2       138       149         2         2 
dram[31]:       309       320         0         0         0         0         0         0       283       294         1         2       124       132         2         1 
total dram writes = 48030
min_bank_accesses = 0!
chip skew: 1599/1406 = 1.14
average mf latency per bank:
dram[0]:        365       361       755       816       734       690       828       921       345       326      6968      6432       313       324       641       638
dram[1]:        366       346       794       775       702       690       879       941       323       307      6582      7476       300       355       628       582
dram[2]:        379       401       768       788       698       710       822       899       345       331      6979      7231       303       325       677       646
dram[3]:        350       400       758       805       696       730       851       923       340       319      6953      6624       278       340       557       584
dram[4]:        411       378       726       824       693       698       860       925       322       310      6942      6859       289       304       652       643
dram[5]:        446       338       741       867       700       698       951       855       321       301      6724      6723       267       325       654       640
dram[6]:        388       335       715       757       614       640       846       885       317       323      6382      6567       259       331       633       586
dram[7]:        354       326       674       743       624       662       787       853       326       309      6082      6063       288       294       588       583
dram[8]:        362       365       829       794       702       723       872       917       311       353      7311      7601       337       317       584       609
dram[9]:        316       308       803       786       657       668       852       898       329       338      6766      6777       315       337       570       662
dram[10]:        372       356       800       781       655       671       920       873       320       319      6632      6959       286       327       636       644
dram[11]:        325       353       858       868       657       688       880       875       318       310      7061      6732       296       296       583       632
dram[12]:        339       318       753       779       637       703       824       891       346       338      6566      6546       291       299       572       638
dram[13]:        323       319       742       735       656       692       807       901       334       328      6156      6404       309       322       609       626
dram[14]:        327       286       793       772       661       717       830       945       333       318      6715      6598       326       272       596       641
dram[15]:        344       326       793       828       640       732       828       905       327       311      6672      6821       328       294       573       604
dram[16]:        382       333       741       727       704       664       821       844       369       326      6539      6721       291       291       601       602
dram[17]:        376       383       738       708       701       661       838       846       323       317      6929      6924       311       296       562       645
dram[18]:        356       373       708       732       637       707       881       882       375       337      6472      6475       299       302       607       647
dram[19]:        394       349       754       697       709       671       870       832       334       365      6484      6319       283       310       612       607
dram[20]:        369       350       866       682       659       651       868       939       350       335      6620      7112       316       337       597       642
dram[21]:        346       369       751       700       655       623       806       913       342       313      6692      6369       312       310       554       568
dram[22]:        332       357       768       719       636       646       816       879       343       322      6891      6671       271       289       553       561
dram[23]:        394       345       760       713       641       628       863       855       336       330      7223      6783       296       320       587       597
dram[24]:        383       371       938       807       719       752       900       907       332       338      7226      6798       316       334       647       664
dram[25]:        331       301       863       733       671       728       888       815       332       326      6500      6651       290       296       554       574
dram[26]:        350       314       788       805       707       697       851       887       309       307      6616      6910       285       314       569       581
dram[27]:        337       320       797       743       699       687       774       794       321       327      6974      6657       315       281       635       548
dram[28]:        366       345       772       760       692       712       835       890       329       334      6767      6777       303       313       627       583
dram[29]:        323       308       776       799       642       685       814       780       345       315      6848      6265       300       282       580       597
dram[30]:        305       338       770       773       702       697       770       854       336       316      6773      6775       337       283       609       602
dram[31]:        320       328       805       763       696       702       810       815       334       334      6505      6470       363       309       620       639
maximum mf latency per bank:
dram[0]:       1568      1694      1415      1530      1482      1564      1625      1644      1763      1190      1028       975      1419      2013      1376      1271
dram[1]:       1774      1718      1654      1593      1604      1546      1674      1635      1625      1268      1030      1007      1778      1766      1573      1155
dram[2]:       1542      1639      1591      1602      1469      1640      1514      1541      1486      1341      1048       944      1401      1365      1518      1266
dram[3]:       1624      1881      1619      1593      1521      1561      1552      1621      1702      1330      1074       948      1199      1727      1539      1162
dram[4]:       1901      1962      1708      1590      1444      1538      1631      1625      1453      1018      1129      1125      1382      1354      1448      1413
dram[5]:       1979      2029      1861      1775      1741      1674      1866      1717      1741      1083      1130      1130      1188      1268      1562      1616
dram[6]:       1634      1696      1390      1356      1345      1352      1465      1485      1212      1196       893      1039      1090      1744      1203      1166
dram[7]:       1478      1696      1199      1354      1247      1268      1424      1370       924       986       861       913      1490       963      1040       999
dram[8]:       1731      1907      1637      1616      1715      1701      1786      1623      1332      1781      1234      1203      1364      1880      1295      1293
dram[9]:       1701      1676      1578      1539      1445      1480      1499      1546      1683      1714      1099      1061      1333      1955      1222      1249
dram[10]:       1702      1689      1584      1573      1457      1565      1669      1622      1687      1626      1187      1209      1180      1313      1327      1493
dram[11]:       1743      1921      1622      1528      1483      1502      1794      1806      1536      1751      1067      1364      1465      1448      1464      1516
dram[12]:       1528      1632      1328      1496      1295      1421      1496      1589      1459      1226       910      1072       921       936      1224      1214
dram[13]:       1446      1480      1274      1221      1161      1442      1369      1458      1579      1633       824       934      1473      1508      1155      1112
dram[14]:       1717      1749      1510      1512      1379      1523      1644      1706      1484      1134      1050      1212      1510      1234      1410      1227
dram[15]:       1803      1505      1531      1537      1535      1539      1616      1753      1505      1095      1059      1313      1519      1181      1552      1396
dram[16]:       1607      1457      1381      1269      1365      1310      1488      1420      1480      1496      1097      1026      1159      1195      1078      1262
dram[17]:       1758      1544      1422      1314      1453      1426      1513      1500      1522      1528      1023       990      1072      1201      1014      1362
dram[18]:       1612      1690      1352      1316      1355      1466      1610      1669      1349      1647       967       948      1324      1259      1054      1345
dram[19]:       1402      1442      1419      1120      1311      1434      1520      1478      1514      1567       914       913      1523      1529       968      1173
dram[20]:       1531      1709      1577      1373      1419      1544      1662      1575      1450      1732      1071      1029      1333      1395      1189      1349
dram[21]:       1849      1577      1580      1505      1403      1449      1533      1654      1322      1248       981       974      1417      1533      1411      1319
dram[22]:       1508      1632      1594      1374      1482      1429      1574      1621      1395      1564       965       951      1066      1014      1069      1347
dram[23]:       1813      1601      1513      1387      1472      1472      1733      1586      1587      1559      1024      1007      1349      1392      1177      1257
dram[24]:       1735      1871      1678      1532      1647      1648      1710      1724      1296      1440      1203      1220      1323      1478      1421      1473
dram[25]:       1354      1274      1399      1168      1249      1333      1413      1376      1226      1006       937       944      1391      1001      1270      1266
dram[26]:       1753      1634      1326      1514      1419      1369      1518      1524      1096      1137       924      1048      1721      1268      1167      1263
dram[27]:       1509      1358      1388      1516      1477      1528      1489      1461      1057      1348       952       984      1428       987      1290      1227
dram[28]:       1852      1685      1552      1410      1483      1722      1650      1670      1211      1356      1167      1119      1800      1847      1257      1273
dram[29]:       1613      1630      1422      1467      1297      1431      1429      1426       819      1362       947       911      1293      1309      1159      1131
dram[30]:       1520      1521      1481      1536      1626      1546      1349      1603      1571      1051      1025      1035      1531      1329      1095      1269
dram[31]:       1637      1719      1471      1382      1488      1432      1387      1477      1070      1127       973      1065      1609       999      1074      1313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78982 n_act=573 n_pre=557 n_ref_event=0 n_req=4572 n_rd=3375 n_rd_L2_A=0 n_write=0 n_wr_bk=1476 bw_util=0.05738
n_activity=13950 dram_eff=0.3477
bk0: 281a 80254i bk1: 289a 79970i bk2: 228a 82760i bk3: 222a 82363i bk4: 286a 82001i bk5: 301a 82085i bk6: 235a 82499i bk7: 228a 82363i bk8: 204a 81019i bk9: 220a 80872i bk10: 152a 83633i bk11: 164a 83248i bk12: 152a 80783i bk13: 158a 80232i bk14: 128a 83311i bk15: 127a 83392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874672
Row_Buffer_Locality_read = 0.858074
Row_Buffer_Locality_write = 0.921470
Bank_Level_Parallism = 4.303803
Bank_Level_Parallism_Col = 3.978138
Bank_Level_Parallism_Ready = 2.074418
write_to_read_ratio_blp_rw_average = 0.350823
GrpLevelPara = 2.247078 

BW Util details:
bwutil = 0.057382 
total_CMD = 84538 
util_bw = 4851 
Wasted_Col = 4524 
Wasted_Row = 1405 
Idle = 73758 

BW Util Bottlenecks: 
RCDc_limit = 3453 
RCDWRc_limit = 455 
WTRc_limit = 3215 
RTWc_limit = 4236 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 2734 
RTWc_limit_alone = 3938 

Commands details: 
total_CMD = 84538 
n_nop = 78982 
Read = 3375 
Write = 0 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 573 
n_pre = 557 
n_ref = 0 
n_req = 4572 
total_req = 4851 

Dual Bus Interface Util: 
issued_total_row = 1130 
issued_total_col = 4851 
Row_Bus_Util =  0.013367 
CoL_Bus_Util = 0.057382 
Either_Row_CoL_Bus_Util = 0.065722 
Issued_on_Two_Bus_Simul_Util = 0.005027 
issued_two_Eff = 0.076494 
queue_avg = 2.154155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78893 n_act=590 n_pre=574 n_ref_event=0 n_req=4659 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=1564 bw_util=0.05862
n_activity=14245 dram_eff=0.3479
bk0: 287a 79701i bk1: 292a 79760i bk2: 223a 82479i bk3: 222a 82491i bk4: 303a 81613i bk5: 297a 81964i bk6: 217a 81879i bk7: 216a 82568i bk8: 220a 81078i bk9: 224a 81170i bk10: 168a 83446i bk11: 148a 83156i bk12: 163a 80038i bk13: 152a 80313i bk14: 128a 83260i bk15: 132a 83589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873363
Row_Buffer_Locality_read = 0.853774
Row_Buffer_Locality_write = 0.925809
Bank_Level_Parallism = 4.426471
Bank_Level_Parallism_Col = 4.088421
Bank_Level_Parallism_Ready = 2.071832
write_to_read_ratio_blp_rw_average = 0.347047
GrpLevelPara = 2.269684 

BW Util details:
bwutil = 0.058625 
total_CMD = 84538 
util_bw = 4956 
Wasted_Col = 4681 
Wasted_Row = 1379 
Idle = 73522 

BW Util Bottlenecks: 
RCDc_limit = 3560 
RCDWRc_limit = 475 
WTRc_limit = 3631 
RTWc_limit = 4776 
CCDLc_limit = 2293 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 3165 
RTWc_limit_alone = 4445 

Commands details: 
total_CMD = 84538 
n_nop = 78893 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 1564 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 4659 
total_req = 4956 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 4956 
Row_Bus_Util =  0.013769 
CoL_Bus_Util = 0.058625 
Either_Row_CoL_Bus_Util = 0.066775 
Issued_on_Two_Bus_Simul_Util = 0.005619 
issued_two_Eff = 0.084145 
queue_avg = 2.497954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78999 n_act=606 n_pre=590 n_ref_event=0 n_req=4550 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1406 bw_util=0.05664
n_activity=14801 dram_eff=0.3235
bk0: 279a 79584i bk1: 297a 79668i bk2: 232a 82768i bk3: 225a 82618i bk4: 285a 82508i bk5: 306a 82414i bk6: 228a 82616i bk7: 229a 82706i bk8: 208a 81309i bk9: 224a 81302i bk10: 157a 83353i bk11: 149a 83701i bk12: 152a 81098i bk13: 149a 81310i bk14: 129a 83559i bk15: 133a 83758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866813
Row_Buffer_Locality_read = 0.856002
Row_Buffer_Locality_write = 0.898116
Bank_Level_Parallism = 3.783502
Bank_Level_Parallism_Col = 3.480021
Bank_Level_Parallism_Ready = 1.818296
write_to_read_ratio_blp_rw_average = 0.349475
GrpLevelPara = 2.096767 

BW Util details:
bwutil = 0.056637 
total_CMD = 84538 
util_bw = 4788 
Wasted_Col = 4819 
Wasted_Row = 1728 
Idle = 73203 

BW Util Bottlenecks: 
RCDc_limit = 3666 
RCDWRc_limit = 622 
WTRc_limit = 2533 
RTWc_limit = 4013 
CCDLc_limit = 1849 
rwq = 0 
CCDLc_limit_alone = 1260 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 3729 

Commands details: 
total_CMD = 84538 
n_nop = 78999 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1406 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 4550 
total_req = 4788 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 4788 
Row_Bus_Util =  0.014147 
CoL_Bus_Util = 0.056637 
Either_Row_CoL_Bus_Util = 0.065521 
Issued_on_Two_Bus_Simul_Util = 0.005264 
issued_two_Eff = 0.080339 
queue_avg = 1.972131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78791 n_act=611 n_pre=595 n_ref_event=0 n_req=4688 n_rd=3422 n_rd_L2_A=0 n_write=0 n_wr_bk=1569 bw_util=0.05904
n_activity=14698 dram_eff=0.3396
bk0: 293a 79873i bk1: 309a 79193i bk2: 227a 82678i bk3: 218a 82685i bk4: 304a 82178i bk5: 294a 81934i bk6: 228a 82331i bk7: 223a 82311i bk8: 216a 80837i bk9: 224a 81179i bk10: 158a 83414i bk11: 162a 83626i bk12: 148a 80868i bk13: 157a 81299i bk14: 130a 83602i bk15: 131a 83592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869667
Row_Buffer_Locality_read = 0.858270
Row_Buffer_Locality_write = 0.900474
Bank_Level_Parallism = 4.007718
Bank_Level_Parallism_Col = 3.632248
Bank_Level_Parallism_Ready = 1.996394
write_to_read_ratio_blp_rw_average = 0.360814
GrpLevelPara = 2.161137 

BW Util details:
bwutil = 0.059039 
total_CMD = 84538 
util_bw = 4991 
Wasted_Col = 4834 
Wasted_Row = 1577 
Idle = 73136 

BW Util Bottlenecks: 
RCDc_limit = 3537 
RCDWRc_limit = 625 
WTRc_limit = 3018 
RTWc_limit = 3992 
CCDLc_limit = 1695 
rwq = 0 
CCDLc_limit_alone = 1081 
WTRc_limit_alone = 2615 
RTWc_limit_alone = 3781 

Commands details: 
total_CMD = 84538 
n_nop = 78791 
Read = 3422 
Write = 0 
L2_Alloc = 0 
L2_WB = 1569 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 4688 
total_req = 4991 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 4991 
Row_Bus_Util =  0.014266 
CoL_Bus_Util = 0.059039 
Either_Row_CoL_Bus_Util = 0.067981 
Issued_on_Two_Bus_Simul_Util = 0.005323 
issued_two_Eff = 0.078302 
queue_avg = 2.109572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78893 n_act=627 n_pre=611 n_ref_event=0 n_req=4589 n_rd=3383 n_rd_L2_A=0 n_write=0 n_wr_bk=1517 bw_util=0.05796
n_activity=14402 dram_eff=0.3402
bk0: 287a 79299i bk1: 301a 79597i bk2: 233a 82458i bk3: 228a 82340i bk4: 282a 82159i bk5: 289a 82305i bk6: 228a 82595i bk7: 230a 82814i bk8: 212a 80681i bk9: 228a 81179i bk10: 162a 83861i bk11: 159a 83385i bk12: 152a 80978i bk13: 153a 81069i bk14: 120a 83600i bk15: 119a 83595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863369
Row_Buffer_Locality_read = 0.851907
Row_Buffer_Locality_write = 0.895522
Bank_Level_Parallism = 4.063353
Bank_Level_Parallism_Col = 3.600168
Bank_Level_Parallism_Ready = 1.933265
write_to_read_ratio_blp_rw_average = 0.370024
GrpLevelPara = 2.144839 

BW Util details:
bwutil = 0.057962 
total_CMD = 84538 
util_bw = 4900 
Wasted_Col = 4766 
Wasted_Row = 1478 
Idle = 73394 

BW Util Bottlenecks: 
RCDc_limit = 3701 
RCDWRc_limit = 591 
WTRc_limit = 2671 
RTWc_limit = 4002 
CCDLc_limit = 1653 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 2363 
RTWc_limit_alone = 3757 

Commands details: 
total_CMD = 84538 
n_nop = 78893 
Read = 3383 
Write = 0 
L2_Alloc = 0 
L2_WB = 1517 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 4589 
total_req = 4900 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 4900 
Row_Bus_Util =  0.014644 
CoL_Bus_Util = 0.057962 
Either_Row_CoL_Bus_Util = 0.066775 
Issued_on_Two_Bus_Simul_Util = 0.005832 
issued_two_Eff = 0.087334 
queue_avg = 2.002177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00218
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78845 n_act=574 n_pre=558 n_ref_event=0 n_req=4658 n_rd=3403 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.0587
n_activity=13940 dram_eff=0.356
bk0: 281a 79850i bk1: 291a 79645i bk2: 228a 82696i bk3: 224a 82801i bk4: 300a 82315i bk5: 290a 82493i bk6: 220a 82645i bk7: 227a 82585i bk8: 216a 80901i bk9: 228a 81053i bk10: 160a 83557i bk11: 160a 83421i bk12: 157a 80247i bk13: 159a 80898i bk14: 133a 83496i bk15: 129a 83728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876771
Row_Buffer_Locality_read = 0.862180
Row_Buffer_Locality_write = 0.916335
Bank_Level_Parallism = 4.212524
Bank_Level_Parallism_Col = 3.803261
Bank_Level_Parallism_Ready = 1.965538
write_to_read_ratio_blp_rw_average = 0.368065
GrpLevelPara = 2.219631 

BW Util details:
bwutil = 0.058695 
total_CMD = 84538 
util_bw = 4962 
Wasted_Col = 4435 
Wasted_Row = 1270 
Idle = 73871 

BW Util Bottlenecks: 
RCDc_limit = 3483 
RCDWRc_limit = 561 
WTRc_limit = 2146 
RTWc_limit = 4493 
CCDLc_limit = 1593 
rwq = 0 
CCDLc_limit_alone = 988 
WTRc_limit_alone = 1901 
RTWc_limit_alone = 4133 

Commands details: 
total_CMD = 84538 
n_nop = 78845 
Read = 3403 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 574 
n_pre = 558 
n_ref = 0 
n_req = 4658 
total_req = 4962 

Dual Bus Interface Util: 
issued_total_row = 1132 
issued_total_col = 4962 
Row_Bus_Util =  0.013390 
CoL_Bus_Util = 0.058695 
Either_Row_CoL_Bus_Util = 0.067342 
Issued_on_Two_Bus_Simul_Util = 0.004743 
issued_two_Eff = 0.070437 
queue_avg = 2.140860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14086
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=79033 n_act=567 n_pre=551 n_ref_event=0 n_req=4539 n_rd=3334 n_rd_L2_A=0 n_write=0 n_wr_bk=1487 bw_util=0.05703
n_activity=14320 dram_eff=0.3367
bk0: 293a 79923i bk1: 282a 80028i bk2: 222a 82541i bk3: 214a 82550i bk4: 290a 82007i bk5: 292a 82124i bk6: 222a 82740i bk7: 221a 82582i bk8: 208a 81268i bk9: 216a 81113i bk10: 157a 83531i bk11: 156a 83221i bk12: 154a 81017i bk13: 152a 80631i bk14: 129a 83534i bk15: 126a 83499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875083
Row_Buffer_Locality_read = 0.858428
Row_Buffer_Locality_write = 0.921162
Bank_Level_Parallism = 4.079520
Bank_Level_Parallism_Col = 3.783383
Bank_Level_Parallism_Ready = 1.990044
write_to_read_ratio_blp_rw_average = 0.346314
GrpLevelPara = 2.148991 

BW Util details:
bwutil = 0.057028 
total_CMD = 84538 
util_bw = 4821 
Wasted_Col = 4649 
Wasted_Row = 1521 
Idle = 73547 

BW Util Bottlenecks: 
RCDc_limit = 3457 
RCDWRc_limit = 516 
WTRc_limit = 3496 
RTWc_limit = 3720 
CCDLc_limit = 2027 
rwq = 0 
CCDLc_limit_alone = 1278 
WTRc_limit_alone = 3020 
RTWc_limit_alone = 3447 

Commands details: 
total_CMD = 84538 
n_nop = 79033 
Read = 3334 
Write = 0 
L2_Alloc = 0 
L2_WB = 1487 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4539 
total_req = 4821 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4821 
Row_Bus_Util =  0.013225 
CoL_Bus_Util = 0.057028 
Either_Row_CoL_Bus_Util = 0.065119 
Issued_on_Two_Bus_Simul_Util = 0.005134 
issued_two_Eff = 0.078837 
queue_avg = 2.138021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13802
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78888 n_act=601 n_pre=585 n_ref_event=0 n_req=4602 n_rd=3388 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.0579
n_activity=14064 dram_eff=0.3481
bk0: 282a 80062i bk1: 293a 80111i bk2: 226a 82624i bk3: 223a 82505i bk4: 287a 82041i bk5: 295a 81700i bk6: 226a 82276i bk7: 223a 82395i bk8: 224a 81277i bk9: 220a 81519i bk10: 160a 83622i bk11: 160a 83542i bk12: 154a 80794i bk13: 151a 80702i bk14: 127a 83446i bk15: 137a 83184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869405
Row_Buffer_Locality_read = 0.852715
Row_Buffer_Locality_write = 0.915980
Bank_Level_Parallism = 4.124058
Bank_Level_Parallism_Col = 3.717490
Bank_Level_Parallism_Ready = 2.066190
write_to_read_ratio_blp_rw_average = 0.339943
GrpLevelPara = 2.169948 

BW Util details:
bwutil = 0.057903 
total_CMD = 84538 
util_bw = 4895 
Wasted_Col = 4749 
Wasted_Row = 1367 
Idle = 73527 

BW Util Bottlenecks: 
RCDc_limit = 3780 
RCDWRc_limit = 522 
WTRc_limit = 2999 
RTWc_limit = 3742 
CCDLc_limit = 1841 
rwq = 0 
CCDLc_limit_alone = 1176 
WTRc_limit_alone = 2536 
RTWc_limit_alone = 3540 

Commands details: 
total_CMD = 84538 
n_nop = 78888 
Read = 3388 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4602 
total_req = 4895 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4895 
Row_Bus_Util =  0.014029 
CoL_Bus_Util = 0.057903 
Either_Row_CoL_Bus_Util = 0.066834 
Issued_on_Two_Bus_Simul_Util = 0.005098 
issued_two_Eff = 0.076283 
queue_avg = 2.011971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01197
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=79004 n_act=576 n_pre=560 n_ref_event=0 n_req=4517 n_rd=3360 n_rd_L2_A=0 n_write=0 n_wr_bk=1466 bw_util=0.05709
n_activity=14206 dram_eff=0.3397
bk0: 291a 79448i bk1: 293a 80190i bk2: 220a 82505i bk3: 222a 82758i bk4: 294a 82074i bk5: 287a 82277i bk6: 224a 82429i bk7: 216a 81916i bk8: 220a 81303i bk9: 232a 81270i bk10: 156a 83306i bk11: 144a 83383i bk12: 149a 81417i bk13: 156a 81237i bk14: 130a 83629i bk15: 126a 83527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872482
Row_Buffer_Locality_read = 0.857738
Row_Buffer_Locality_write = 0.915298
Bank_Level_Parallism = 4.042557
Bank_Level_Parallism_Col = 3.740060
Bank_Level_Parallism_Ready = 2.156651
write_to_read_ratio_blp_rw_average = 0.344325
GrpLevelPara = 2.190307 

BW Util details:
bwutil = 0.057087 
total_CMD = 84538 
util_bw = 4826 
Wasted_Col = 4634 
Wasted_Row = 1537 
Idle = 73541 

BW Util Bottlenecks: 
RCDc_limit = 3503 
RCDWRc_limit = 502 
WTRc_limit = 2577 
RTWc_limit = 3605 
CCDLc_limit = 1586 
rwq = 0 
CCDLc_limit_alone = 1081 
WTRc_limit_alone = 2264 
RTWc_limit_alone = 3413 

Commands details: 
total_CMD = 84538 
n_nop = 79004 
Read = 3360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1466 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4517 
total_req = 4826 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4826 
Row_Bus_Util =  0.013438 
CoL_Bus_Util = 0.057087 
Either_Row_CoL_Bus_Util = 0.065462 
Issued_on_Two_Bus_Simul_Util = 0.005063 
issued_two_Eff = 0.077340 
queue_avg = 1.859412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85941
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78897 n_act=598 n_pre=582 n_ref_event=0 n_req=4616 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1536 bw_util=0.05818
n_activity=13906 dram_eff=0.3537
bk0: 281a 79782i bk1: 298a 79433i bk2: 228a 82349i bk3: 226a 82330i bk4: 297a 82280i bk5: 308a 82265i bk6: 219a 82145i bk7: 223a 82234i bk8: 208a 81383i bk9: 228a 81160i bk10: 161a 83567i bk11: 158a 83640i bk12: 159a 81056i bk13: 150a 80849i bk14: 127a 83661i bk15: 111a 83520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870451
Row_Buffer_Locality_read = 0.854524
Row_Buffer_Locality_write = 0.914100
Bank_Level_Parallism = 4.169641
Bank_Level_Parallism_Col = 3.803780
Bank_Level_Parallism_Ready = 1.957706
write_to_read_ratio_blp_rw_average = 0.354495
GrpLevelPara = 2.226242 

BW Util details:
bwutil = 0.058175 
total_CMD = 84538 
util_bw = 4918 
Wasted_Col = 4486 
Wasted_Row = 1525 
Idle = 73609 

BW Util Bottlenecks: 
RCDc_limit = 3426 
RCDWRc_limit = 555 
WTRc_limit = 2647 
RTWc_limit = 4028 
CCDLc_limit = 1617 
rwq = 0 
CCDLc_limit_alone = 1053 
WTRc_limit_alone = 2310 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 84538 
n_nop = 78897 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1536 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 4616 
total_req = 4918 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 4918 
Row_Bus_Util =  0.013958 
CoL_Bus_Util = 0.058175 
Either_Row_CoL_Bus_Util = 0.066727 
Issued_on_Two_Bus_Simul_Util = 0.005406 
issued_two_Eff = 0.081014 
queue_avg = 1.909615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90961
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78935 n_act=617 n_pre=601 n_ref_event=0 n_req=4551 n_rd=3336 n_rd_L2_A=0 n_write=0 n_wr_bk=1497 bw_util=0.05717
n_activity=14534 dram_eff=0.3325
bk0: 287a 79760i bk1: 285a 79852i bk2: 224a 82452i bk3: 223a 82634i bk4: 285a 82343i bk5: 294a 81866i bk6: 221a 82203i bk7: 221a 82262i bk8: 208a 81737i bk9: 224a 81116i bk10: 159a 83234i bk11: 153a 83379i bk12: 151a 80967i bk13: 156a 80983i bk14: 123a 83447i bk15: 122a 83501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864425
Row_Buffer_Locality_read = 0.845024
Row_Buffer_Locality_write = 0.917695
Bank_Level_Parallism = 4.006969
Bank_Level_Parallism_Col = 3.716674
Bank_Level_Parallism_Ready = 1.963997
write_to_read_ratio_blp_rw_average = 0.315869
GrpLevelPara = 2.183560 

BW Util details:
bwutil = 0.057170 
total_CMD = 84538 
util_bw = 4833 
Wasted_Col = 4722 
Wasted_Row = 1781 
Idle = 73202 

BW Util Bottlenecks: 
RCDc_limit = 3725 
RCDWRc_limit = 485 
WTRc_limit = 3287 
RTWc_limit = 3380 
CCDLc_limit = 1823 
rwq = 0 
CCDLc_limit_alone = 1132 
WTRc_limit_alone = 2830 
RTWc_limit_alone = 3146 

Commands details: 
total_CMD = 84538 
n_nop = 78935 
Read = 3336 
Write = 0 
L2_Alloc = 0 
L2_WB = 1497 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 4551 
total_req = 4833 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 4833 
Row_Bus_Util =  0.014408 
CoL_Bus_Util = 0.057170 
Either_Row_CoL_Bus_Util = 0.066278 
Issued_on_Two_Bus_Simul_Util = 0.005299 
issued_two_Eff = 0.079957 
queue_avg = 2.082945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08294
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78788 n_act=613 n_pre=597 n_ref_event=0 n_req=4682 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=1599 bw_util=0.05933
n_activity=14005 dram_eff=0.3582
bk0: 290a 79716i bk1: 280a 79560i bk2: 215a 82799i bk3: 229a 82128i bk4: 304a 82167i bk5: 289a 82144i bk6: 235a 81947i bk7: 223a 82032i bk8: 232a 81390i bk9: 220a 81023i bk10: 156a 83280i bk11: 162a 83041i bk12: 158a 80265i bk13: 158a 80468i bk14: 131a 83412i bk15: 135a 83178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869073
Row_Buffer_Locality_read = 0.853087
Row_Buffer_Locality_write = 0.912253
Bank_Level_Parallism = 4.528057
Bank_Level_Parallism_Col = 4.060304
Bank_Level_Parallism_Ready = 2.009370
write_to_read_ratio_blp_rw_average = 0.336845
GrpLevelPara = 2.302686 

BW Util details:
bwutil = 0.059334 
total_CMD = 84538 
util_bw = 5016 
Wasted_Col = 4534 
Wasted_Row = 1214 
Idle = 73774 

BW Util Bottlenecks: 
RCDc_limit = 3624 
RCDWRc_limit = 556 
WTRc_limit = 3360 
RTWc_limit = 4140 
CCDLc_limit = 1943 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 2899 
RTWc_limit_alone = 3894 

Commands details: 
total_CMD = 84538 
n_nop = 78788 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1599 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 4682 
total_req = 5016 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 5016 
Row_Bus_Util =  0.014313 
CoL_Bus_Util = 0.059334 
Either_Row_CoL_Bus_Util = 0.068017 
Issued_on_Two_Bus_Simul_Util = 0.005631 
issued_two_Eff = 0.082783 
queue_avg = 2.332738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33274
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=79026 n_act=589 n_pre=573 n_ref_event=0 n_req=4531 n_rd=3362 n_rd_L2_A=0 n_write=0 n_wr_bk=1429 bw_util=0.05667
n_activity=13775 dram_eff=0.3478
bk0: 305a 80134i bk1: 269a 79564i bk2: 218a 82677i bk3: 223a 82693i bk4: 304a 82098i bk5: 292a 82481i bk6: 217a 82547i bk7: 229a 82315i bk8: 224a 81381i bk9: 208a 81203i bk10: 155a 83546i bk11: 160a 83694i bk12: 163a 81089i bk13: 150a 81551i bk14: 123a 83134i bk15: 122a 83664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870007
Row_Buffer_Locality_read = 0.856633
Row_Buffer_Locality_write = 0.908469
Bank_Level_Parallism = 4.079774
Bank_Level_Parallism_Col = 3.662903
Bank_Level_Parallism_Ready = 1.963264
write_to_read_ratio_blp_rw_average = 0.345450
GrpLevelPara = 2.202477 

BW Util details:
bwutil = 0.056673 
total_CMD = 84538 
util_bw = 4791 
Wasted_Col = 4470 
Wasted_Row = 1369 
Idle = 73908 

BW Util Bottlenecks: 
RCDc_limit = 3576 
RCDWRc_limit = 553 
WTRc_limit = 2494 
RTWc_limit = 3979 
CCDLc_limit = 1734 
rwq = 0 
CCDLc_limit_alone = 1151 
WTRc_limit_alone = 2147 
RTWc_limit_alone = 3743 

Commands details: 
total_CMD = 84538 
n_nop = 79026 
Read = 3362 
Write = 0 
L2_Alloc = 0 
L2_WB = 1429 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 4531 
total_req = 4791 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 4791 
Row_Bus_Util =  0.013745 
CoL_Bus_Util = 0.056673 
Either_Row_CoL_Bus_Util = 0.065201 
Issued_on_Two_Bus_Simul_Util = 0.005217 
issued_two_Eff = 0.080007 
queue_avg = 1.863529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86353
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=79086 n_act=581 n_pre=565 n_ref_event=0 n_req=4467 n_rd=3297 n_rd_L2_A=0 n_write=0 n_wr_bk=1454 bw_util=0.0562
n_activity=13545 dram_eff=0.3508
bk0: 269a 80361i bk1: 297a 80396i bk2: 223a 82409i bk3: 218a 82553i bk4: 277a 82553i bk5: 296a 82440i bk6: 215a 82483i bk7: 211a 81919i bk8: 196a 81306i bk9: 220a 81125i bk10: 160a 83529i bk11: 154a 83486i bk12: 150a 81879i bk13: 152a 81118i bk14: 135a 83486i bk15: 124a 83543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869935
Row_Buffer_Locality_read = 0.851380
Row_Buffer_Locality_write = 0.922222
Bank_Level_Parallism = 4.040415
Bank_Level_Parallism_Col = 3.614712
Bank_Level_Parallism_Ready = 1.933909
write_to_read_ratio_blp_rw_average = 0.340620
GrpLevelPara = 2.206492 

BW Util details:
bwutil = 0.056200 
total_CMD = 84538 
util_bw = 4751 
Wasted_Col = 4415 
Wasted_Row = 1350 
Idle = 74022 

BW Util Bottlenecks: 
RCDc_limit = 3588 
RCDWRc_limit = 485 
WTRc_limit = 2196 
RTWc_limit = 3375 
CCDLc_limit = 1423 
rwq = 0 
CCDLc_limit_alone = 1059 
WTRc_limit_alone = 2020 
RTWc_limit_alone = 3187 

Commands details: 
total_CMD = 84538 
n_nop = 79086 
Read = 3297 
Write = 0 
L2_Alloc = 0 
L2_WB = 1454 
n_act = 581 
n_pre = 565 
n_ref = 0 
n_req = 4467 
total_req = 4751 

Dual Bus Interface Util: 
issued_total_row = 1146 
issued_total_col = 4751 
Row_Bus_Util =  0.013556 
CoL_Bus_Util = 0.056200 
Either_Row_CoL_Bus_Util = 0.064492 
Issued_on_Two_Bus_Simul_Util = 0.005264 
issued_two_Eff = 0.081621 
queue_avg = 1.942014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94201
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78861 n_act=578 n_pre=562 n_ref_event=0 n_req=4648 n_rd=3379 n_rd_L2_A=0 n_write=0 n_wr_bk=1586 bw_util=0.05873
n_activity=14483 dram_eff=0.3428
bk0: 282a 79824i bk1: 297a 80218i bk2: 222a 82165i bk3: 234a 82422i bk4: 295a 82247i bk5: 288a 81798i bk6: 219a 82678i bk7: 227a 82734i bk8: 216a 80996i bk9: 224a 81069i bk10: 158a 83690i bk11: 164a 83199i bk12: 155a 80835i bk13: 147a 80597i bk14: 120a 83407i bk15: 131a 83474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875645
Row_Buffer_Locality_read = 0.857058
Row_Buffer_Locality_write = 0.925138
Bank_Level_Parallism = 4.036848
Bank_Level_Parallism_Col = 3.752486
Bank_Level_Parallism_Ready = 2.054179
write_to_read_ratio_blp_rw_average = 0.356204
GrpLevelPara = 2.161417 

BW Util details:
bwutil = 0.058731 
total_CMD = 84538 
util_bw = 4965 
Wasted_Col = 4842 
Wasted_Row = 1564 
Idle = 73167 

BW Util Bottlenecks: 
RCDc_limit = 3671 
RCDWRc_limit = 473 
WTRc_limit = 2948 
RTWc_limit = 4288 
CCDLc_limit = 1892 
rwq = 0 
CCDLc_limit_alone = 1121 
WTRc_limit_alone = 2425 
RTWc_limit_alone = 4040 

Commands details: 
total_CMD = 84538 
n_nop = 78861 
Read = 3379 
Write = 0 
L2_Alloc = 0 
L2_WB = 1586 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4648 
total_req = 4965 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4965 
Row_Bus_Util =  0.013485 
CoL_Bus_Util = 0.058731 
Either_Row_CoL_Bus_Util = 0.067153 
Issued_on_Two_Bus_Simul_Util = 0.005063 
issued_two_Eff = 0.075392 
queue_avg = 1.986598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9866
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78979 n_act=592 n_pre=576 n_ref_event=0 n_req=4543 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1479 bw_util=0.05731
n_activity=13976 dram_eff=0.3467
bk0: 276a 79882i bk1: 292a 79869i bk2: 224a 82817i bk3: 218a 82544i bk4: 289a 82607i bk5: 297a 82223i bk6: 226a 82550i bk7: 217a 82223i bk8: 216a 81296i bk9: 228a 81332i bk10: 159a 83073i bk11: 155a 83428i bk12: 153a 80554i bk13: 164a 81374i bk14: 123a 83238i bk15: 129a 83319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869690
Row_Buffer_Locality_read = 0.856506
Row_Buffer_Locality_write = 0.907392
Bank_Level_Parallism = 4.137161
Bank_Level_Parallism_Col = 3.781111
Bank_Level_Parallism_Ready = 2.031166
write_to_read_ratio_blp_rw_average = 0.361542
GrpLevelPara = 2.158345 

BW Util details:
bwutil = 0.057312 
total_CMD = 84538 
util_bw = 4845 
Wasted_Col = 4523 
Wasted_Row = 1466 
Idle = 73704 

BW Util Bottlenecks: 
RCDc_limit = 3461 
RCDWRc_limit = 511 
WTRc_limit = 2222 
RTWc_limit = 3915 
CCDLc_limit = 1487 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 1981 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 84538 
n_nop = 78979 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1479 
n_act = 592 
n_pre = 576 
n_ref = 0 
n_req = 4543 
total_req = 4845 

Dual Bus Interface Util: 
issued_total_row = 1168 
issued_total_col = 4845 
Row_Bus_Util =  0.013816 
CoL_Bus_Util = 0.057312 
Either_Row_CoL_Bus_Util = 0.065757 
Issued_on_Two_Bus_Simul_Util = 0.005370 
issued_two_Eff = 0.081669 
queue_avg = 1.857023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85702
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78950 n_act=595 n_pre=579 n_ref_event=0 n_req=4598 n_rd=3370 n_rd_L2_A=0 n_write=0 n_wr_bk=1501 bw_util=0.05762
n_activity=14535 dram_eff=0.3351
bk0: 307a 79575i bk1: 277a 80497i bk2: 226a 82568i bk3: 219a 82745i bk4: 295a 82023i bk5: 296a 82331i bk6: 221a 82692i bk7: 224a 82308i bk8: 208a 81382i bk9: 224a 81321i bk10: 160a 83594i bk11: 153a 83527i bk12: 163a 81327i bk13: 145a 81123i bk14: 126a 83295i bk15: 126a 83454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870596
Row_Buffer_Locality_read = 0.854599
Row_Buffer_Locality_write = 0.914495
Bank_Level_Parallism = 3.916344
Bank_Level_Parallism_Col = 3.587135
Bank_Level_Parallism_Ready = 1.943338
write_to_read_ratio_blp_rw_average = 0.328255
GrpLevelPara = 2.112405 

BW Util details:
bwutil = 0.057619 
total_CMD = 84538 
util_bw = 4871 
Wasted_Col = 4647 
Wasted_Row = 1575 
Idle = 73445 

BW Util Bottlenecks: 
RCDc_limit = 3556 
RCDWRc_limit = 510 
WTRc_limit = 2782 
RTWc_limit = 3327 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1223 
WTRc_limit_alone = 2451 
RTWc_limit_alone = 3086 

Commands details: 
total_CMD = 84538 
n_nop = 78950 
Read = 3370 
Write = 0 
L2_Alloc = 0 
L2_WB = 1501 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4598 
total_req = 4871 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4871 
Row_Bus_Util =  0.013887 
CoL_Bus_Util = 0.057619 
Either_Row_CoL_Bus_Util = 0.066100 
Issued_on_Two_Bus_Simul_Util = 0.005406 
issued_two_Eff = 0.081782 
queue_avg = 2.032577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03258
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78917 n_act=590 n_pre=574 n_ref_event=0 n_req=4572 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1485 bw_util=0.0577
n_activity=14156 dram_eff=0.3446
bk0: 293a 80128i bk1: 291a 80225i bk2: 228a 82640i bk3: 226a 82906i bk4: 284a 82220i bk5: 292a 82006i bk6: 221a 82495i bk7: 231a 82277i bk8: 228a 81064i bk9: 227a 81109i bk10: 151a 83455i bk11: 154a 83668i bk12: 154a 81249i bk13: 154a 81267i bk14: 131a 83194i bk15: 128a 83346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870954
Row_Buffer_Locality_read = 0.854406
Row_Buffer_Locality_write = 0.918575
Bank_Level_Parallism = 3.928022
Bank_Level_Parallism_Col = 3.605825
Bank_Level_Parallism_Ready = 2.058631
write_to_read_ratio_blp_rw_average = 0.340975
GrpLevelPara = 2.149888 

BW Util details:
bwutil = 0.057702 
total_CMD = 84538 
util_bw = 4878 
Wasted_Col = 4681 
Wasted_Row = 1625 
Idle = 73354 

BW Util Bottlenecks: 
RCDc_limit = 3663 
RCDWRc_limit = 469 
WTRc_limit = 2303 
RTWc_limit = 3785 
CCDLc_limit = 1621 
rwq = 0 
CCDLc_limit_alone = 1057 
WTRc_limit_alone = 1990 
RTWc_limit_alone = 3534 

Commands details: 
total_CMD = 84538 
n_nop = 78917 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1485 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 4572 
total_req = 4878 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 4878 
Row_Bus_Util =  0.013769 
CoL_Bus_Util = 0.057702 
Either_Row_CoL_Bus_Util = 0.066491 
Issued_on_Two_Bus_Simul_Util = 0.004980 
issued_two_Eff = 0.074898 
queue_avg = 1.928789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92879
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78999 n_act=616 n_pre=600 n_ref_event=0 n_req=4492 n_rd=3329 n_rd_L2_A=0 n_write=0 n_wr_bk=1443 bw_util=0.05645
n_activity=13778 dram_eff=0.3463
bk0: 280a 80140i bk1: 298a 79731i bk2: 230a 82769i bk3: 218a 82562i bk4: 288a 81853i bk5: 285a 82037i bk6: 218a 82663i bk7: 218a 82558i bk8: 200a 81265i bk9: 212a 81209i bk10: 159a 83594i bk11: 159a 83639i bk12: 150a 81233i bk13: 162a 80696i bk14: 124a 83716i bk15: 128a 83346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862867
Row_Buffer_Locality_read = 0.846500
Row_Buffer_Locality_write = 0.909716
Bank_Level_Parallism = 3.980229
Bank_Level_Parallism_Col = 3.579746
Bank_Level_Parallism_Ready = 1.926865
write_to_read_ratio_blp_rw_average = 0.343224
GrpLevelPara = 2.154791 

BW Util details:
bwutil = 0.056448 
total_CMD = 84538 
util_bw = 4772 
Wasted_Col = 4737 
Wasted_Row = 1568 
Idle = 73461 

BW Util Bottlenecks: 
RCDc_limit = 3759 
RCDWRc_limit = 559 
WTRc_limit = 2461 
RTWc_limit = 3917 
CCDLc_limit = 1734 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 2101 
RTWc_limit_alone = 3629 

Commands details: 
total_CMD = 84538 
n_nop = 78999 
Read = 3329 
Write = 0 
L2_Alloc = 0 
L2_WB = 1443 
n_act = 616 
n_pre = 600 
n_ref = 0 
n_req = 4492 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1216 
issued_total_col = 4772 
Row_Bus_Util =  0.014384 
CoL_Bus_Util = 0.056448 
Either_Row_CoL_Bus_Util = 0.065521 
Issued_on_Two_Bus_Simul_Util = 0.005311 
issued_two_Eff = 0.081062 
queue_avg = 1.905179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90518
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=79004 n_act=597 n_pre=581 n_ref_event=0 n_req=4552 n_rd=3356 n_rd_L2_A=0 n_write=0 n_wr_bk=1451 bw_util=0.05686
n_activity=14020 dram_eff=0.3429
bk0: 286a 80448i bk1: 285a 79861i bk2: 232a 82434i bk3: 225a 82932i bk4: 284a 82142i bk5: 292a 82284i bk6: 219a 82733i bk7: 225a 82630i bk8: 216a 81226i bk9: 212a 81256i bk10: 160a 83883i bk11: 162a 83880i bk12: 151a 80897i bk13: 151a 80963i bk14: 126a 83362i bk15: 130a 83362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868849
Row_Buffer_Locality_read = 0.852503
Row_Buffer_Locality_write = 0.914716
Bank_Level_Parallism = 4.016020
Bank_Level_Parallism_Col = 3.568755
Bank_Level_Parallism_Ready = 1.775536
write_to_read_ratio_blp_rw_average = 0.353625
GrpLevelPara = 2.168843 

BW Util details:
bwutil = 0.056862 
total_CMD = 84538 
util_bw = 4807 
Wasted_Col = 4523 
Wasted_Row = 1344 
Idle = 73864 

BW Util Bottlenecks: 
RCDc_limit = 3580 
RCDWRc_limit = 560 
WTRc_limit = 2654 
RTWc_limit = 4062 
CCDLc_limit = 1788 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 2302 
RTWc_limit_alone = 3719 

Commands details: 
total_CMD = 84538 
n_nop = 79004 
Read = 3356 
Write = 0 
L2_Alloc = 0 
L2_WB = 1451 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 4552 
total_req = 4807 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 4807 
Row_Bus_Util =  0.013935 
CoL_Bus_Util = 0.056862 
Either_Row_CoL_Bus_Util = 0.065462 
Issued_on_Two_Bus_Simul_Util = 0.005335 
issued_two_Eff = 0.081496 
queue_avg = 1.898519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89852
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78993 n_act=599 n_pre=583 n_ref_event=0 n_req=4502 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1438 bw_util=0.05655
n_activity=15096 dram_eff=0.3167
bk0: 276a 79937i bk1: 286a 79216i bk2: 222a 82945i bk3: 228a 82992i bk4: 297a 82250i bk5: 296a 82294i bk6: 218a 82644i bk7: 217a 82528i bk8: 224a 81137i bk9: 208a 80974i bk10: 160a 83409i bk11: 152a 83604i bk12: 154a 80979i bk13: 155a 81154i bk14: 126a 83592i bk15: 124a 83611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866948
Row_Buffer_Locality_read = 0.854322
Row_Buffer_Locality_write = 0.903365
Bank_Level_Parallism = 3.816172
Bank_Level_Parallism_Col = 3.523874
Bank_Level_Parallism_Ready = 2.029283
write_to_read_ratio_blp_rw_average = 0.363100
GrpLevelPara = 2.082094 

BW Util details:
bwutil = 0.056554 
total_CMD = 84538 
util_bw = 4781 
Wasted_Col = 4944 
Wasted_Row = 1764 
Idle = 73049 

BW Util Bottlenecks: 
RCDc_limit = 3653 
RCDWRc_limit = 616 
WTRc_limit = 2402 
RTWc_limit = 4170 
CCDLc_limit = 1714 
rwq = 0 
CCDLc_limit_alone = 1132 
WTRc_limit_alone = 2091 
RTWc_limit_alone = 3899 

Commands details: 
total_CMD = 84538 
n_nop = 78993 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1438 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 4502 
total_req = 4781 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 4781 
Row_Bus_Util =  0.013982 
CoL_Bus_Util = 0.056554 
Either_Row_CoL_Bus_Util = 0.065592 
Issued_on_Two_Bus_Simul_Util = 0.004945 
issued_two_Eff = 0.075383 
queue_avg = 1.852197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8522
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78909 n_act=632 n_pre=616 n_ref_event=0 n_req=4530 n_rd=3332 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.05739
n_activity=14417 dram_eff=0.3365
bk0: 277a 79898i bk1: 287a 80020i bk2: 225a 82370i bk3: 223a 82557i bk4: 269a 82380i bk5: 281a 82121i bk6: 230a 82212i bk7: 222a 81956i bk8: 216a 81209i bk9: 220a 81080i bk10: 158a 83605i bk11: 161a 83549i bk12: 157a 80534i bk13: 150a 80242i bk14: 131a 83315i bk15: 125a 83614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860486
Row_Buffer_Locality_read = 0.843938
Row_Buffer_Locality_write = 0.906511
Bank_Level_Parallism = 4.188537
Bank_Level_Parallism_Col = 3.801128
Bank_Level_Parallism_Ready = 1.928071
write_to_read_ratio_blp_rw_average = 0.348480
GrpLevelPara = 2.209300 

BW Util details:
bwutil = 0.057394 
total_CMD = 84538 
util_bw = 4852 
Wasted_Col = 4695 
Wasted_Row = 1549 
Idle = 73442 

BW Util Bottlenecks: 
RCDc_limit = 3851 
RCDWRc_limit = 512 
WTRc_limit = 2779 
RTWc_limit = 4195 
CCDLc_limit = 1984 
rwq = 0 
CCDLc_limit_alone = 1218 
WTRc_limit_alone = 2356 
RTWc_limit_alone = 3852 

Commands details: 
total_CMD = 84538 
n_nop = 78909 
Read = 3332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 4530 
total_req = 4852 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 4852 
Row_Bus_Util =  0.014763 
CoL_Bus_Util = 0.057394 
Either_Row_CoL_Bus_Util = 0.066585 
Issued_on_Two_Bus_Simul_Util = 0.005571 
issued_two_Eff = 0.083674 
queue_avg = 1.926648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92665
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=79012 n_act=592 n_pre=576 n_ref_event=0 n_req=4493 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1503 bw_util=0.0569
n_activity=14173 dram_eff=0.3394
bk0: 289a 79581i bk1: 284a 80660i bk2: 217a 82780i bk3: 224a 82652i bk4: 293a 82452i bk5: 285a 82085i bk6: 228a 82846i bk7: 217a 82621i bk8: 208a 81201i bk9: 212a 81180i bk10: 150a 83852i bk11: 157a 83484i bk12: 147a 81083i bk13: 150a 81336i bk14: 120a 83428i bk15: 126a 83438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868239
Row_Buffer_Locality_read = 0.853644
Row_Buffer_Locality_write = 0.908938
Bank_Level_Parallism = 3.867092
Bank_Level_Parallism_Col = 3.537128
Bank_Level_Parallism_Ready = 1.946570
write_to_read_ratio_blp_rw_average = 0.339712
GrpLevelPara = 2.144041 

BW Util details:
bwutil = 0.056897 
total_CMD = 84538 
util_bw = 4810 
Wasted_Col = 4517 
Wasted_Row = 1643 
Idle = 73568 

BW Util Bottlenecks: 
RCDc_limit = 3491 
RCDWRc_limit = 627 
WTRc_limit = 2353 
RTWc_limit = 3382 
CCDLc_limit = 1546 
rwq = 0 
CCDLc_limit_alone = 1027 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 3171 

Commands details: 
total_CMD = 84538 
n_nop = 79012 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1503 
n_act = 592 
n_pre = 576 
n_ref = 0 
n_req = 4493 
total_req = 4810 

Dual Bus Interface Util: 
issued_total_row = 1168 
issued_total_col = 4810 
Row_Bus_Util =  0.013816 
CoL_Bus_Util = 0.056897 
Either_Row_CoL_Bus_Util = 0.065367 
Issued_on_Two_Bus_Simul_Util = 0.005347 
issued_two_Eff = 0.081795 
queue_avg = 1.776113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77611
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78881 n_act=608 n_pre=592 n_ref_event=0 n_req=4585 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.05777
n_activity=14232 dram_eff=0.3432
bk0: 297a 79971i bk1: 292a 80222i bk2: 226a 82450i bk3: 223a 82923i bk4: 285a 82000i bk5: 291a 81750i bk6: 221a 81960i bk7: 227a 82224i bk8: 208a 80778i bk9: 220a 80969i bk10: 148a 83523i bk11: 159a 83538i bk12: 160a 80340i bk13: 154a 80614i bk14: 120a 83712i bk15: 135a 83648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867394
Row_Buffer_Locality_read = 0.851159
Row_Buffer_Locality_write = 0.912223
Bank_Level_Parallism = 4.204297
Bank_Level_Parallism_Col = 3.847197
Bank_Level_Parallism_Ready = 2.063268
write_to_read_ratio_blp_rw_average = 0.349310
GrpLevelPara = 2.222634 

BW Util details:
bwutil = 0.057773 
total_CMD = 84538 
util_bw = 4884 
Wasted_Col = 4701 
Wasted_Row = 1492 
Idle = 73461 

BW Util Bottlenecks: 
RCDc_limit = 3696 
RCDWRc_limit = 592 
WTRc_limit = 3481 
RTWc_limit = 3808 
CCDLc_limit = 2096 
rwq = 0 
CCDLc_limit_alone = 1272 
WTRc_limit_alone = 2983 
RTWc_limit_alone = 3482 

Commands details: 
total_CMD = 84538 
n_nop = 78881 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4585 
total_req = 4884 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4884 
Row_Bus_Util =  0.014195 
CoL_Bus_Util = 0.057773 
Either_Row_CoL_Bus_Util = 0.066917 
Issued_on_Two_Bus_Simul_Util = 0.005051 
issued_two_Eff = 0.075482 
queue_avg = 1.915328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91533
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78944 n_act=604 n_pre=588 n_ref_event=0 n_req=4608 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.0577
n_activity=14198 dram_eff=0.3436
bk0: 305a 80052i bk1: 284a 80059i bk2: 224a 82677i bk3: 219a 82714i bk4: 286a 81997i bk5: 309a 82019i bk6: 226a 82574i bk7: 212a 82451i bk8: 204a 80993i bk9: 216a 81499i bk10: 155a 83578i bk11: 158a 83409i bk12: 153a 80651i bk13: 151a 80818i bk14: 124a 83445i bk15: 132a 83493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868924
Row_Buffer_Locality_read = 0.850506
Row_Buffer_Locality_write = 0.918400
Bank_Level_Parallism = 4.114183
Bank_Level_Parallism_Col = 3.716116
Bank_Level_Parallism_Ready = 1.900164
write_to_read_ratio_blp_rw_average = 0.356931
GrpLevelPara = 2.177091 

BW Util details:
bwutil = 0.057702 
total_CMD = 84538 
util_bw = 4878 
Wasted_Col = 4556 
Wasted_Row = 1452 
Idle = 73652 

BW Util Bottlenecks: 
RCDc_limit = 3575 
RCDWRc_limit = 532 
WTRc_limit = 2629 
RTWc_limit = 3924 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1174 
WTRc_limit_alone = 2244 
RTWc_limit_alone = 3620 

Commands details: 
total_CMD = 84538 
n_nop = 78944 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4608 
total_req = 4878 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4878 
Row_Bus_Util =  0.014100 
CoL_Bus_Util = 0.057702 
Either_Row_CoL_Bus_Util = 0.066171 
Issued_on_Two_Bus_Simul_Util = 0.005631 
issued_two_Eff = 0.085091 
queue_avg = 2.276290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27629
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78976 n_act=560 n_pre=544 n_ref_event=0 n_req=4532 n_rd=3344 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.05728
n_activity=14001 dram_eff=0.3458
bk0: 290a 80118i bk1: 283a 80341i bk2: 224a 82255i bk3: 225a 82668i bk4: 278a 82138i bk5: 284a 82483i bk6: 218a 82646i bk7: 232a 82353i bk8: 216a 81647i bk9: 220a 81061i bk10: 156a 83480i bk11: 153a 83360i bk12: 154a 80809i bk13: 152a 81297i bk14: 129a 83459i bk15: 130a 83635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876434
Row_Buffer_Locality_read = 0.861244
Row_Buffer_Locality_write = 0.919192
Bank_Level_Parallism = 3.995396
Bank_Level_Parallism_Col = 3.697287
Bank_Level_Parallism_Ready = 1.915531
write_to_read_ratio_blp_rw_average = 0.340394
GrpLevelPara = 2.146871 

BW Util details:
bwutil = 0.057276 
total_CMD = 84538 
util_bw = 4842 
Wasted_Col = 4562 
Wasted_Row = 1456 
Idle = 73678 

BW Util Bottlenecks: 
RCDc_limit = 3376 
RCDWRc_limit = 519 
WTRc_limit = 2912 
RTWc_limit = 3477 
CCDLc_limit = 1881 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 2416 
RTWc_limit_alone = 3247 

Commands details: 
total_CMD = 84538 
n_nop = 78976 
Read = 3344 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 4532 
total_req = 4842 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 4842 
Row_Bus_Util =  0.013059 
CoL_Bus_Util = 0.057276 
Either_Row_CoL_Bus_Util = 0.065793 
Issued_on_Two_Bus_Simul_Util = 0.004542 
issued_two_Eff = 0.069040 
queue_avg = 1.887483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88748
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78882 n_act=586 n_pre=570 n_ref_event=0 n_req=4603 n_rd=3372 n_rd_L2_A=0 n_write=0 n_wr_bk=1552 bw_util=0.05825
n_activity=14682 dram_eff=0.3354
bk0: 286a 79808i bk1: 290a 79378i bk2: 229a 82246i bk3: 225a 82594i bk4: 293a 82366i bk5: 300a 82144i bk6: 223a 81999i bk7: 216a 82119i bk8: 204a 81490i bk9: 224a 81364i bk10: 158a 83496i bk11: 150a 83635i bk12: 155a 80577i bk13: 158a 80548i bk14: 129a 83285i bk15: 132a 83187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872692
Row_Buffer_Locality_read = 0.855872
Row_Buffer_Locality_write = 0.918765
Bank_Level_Parallism = 4.109439
Bank_Level_Parallism_Col = 3.878329
Bank_Level_Parallism_Ready = 2.051381
write_to_read_ratio_blp_rw_average = 0.330621
GrpLevelPara = 2.180261 

BW Util details:
bwutil = 0.058246 
total_CMD = 84538 
util_bw = 4924 
Wasted_Col = 4825 
Wasted_Row = 1682 
Idle = 73107 

BW Util Bottlenecks: 
RCDc_limit = 3587 
RCDWRc_limit = 514 
WTRc_limit = 3581 
RTWc_limit = 3557 
CCDLc_limit = 2087 
rwq = 0 
CCDLc_limit_alone = 1251 
WTRc_limit_alone = 3059 
RTWc_limit_alone = 3243 

Commands details: 
total_CMD = 84538 
n_nop = 78882 
Read = 3372 
Write = 0 
L2_Alloc = 0 
L2_WB = 1552 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 4603 
total_req = 4924 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 4924 
Row_Bus_Util =  0.013674 
CoL_Bus_Util = 0.058246 
Either_Row_CoL_Bus_Util = 0.066905 
Issued_on_Two_Bus_Simul_Util = 0.005015 
issued_two_Eff = 0.074965 
queue_avg = 2.124181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12418
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78968 n_act=561 n_pre=545 n_ref_event=0 n_req=4541 n_rd=3333 n_rd_L2_A=0 n_write=0 n_wr_bk=1502 bw_util=0.05719
n_activity=14351 dram_eff=0.3369
bk0: 291a 79799i bk1: 282a 80233i bk2: 221a 82906i bk3: 222a 82562i bk4: 291a 82424i bk5: 275a 82633i bk6: 220a 82531i bk7: 235a 82505i bk8: 212a 81056i bk9: 208a 81305i bk10: 149a 83621i bk11: 155a 83715i bk12: 161a 81247i bk13: 158a 80604i bk14: 122a 83488i bk15: 131a 83441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876459
Row_Buffer_Locality_read = 0.863486
Row_Buffer_Locality_write = 0.912252
Bank_Level_Parallism = 3.907392
Bank_Level_Parallism_Col = 3.605003
Bank_Level_Parallism_Ready = 1.954085
write_to_read_ratio_blp_rw_average = 0.359999
GrpLevelPara = 2.157934 

BW Util details:
bwutil = 0.057193 
total_CMD = 84538 
util_bw = 4835 
Wasted_Col = 4633 
Wasted_Row = 1557 
Idle = 73513 

BW Util Bottlenecks: 
RCDc_limit = 3412 
RCDWRc_limit = 596 
WTRc_limit = 2396 
RTWc_limit = 4122 
CCDLc_limit = 1664 
rwq = 0 
CCDLc_limit_alone = 1123 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 3852 

Commands details: 
total_CMD = 84538 
n_nop = 78968 
Read = 3333 
Write = 0 
L2_Alloc = 0 
L2_WB = 1502 
n_act = 561 
n_pre = 545 
n_ref = 0 
n_req = 4541 
total_req = 4835 

Dual Bus Interface Util: 
issued_total_row = 1106 
issued_total_col = 4835 
Row_Bus_Util =  0.013083 
CoL_Bus_Util = 0.057193 
Either_Row_CoL_Bus_Util = 0.065888 
Issued_on_Two_Bus_Simul_Util = 0.004389 
issued_two_Eff = 0.066607 
queue_avg = 1.899950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89995
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78980 n_act=622 n_pre=606 n_ref_event=0 n_req=4543 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.05715
n_activity=14153 dram_eff=0.3413
bk0: 293a 79891i bk1: 290a 79589i bk2: 227a 82754i bk3: 233a 82718i bk4: 285a 82516i bk5: 287a 81868i bk6: 222a 82679i bk7: 219a 82043i bk8: 220a 81491i bk9: 212a 81050i bk10: 158a 83256i bk11: 159a 83479i bk12: 146a 81038i bk13: 161a 80611i bk14: 124a 83320i bk15: 130a 83628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863086
Row_Buffer_Locality_read = 0.850862
Row_Buffer_Locality_write = 0.898046
Bank_Level_Parallism = 4.203383
Bank_Level_Parallism_Col = 3.769717
Bank_Level_Parallism_Ready = 1.957359
write_to_read_ratio_blp_rw_average = 0.344789
GrpLevelPara = 2.188611 

BW Util details:
bwutil = 0.057146 
total_CMD = 84538 
util_bw = 4831 
Wasted_Col = 4468 
Wasted_Row = 1459 
Idle = 73780 

BW Util Bottlenecks: 
RCDc_limit = 3506 
RCDWRc_limit = 589 
WTRc_limit = 3166 
RTWc_limit = 3842 
CCDLc_limit = 1900 
rwq = 0 
CCDLc_limit_alone = 1170 
WTRc_limit_alone = 2710 
RTWc_limit_alone = 3568 

Commands details: 
total_CMD = 84538 
n_nop = 78980 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 4543 
total_req = 4831 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 4831 
Row_Bus_Util =  0.014526 
CoL_Bus_Util = 0.057146 
Either_Row_CoL_Bus_Util = 0.065746 
Issued_on_Two_Bus_Simul_Util = 0.005926 
issued_two_Eff = 0.090140 
queue_avg = 1.999054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99905
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78947 n_act=580 n_pre=564 n_ref_event=0 n_req=4590 n_rd=3383 n_rd_L2_A=0 n_write=0 n_wr_bk=1497 bw_util=0.05773
n_activity=14549 dram_eff=0.3354
bk0: 295a 80142i bk1: 286a 80129i bk2: 223a 82407i bk3: 223a 82995i bk4: 306a 82626i bk5: 285a 81936i bk6: 217a 82617i bk7: 230a 82682i bk8: 232a 81320i bk9: 220a 81216i bk10: 149a 83545i bk11: 162a 83423i bk12: 153a 81269i bk13: 155a 81024i bk14: 122a 83317i bk15: 125a 83449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873638
Row_Buffer_Locality_read = 0.858705
Row_Buffer_Locality_write = 0.915493
Bank_Level_Parallism = 3.846586
Bank_Level_Parallism_Col = 3.542139
Bank_Level_Parallism_Ready = 1.971311
write_to_read_ratio_blp_rw_average = 0.351991
GrpLevelPara = 2.094562 

BW Util details:
bwutil = 0.057726 
total_CMD = 84538 
util_bw = 4880 
Wasted_Col = 4718 
Wasted_Row = 1607 
Idle = 73333 

BW Util Bottlenecks: 
RCDc_limit = 3593 
RCDWRc_limit = 525 
WTRc_limit = 2588 
RTWc_limit = 3501 
CCDLc_limit = 1714 
rwq = 0 
CCDLc_limit_alone = 1180 
WTRc_limit_alone = 2268 
RTWc_limit_alone = 3287 

Commands details: 
total_CMD = 84538 
n_nop = 78947 
Read = 3383 
Write = 0 
L2_Alloc = 0 
L2_WB = 1497 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 4590 
total_req = 4880 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 4880 
Row_Bus_Util =  0.013532 
CoL_Bus_Util = 0.057726 
Either_Row_CoL_Bus_Util = 0.066136 
Issued_on_Two_Bus_Simul_Util = 0.005122 
issued_two_Eff = 0.077446 
queue_avg = 1.926660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92666
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78955 n_act=583 n_pre=567 n_ref_event=0 n_req=4554 n_rd=3333 n_rd_L2_A=0 n_write=0 n_wr_bk=1538 bw_util=0.05762
n_activity=14033 dram_eff=0.3471
bk0: 282a 80247i bk1: 292a 80210i bk2: 227a 82880i bk3: 219a 82471i bk4: 275a 81968i bk5: 290a 82316i bk6: 225a 82483i bk7: 221a 82476i bk8: 200a 81283i bk9: 232a 80792i bk10: 157a 83519i bk11: 152a 83672i bk12: 150a 81226i bk13: 157a 80875i bk14: 127a 83504i bk15: 127a 83596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871981
Row_Buffer_Locality_read = 0.854786
Row_Buffer_Locality_write = 0.918919
Bank_Level_Parallism = 4.072408
Bank_Level_Parallism_Col = 3.651281
Bank_Level_Parallism_Ready = 1.983166
write_to_read_ratio_blp_rw_average = 0.365710
GrpLevelPara = 2.161604 

BW Util details:
bwutil = 0.057619 
total_CMD = 84538 
util_bw = 4871 
Wasted_Col = 4514 
Wasted_Row = 1332 
Idle = 73821 

BW Util Bottlenecks: 
RCDc_limit = 3434 
RCDWRc_limit = 529 
WTRc_limit = 2306 
RTWc_limit = 4084 
CCDLc_limit = 1730 
rwq = 0 
CCDLc_limit_alone = 1168 
WTRc_limit_alone = 2018 
RTWc_limit_alone = 3810 

Commands details: 
total_CMD = 84538 
n_nop = 78955 
Read = 3333 
Write = 0 
L2_Alloc = 0 
L2_WB = 1538 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4554 
total_req = 4871 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4871 
Row_Bus_Util =  0.013603 
CoL_Bus_Util = 0.057619 
Either_Row_CoL_Bus_Util = 0.066041 
Issued_on_Two_Bus_Simul_Util = 0.005181 
issued_two_Eff = 0.078452 
queue_avg = 1.862713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86271
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84538 n_nop=78981 n_act=578 n_pre=562 n_ref_event=0 n_req=4563 n_rd=3360 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.05711
n_activity=14612 dram_eff=0.3304
bk0: 285a 79693i bk1: 285a 79857i bk2: 220a 82774i bk3: 220a 82414i bk4: 301a 82123i bk5: 290a 82527i bk6: 217a 82687i bk7: 225a 82347i bk8: 228a 80790i bk9: 208a 81187i bk10: 157a 83083i bk11: 156a 83592i bk12: 160a 81157i bk13: 163a 81101i bk14: 124a 83630i bk15: 121a 83501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873329
Row_Buffer_Locality_read = 0.858631
Row_Buffer_Locality_write = 0.914381
Bank_Level_Parallism = 4.005734
Bank_Level_Parallism_Col = 3.700224
Bank_Level_Parallism_Ready = 2.026926
write_to_read_ratio_blp_rw_average = 0.359690
GrpLevelPara = 2.146479 

BW Util details:
bwutil = 0.057110 
total_CMD = 84538 
util_bw = 4828 
Wasted_Col = 4718 
Wasted_Row = 1615 
Idle = 73377 

BW Util Bottlenecks: 
RCDc_limit = 3618 
RCDWRc_limit = 532 
WTRc_limit = 2500 
RTWc_limit = 3975 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1129 
WTRc_limit_alone = 2148 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 84538 
n_nop = 78981 
Read = 3360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4563 
total_req = 4828 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4828 
Row_Bus_Util =  0.013485 
CoL_Bus_Util = 0.057110 
Either_Row_CoL_Bus_Util = 0.065734 
Issued_on_Two_Bus_Simul_Util = 0.004862 
issued_two_Eff = 0.073961 
queue_avg = 1.987225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8285, Miss = 2875, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8350, Miss = 2948, Miss_rate = 0.353, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8401, Miss = 2944, Miss_rate = 0.350, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8425, Miss = 2963, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8284, Miss = 2811, Miss_rate = 0.339, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8375, Miss = 2950, Miss_rate = 0.352, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8282, Miss = 2948, Miss_rate = 0.356, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8304, Miss = 2993, Miss_rate = 0.360, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8401, Miss = 2908, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8439, Miss = 2999, Miss_rate = 0.355, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8393, Miss = 2965, Miss_rate = 0.353, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8393, Miss = 2991, Miss_rate = 0.356, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 8256, Miss = 2884, Miss_rate = 0.349, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8220, Miss = 2872, Miss_rate = 0.349, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 8301, Miss = 2900, Miss_rate = 0.349, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 8407, Miss = 3008, Miss_rate = 0.358, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 8366, Miss = 2905, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8288, Miss = 2896, Miss_rate = 0.349, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 8443, Miss = 2945, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 8384, Miss = 2932, Miss_rate = 0.350, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8339, Miss = 2894, Miss_rate = 0.347, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8361, Miss = 2922, Miss_rate = 0.349, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8496, Miss = 2990, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8593, Miss = 2989, Miss_rate = 0.348, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8257, Miss = 2789, Miss_rate = 0.338, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8270, Miss = 2943, Miss_rate = 0.356, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 8319, Miss = 2823, Miss_rate = 0.339, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8241, Miss = 2883, Miss_rate = 0.350, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8365, Miss = 3008, Miss_rate = 0.360, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8434, Miss = 2921, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8193, Miss = 2891, Miss_rate = 0.353, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8278, Miss = 2876, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 8425, Miss = 2960, Miss_rate = 0.351, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[33]: Access = 8318, Miss = 2900, Miss_rate = 0.349, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 8331, Miss = 2911, Miss_rate = 0.349, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8336, Miss = 2923, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8225, Miss = 2887, Miss_rate = 0.351, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8282, Miss = 2824, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8416, Miss = 2953, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8275, Miss = 2817, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8277, Miss = 2863, Miss_rate = 0.346, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8346, Miss = 2875, Miss_rate = 0.344, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8271, Miss = 2929, Miss_rate = 0.354, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[43]: Access = 8389, Miss = 2887, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8450, Miss = 2938, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8343, Miss = 2864, Miss_rate = 0.343, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8324, Miss = 2895, Miss_rate = 0.348, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8277, Miss = 2927, Miss_rate = 0.354, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 8438, Miss = 2974, Miss_rate = 0.352, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 8226, Miss = 2886, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8369, Miss = 2929, Miss_rate = 0.350, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8404, Miss = 2892, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8539, Miss = 3040, Miss_rate = 0.356, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 8411, Miss = 2891, Miss_rate = 0.344, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8266, Miss = 2851, Miss_rate = 0.345, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 8329, Miss = 2922, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8385, Miss = 2962, Miss_rate = 0.353, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[57]: Access = 8349, Miss = 2823, Miss_rate = 0.338, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8290, Miss = 2925, Miss_rate = 0.353, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8280, Miss = 2940, Miss_rate = 0.355, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8482, Miss = 2987, Miss_rate = 0.352, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8318, Miss = 2820, Miss_rate = 0.339, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8278, Miss = 2876, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8302, Miss = 2882, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 534094
L2_total_cache_misses = 186519
L2_total_cache_miss_rate = 0.3492
L2_total_cache_pending_hits = 297
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 344076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 296
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3202
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64338
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14558
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 451995
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82099
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=451995
icnt_total_pkts_simt_to_mem=534094
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 524390
Req_Network_cycles = 143913
Req_Network_injected_packets_per_cycle =       3.6438 
Req_Network_conflicts_per_cycle =       1.4567
Req_Network_conflicts_per_cycle_util =       6.7308
Req_Bank_Level_Parallism =      16.8360
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7279
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6946

Reply_Network_injected_packets_num = 451995
Reply_Network_cycles = 143913
Reply_Network_injected_packets_per_cycle =        3.1408
Reply_Network_conflicts_per_cycle =        1.3834
Reply_Network_conflicts_per_cycle_util =       6.4290
Reply_Bank_Level_Parallism =      14.5960
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2912
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0393
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 39 sec (159 sec)
gpgpu_simulation_rate = 116874 (inst/sec)
gpgpu_simulation_rate = 905 (cycle/sec)
gpgpu_silicon_slowdown = 1598895x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 5454
gpu_sim_insn = 733006
gpu_ipc =     134.3979
gpu_tot_sim_cycle = 149367
gpu_tot_sim_insn = 19316124
gpu_tot_ipc =     129.3199
gpu_tot_issued_cta = 2048
gpu_occupancy = 32.9402% 
gpu_tot_occupancy = 25.0756% 
max_total_param_size = 0
gpu_stall_dramfull = 43424
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3755
partiton_level_parallism_total  =       3.5245
partiton_level_parallism_util =      17.8087
partiton_level_parallism_util_total  =      16.8396
L2_BW  =      17.3873 GB/Sec
L2_BW_total  =     140.7540 GB/Sec
gpu_total_sim_rate=119235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16311, Miss = 7900, Miss_rate = 0.484, Pending_hits = 97, Reservation_fails = 483
	L1D_cache_core[1]: Access = 16114, Miss = 7765, Miss_rate = 0.482, Pending_hits = 93, Reservation_fails = 440
	L1D_cache_core[2]: Access = 14126, Miss = 6836, Miss_rate = 0.484, Pending_hits = 73, Reservation_fails = 405
	L1D_cache_core[3]: Access = 14183, Miss = 6920, Miss_rate = 0.488, Pending_hits = 62, Reservation_fails = 289
	L1D_cache_core[4]: Access = 14915, Miss = 7170, Miss_rate = 0.481, Pending_hits = 105, Reservation_fails = 449
	L1D_cache_core[5]: Access = 14654, Miss = 7038, Miss_rate = 0.480, Pending_hits = 85, Reservation_fails = 315
	L1D_cache_core[6]: Access = 14818, Miss = 7207, Miss_rate = 0.486, Pending_hits = 75, Reservation_fails = 524
	L1D_cache_core[7]: Access = 14861, Miss = 7235, Miss_rate = 0.487, Pending_hits = 67, Reservation_fails = 353
	L1D_cache_core[8]: Access = 15055, Miss = 7337, Miss_rate = 0.487, Pending_hits = 67, Reservation_fails = 433
	L1D_cache_core[9]: Access = 14877, Miss = 7221, Miss_rate = 0.485, Pending_hits = 70, Reservation_fails = 332
	L1D_cache_core[10]: Access = 15160, Miss = 7376, Miss_rate = 0.487, Pending_hits = 91, Reservation_fails = 457
	L1D_cache_core[11]: Access = 15805, Miss = 7728, Miss_rate = 0.489, Pending_hits = 87, Reservation_fails = 387
	L1D_cache_core[12]: Access = 14712, Miss = 7107, Miss_rate = 0.483, Pending_hits = 84, Reservation_fails = 463
	L1D_cache_core[13]: Access = 14245, Miss = 6880, Miss_rate = 0.483, Pending_hits = 80, Reservation_fails = 281
	L1D_cache_core[14]: Access = 14795, Miss = 7094, Miss_rate = 0.479, Pending_hits = 82, Reservation_fails = 277
	L1D_cache_core[15]: Access = 14543, Miss = 7010, Miss_rate = 0.482, Pending_hits = 75, Reservation_fails = 445
	L1D_cache_core[16]: Access = 19513, Miss = 9188, Miss_rate = 0.471, Pending_hits = 164, Reservation_fails = 589
	L1D_cache_core[17]: Access = 20042, Miss = 9435, Miss_rate = 0.471, Pending_hits = 186, Reservation_fails = 511
	L1D_cache_core[18]: Access = 20484, Miss = 9741, Miss_rate = 0.476, Pending_hits = 213, Reservation_fails = 769
	L1D_cache_core[19]: Access = 19796, Miss = 9410, Miss_rate = 0.475, Pending_hits = 219, Reservation_fails = 769
	L1D_cache_core[20]: Access = 19365, Miss = 9097, Miss_rate = 0.470, Pending_hits = 186, Reservation_fails = 741
	L1D_cache_core[21]: Access = 20888, Miss = 9827, Miss_rate = 0.470, Pending_hits = 195, Reservation_fails = 889
	L1D_cache_core[22]: Access = 19646, Miss = 9159, Miss_rate = 0.466, Pending_hits = 157, Reservation_fails = 741
	L1D_cache_core[23]: Access = 19477, Miss = 9242, Miss_rate = 0.475, Pending_hits = 186, Reservation_fails = 929
	L1D_cache_core[24]: Access = 19304, Miss = 9052, Miss_rate = 0.469, Pending_hits = 185, Reservation_fails = 851
	L1D_cache_core[25]: Access = 20324, Miss = 9568, Miss_rate = 0.471, Pending_hits = 186, Reservation_fails = 708
	L1D_cache_core[26]: Access = 19739, Miss = 9319, Miss_rate = 0.472, Pending_hits = 182, Reservation_fails = 1111
	L1D_cache_core[27]: Access = 20112, Miss = 9598, Miss_rate = 0.477, Pending_hits = 195, Reservation_fails = 878
	L1D_cache_core[28]: Access = 19257, Miss = 9115, Miss_rate = 0.473, Pending_hits = 177, Reservation_fails = 671
	L1D_cache_core[29]: Access = 20285, Miss = 9552, Miss_rate = 0.471, Pending_hits = 203, Reservation_fails = 908
	L1D_cache_core[30]: Access = 20529, Miss = 9616, Miss_rate = 0.468, Pending_hits = 182, Reservation_fails = 861
	L1D_cache_core[31]: Access = 19648, Miss = 9342, Miss_rate = 0.475, Pending_hits = 197, Reservation_fails = 1029
	L1D_cache_core[32]: Access = 21315, Miss = 9990, Miss_rate = 0.469, Pending_hits = 209, Reservation_fails = 1142
	L1D_cache_core[33]: Access = 20513, Miss = 9661, Miss_rate = 0.471, Pending_hits = 232, Reservation_fails = 1061
	L1D_cache_core[34]: Access = 20190, Miss = 9430, Miss_rate = 0.467, Pending_hits = 234, Reservation_fails = 1177
	L1D_cache_core[35]: Access = 21052, Miss = 9696, Miss_rate = 0.461, Pending_hits = 205, Reservation_fails = 1054
	L1D_cache_core[36]: Access = 21214, Miss = 9786, Miss_rate = 0.461, Pending_hits = 229, Reservation_fails = 1283
	L1D_cache_core[37]: Access = 21087, Miss = 9947, Miss_rate = 0.472, Pending_hits = 199, Reservation_fails = 856
	L1D_cache_core[38]: Access = 20774, Miss = 9706, Miss_rate = 0.467, Pending_hits = 211, Reservation_fails = 666
	L1D_cache_core[39]: Access = 20633, Miss = 9703, Miss_rate = 0.470, Pending_hits = 241, Reservation_fails = 1180
	L1D_cache_core[40]: Access = 20850, Miss = 9735, Miss_rate = 0.467, Pending_hits = 231, Reservation_fails = 968
	L1D_cache_core[41]: Access = 21837, Miss = 10372, Miss_rate = 0.475, Pending_hits = 245, Reservation_fails = 1204
	L1D_cache_core[42]: Access = 20994, Miss = 9909, Miss_rate = 0.472, Pending_hits = 220, Reservation_fails = 954
	L1D_cache_core[43]: Access = 21669, Miss = 10149, Miss_rate = 0.468, Pending_hits = 205, Reservation_fails = 1161
	L1D_cache_core[44]: Access = 21362, Miss = 9858, Miss_rate = 0.461, Pending_hits = 210, Reservation_fails = 1172
	L1D_cache_core[45]: Access = 21902, Miss = 10332, Miss_rate = 0.472, Pending_hits = 270, Reservation_fails = 1258
	L1D_cache_core[46]: Access = 21070, Miss = 9957, Miss_rate = 0.473, Pending_hits = 247, Reservation_fails = 1274
	L1D_cache_core[47]: Access = 21880, Miss = 10306, Miss_rate = 0.471, Pending_hits = 260, Reservation_fails = 1446
	L1D_cache_core[48]: Access = 18013, Miss = 8502, Miss_rate = 0.472, Pending_hits = 189, Reservation_fails = 891
	L1D_cache_core[49]: Access = 19023, Miss = 8885, Miss_rate = 0.467, Pending_hits = 206, Reservation_fails = 1208
	L1D_cache_core[50]: Access = 18901, Miss = 8917, Miss_rate = 0.472, Pending_hits = 197, Reservation_fails = 1120
	L1D_cache_core[51]: Access = 18662, Miss = 8740, Miss_rate = 0.468, Pending_hits = 211, Reservation_fails = 1121
	L1D_cache_core[52]: Access = 18685, Miss = 8622, Miss_rate = 0.461, Pending_hits = 193, Reservation_fails = 854
	L1D_cache_core[53]: Access = 18579, Miss = 8749, Miss_rate = 0.471, Pending_hits = 207, Reservation_fails = 1098
	L1D_cache_core[54]: Access = 18313, Miss = 8631, Miss_rate = 0.471, Pending_hits = 202, Reservation_fails = 922
	L1D_cache_core[55]: Access = 18441, Miss = 8731, Miss_rate = 0.473, Pending_hits = 209, Reservation_fails = 1012
	L1D_cache_core[56]: Access = 19016, Miss = 8985, Miss_rate = 0.472, Pending_hits = 235, Reservation_fails = 1278
	L1D_cache_core[57]: Access = 18010, Miss = 8316, Miss_rate = 0.462, Pending_hits = 199, Reservation_fails = 1049
	L1D_cache_core[58]: Access = 17592, Miss = 8296, Miss_rate = 0.472, Pending_hits = 189, Reservation_fails = 993
	L1D_cache_core[59]: Access = 17567, Miss = 8263, Miss_rate = 0.470, Pending_hits = 190, Reservation_fails = 964
	L1D_cache_core[60]: Access = 18314, Miss = 8680, Miss_rate = 0.474, Pending_hits = 222, Reservation_fails = 1160
	L1D_cache_core[61]: Access = 19898, Miss = 9416, Miss_rate = 0.473, Pending_hits = 225, Reservation_fails = 1044
	L1D_cache_core[62]: Access = 18166, Miss = 8675, Miss_rate = 0.478, Pending_hits = 217, Reservation_fails = 1010
	L1D_cache_core[63]: Access = 17851, Miss = 8376, Miss_rate = 0.469, Pending_hits = 201, Reservation_fails = 1286
	L1D_cache_core[64]: Access = 13593, Miss = 6610, Miss_rate = 0.486, Pending_hits = 88, Reservation_fails = 764
	L1D_cache_core[65]: Access = 13964, Miss = 6790, Miss_rate = 0.486, Pending_hits = 94, Reservation_fails = 523
	L1D_cache_core[66]: Access = 13701, Miss = 6603, Miss_rate = 0.482, Pending_hits = 86, Reservation_fails = 616
	L1D_cache_core[67]: Access = 14658, Miss = 7076, Miss_rate = 0.483, Pending_hits = 115, Reservation_fails = 801
	L1D_cache_core[68]: Access = 14512, Miss = 6933, Miss_rate = 0.478, Pending_hits = 99, Reservation_fails = 641
	L1D_cache_core[69]: Access = 13433, Miss = 6492, Miss_rate = 0.483, Pending_hits = 93, Reservation_fails = 534
	L1D_cache_core[70]: Access = 14719, Miss = 7107, Miss_rate = 0.483, Pending_hits = 90, Reservation_fails = 761
	L1D_cache_core[71]: Access = 14355, Miss = 6953, Miss_rate = 0.484, Pending_hits = 83, Reservation_fails = 615
	L1D_cache_core[72]: Access = 13913, Miss = 6761, Miss_rate = 0.486, Pending_hits = 86, Reservation_fails = 630
	L1D_cache_core[73]: Access = 14077, Miss = 6766, Miss_rate = 0.481, Pending_hits = 101, Reservation_fails = 683
	L1D_cache_core[74]: Access = 14664, Miss = 7097, Miss_rate = 0.484, Pending_hits = 88, Reservation_fails = 677
	L1D_cache_core[75]: Access = 13900, Miss = 6755, Miss_rate = 0.486, Pending_hits = 84, Reservation_fails = 591
	L1D_cache_core[76]: Access = 14384, Miss = 6893, Miss_rate = 0.479, Pending_hits = 106, Reservation_fails = 719
	L1D_cache_core[77]: Access = 13571, Miss = 6563, Miss_rate = 0.484, Pending_hits = 94, Reservation_fails = 663
	L1D_cache_core[78]: Access = 15116, Miss = 7252, Miss_rate = 0.480, Pending_hits = 91, Reservation_fails = 665
	L1D_cache_core[79]: Access = 14224, Miss = 6809, Miss_rate = 0.479, Pending_hits = 103, Reservation_fails = 685
	L1D_total_cache_accesses = 1417740
	L1D_total_cache_misses = 672866
	L1D_total_cache_miss_rate = 0.4746
	L1D_total_cache_pending_hits = 12747
	L1D_total_cache_reservation_fails = 64722
	L1D_cache_data_port_util = 0.232
	L1D_cache_fill_port_util = 0.134
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 239773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12715
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1132066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285674

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 64625
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1320, 1109, 1350, 1192, 1195, 969, 1094, 986, 1026, 1133, 1410, 1264, 1114, 1315, 1359, 1373, 569, 585, 730, 980, 808, 717, 716, 487, 870, 737, 538, 679, 401, 389, 692, 344, 
gpgpu_n_tot_thrd_icount = 19316124
gpgpu_n_tot_w_icount = 2378519
gpgpu_n_stall_shd_mem = 317941
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 454043
gpgpu_n_mem_write_global = 72395
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284475
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1014566	W0_Idle:2309424	W0_Scoreboard:8191777	W1:525620	W2:247187	W3:170905	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:795	W30:1258	W31:2735	W32:328070
single_issue_nums: WS0:594704	WS1:592137	WS2:594912	WS3:596766	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3632344 {8:454043,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3206328 {40:65448,72:5314,104:509,136:1124,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18161720 {40:454043,}
maxmflatency = 2029 
max_icnt2mem_latency = 925 
maxmrqlatency = 1636 
max_icnt2sh_latency = 176 
averagemflatency = 307 
avg_icnt2mem_latency = 60 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 7 
mrq_lat_table:12315 	36299 	8583 	10280 	12968 	22487 	19673 	14398 	8250 	1015 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	298970 	99280 	45771 	10022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17175 	25765 	10738 	296108 	83394 	48581 	28882 	12189 	3606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	299408 	66986 	36276 	25159 	16148 	8982 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        31        29        43        53        33        32       101       123        36        40        51        65        34        38 
dram[1]:        49        61        28        31        50        47        32        26       109       156        33        33        51        37        33        28 
dram[2]:        33        42        28        31        43        50        26        28       129       123        32        35        38        48        44        34 
dram[3]:        35        32        29        31        47        42        27        33       145       118        36        37        49        45        26        31 
dram[4]:        43        32        35        31        45        44        31        34       109       121        29        35        55        46        35        29 
dram[5]:        42        42        32        30        48        49        31        28        95       130        40        37        45        77        34        31 
dram[6]:        65        39        28        29        46        48        32        29       118       131        32        36        67        38        42        33 
dram[7]:        42        48        35        31        45        48        36        33        99       163        32        29        31        60        28        34 
dram[8]:        41        48        32        30        47        51        27        26       148       165        32        46        57        67        43        35 
dram[9]:        41        52        27        34        44        53        29        39       183        96        33        37       111        38        36        38 
dram[10]:        40        37        30        36        45        46        30        30       163       139        32        33        37        36        41        33 
dram[11]:        53        49        31        34        48        45        31        30       135       104        39        37        40        78        31        35 
dram[12]:        45        38        34        30        49        52        29        28       109       141        36        37        44        78        27        35 
dram[13]:        45        45        28        35        53        52        25        29        93       118        34        32        87        46        35        30 
dram[14]:        51        48        31        30        54        47        29        30       109       117        36        43        64        77        28        34 
dram[15]:        49        42        30        29        46        51        30        30        96       140        34        33        30        82        35        37 
dram[16]:        43        42        25        30        46        46        30        33       121       104        31        36        59        66        33        39 
dram[17]:        51        42        39        29        46        49        28        34       139       106        38        27        47        51        26        36 
dram[18]:        49        44        29        31        51        49        30        30        99        85        33        36        60        60        35        41 
dram[19]:        48        47        36        28        51        44        29        29        98       103        31        37       112        66        35        25 
dram[20]:        48        37        31        32        47        48        26        28       138        90        38        40        48        37        32        34 
dram[21]:        41        50        34        29        44        49        32        35       121       148        31        34        27        67        33        28 
dram[22]:        51        47        36        28        48        46        28        32       107       111        37        32        44        43        35        26 
dram[23]:        44        45        30        33        48        47        39        31        92       105        34        41        33        40        39        28 
dram[24]:        53        47        32        35        42        51        32        32        98       170        42        34        50        53        34        33 
dram[25]:        48        57        30        30        43        45        32        36       193       109        40        36        71       121        34        31 
dram[26]:        47        52        33        28        49        54        36        31       141       123        38        35        52        47        29        32 
dram[27]:        41        44        28        32        45        46        32        31       100       103        39        34        68        41        34        30 
dram[28]:        46        41        30        32        47        47        28        30       108       110        29        35        52        44        32        30 
dram[29]:        45        44        27        28        53        42        31        32        87       141        32        40        55        43        27        38 
dram[30]:        45        51        32        29        43        47        30        30        75        89        28        44        34        51        34        32 
dram[31]:        49        44        35        31        51        50        27        30       104       140        35        38        98        37        35        33 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      6187 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  7.378378  6.536585  6.162162  5.162791  6.355556  7.921052  7.121212  6.909091 14.500000 24.647058  8.444445  6.346154 11.720000  8.969697  5.954545  6.736842 
dram[1]:  7.605263  7.935065  5.575000  5.550000  6.446808  7.425000  4.520833  6.352941 18.043478 18.130434  8.400000  6.727273  9.424242  8.000000  7.166667  8.800000 
dram[2]:  6.144444  5.891304  6.105263  5.769231  6.951220  8.270270  5.066667  6.542857 17.478260 17.652174  7.136364  7.142857  9.093750  9.064516  6.190476  8.312500 
dram[3]:  6.651685  6.210526  5.973684  7.266667  6.755556  5.764706  6.514286  5.868421 17.040001 20.428572  6.869565  8.100000  7.447369  9.965517  7.277778  8.375000 
dram[4]:  5.881721  5.757895  5.825000  5.066667  7.421052  7.605263  6.000000  7.419355 11.885715 21.142857 11.571428  7.272727  7.410256  7.864865  5.347826  6.666667 
dram[5]:  7.197369  6.670455  6.000000  7.466667  8.823529  8.285714  5.945946  5.404762 16.559999 18.304348  9.055555  8.888889  8.000000  8.628572  7.388889  7.222222 
dram[6]:  6.938272  8.703125  5.842105  5.219512  5.918367  6.212766  6.166667  6.138889 23.882353 20.047619  7.900000  8.722222  8.705882  8.580646  9.214286  6.300000 
dram[7]:  6.638554  7.423077  5.255814  5.575000  7.552631  6.020408  5.380952  6.371428 14.888889 28.066668  8.050000  8.100000  6.975610  8.757576  6.894737  7.777778 
dram[8]:  5.540816  6.750000  5.238095  7.655172  7.350000  7.552631  5.600000  4.695652 29.466667 21.947369  7.428571  6.545455 10.481482  9.033334 10.153846  7.875000 
dram[9]:  6.682353  6.808989  5.846154  4.612245  7.071429  7.000000  5.475000  5.186047 21.578947 21.894737 10.062500 11.285714 11.560000  7.657143  6.684210  5.600000 
dram[10]:  6.925000  6.111111  4.765957  5.868421  7.125000  6.000000  5.666667  5.815790 21.315790 17.719999  5.678571  6.954545  7.641026  8.903226  7.235294  8.133333 
dram[11]:  6.250000  6.179775  5.657895  5.725000  8.685715  7.225000  5.000000  5.439024 28.799999 18.695652  7.136364  6.384615  8.571428 11.333333  6.136364  6.476191 
dram[12]:  6.540230  6.137931  4.638298  5.868421  7.414634  7.684210  5.564103  5.585366 19.571428 19.000000  8.611111 11.428572  8.676471 10.653846  5.952381  7.687500 
dram[13]:  7.039474  7.808219  4.847826  5.190476  6.925000  7.789474  5.657895  4.220000 18.428572 16.959999  6.666667  7.700000 12.090909  8.677420  7.611111  7.352941 
dram[14]:  6.632184  7.918919  4.933333  5.441861  7.023809  6.260870  6.441176  8.407408 24.294117 22.842106  8.777778  7.130435  9.758620  8.228572  6.047619  7.388889 
dram[15]:  6.518072  7.397436  7.225806  6.411765  6.568182  7.815790  5.794872  5.046512 16.869566 21.736841  8.000000  8.611111  6.222222 10.310345  4.703704  6.285714 
dram[16]:  6.643678  7.567567  5.022222  6.441176  6.276596  7.219512  5.972973  5.333333 19.380953 16.840000  7.318182  7.800000  9.468750  8.903226  6.400000  7.470588 
dram[17]:  6.357143  7.102564  5.181818  6.848485  7.473684  6.212766  5.972973  5.500000 20.428572 21.190475  6.291667  8.555555 10.259259  8.906250  5.541667  6.400000 
dram[18]:  6.864198  6.175824  6.571429  5.069767  6.400000  6.785714  5.450000  5.069767 14.840000 13.758620  7.318182  6.625000 11.440000  7.675676  6.631579  8.733334 
dram[19]:  7.253334  6.295455  5.395349  6.617647  6.761905  6.790698  5.615385  5.357143 14.814815 23.823530  8.100000 11.857142  8.514286  7.702703  6.789474  6.000000 
dram[20]:  6.703704  5.427185  7.655172  6.162162  6.750000  7.589744  5.736842  5.864865 19.761906 16.791666  6.708333  8.444445  9.344828  6.232558  7.055555  8.928572 
dram[21]:  5.989362  6.925000  5.000000  5.068182  6.113636  7.394737  5.000000  4.440000 15.560000 19.857143  9.875000 10.062500  6.355556 10.250000  6.136364  7.222222 
dram[22]:  5.765306  7.507042  6.027778  6.588235  7.512821  6.333333  7.600000  5.425000 18.714285 15.037037  7.500000  7.850000  7.743590  7.263158  7.562500  7.000000 
dram[23]:  6.935897  6.987805  5.136364  5.717949  7.500000  6.191489  4.604167  5.536585 15.407408 19.000000  8.388889 11.571428  7.605263  9.096774  6.421052  6.619048 
dram[24]:  7.287500  7.743243  5.894737  4.760870  6.355556  6.437500  6.108108  5.047619 16.000000 23.333334  8.666667  7.363636  7.945946  8.171429  5.250000  8.800000 
dram[25]:  6.753087  7.466667  4.977778  6.617647  5.914894  8.352942  6.812500  5.800000 30.846153 16.520000  8.722222  8.500000  9.272727 10.760000  6.136364  7.222222 
dram[26]:  6.860759  6.290323  5.871795  5.769231  7.918919  7.500000  4.645833  6.967742 27.066668 22.473684  7.666667  8.388889  8.485714  9.258064  5.608696  7.333333 
dram[27]:  6.574713  7.236842  6.696970  5.692307  7.097561  7.857143  5.789474  6.911765 17.083334 18.809525  8.277778  8.611111  9.896552  9.151515  7.294117  7.388889 
dram[28]:  6.768293  6.333333  6.485714  5.825000  7.702703  5.125000  7.161290  4.760870 19.095238 15.037037  8.000000  8.833333  8.277778  6.195652  5.904762  6.894737 
dram[29]:  7.821918  8.126760  4.551021  7.433333  7.650000  5.700000  6.200000  7.931035 15.920000 16.639999  9.312500  8.100000  7.891892  7.891892  5.347826  6.300000 
dram[30]:  7.666667  8.147058  6.305555  5.475000  5.392157  6.444445  6.818182  6.138889 18.428572 16.000000  7.900000  9.625000  7.777778  7.868421  6.142857  6.450000 
dram[31]:  6.674418  7.269231  5.789474  5.641026  7.000000  7.631579  5.710526  5.921052 21.631578 21.315790  5.266667  9.875000  9.586206  8.818182  7.875000  6.777778 
average row locality = 146270/18996 = 7.700042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       281       289       228       222       286       301       235       228       204       220       152       164       152       158       128       127 
dram[1]:       287       292       223       222       303       297       217       216       220       224       168       148       163       152       128       132 
dram[2]:       279       297       232       225       285       306       228       229       208       224       157       149       152       149       129       133 
dram[3]:       293       309       227       218       304       294       228       223       216       224       158       162       148       157       130       131 
dram[4]:       287       301       233       228       282       289       228       230       212       228       162       159       152       153       120       119 
dram[5]:       281       291       228       224       300       290       220       227       216       228       160       160       157       159       133       129 
dram[6]:       293       282       222       214       290       292       222       221       208       216       157       156       154       152       129       126 
dram[7]:       282       293       226       223       287       295       226       223       224       220       160       160       154       151       127       137 
dram[8]:       291       293       220       222       294       287       224       216       220       232       156       144       149       156       130       126 
dram[9]:       281       298       228       226       297       308       219       223       208       228       161       158       159       150       127       111 
dram[10]:       287       285       224       223       285       294       221       221       208       224       159       153       151       156       123       122 
dram[11]:       290       280       215       229       304       289       235       223       232       220       156       162       158       158       131       135 
dram[12]:       305       269       218       223       304       292       217       229       224       208       155       160       163       150       123       122 
dram[13]:       269       297       223       218       277       296       215       211       196       220       160       154       150       152       135       124 
dram[14]:       282       297       222       234       295       288       219       227       216       224       158       164       155       147       120       131 
dram[15]:       276       292       224       218       289       297       226       217       216       228       159       155       153       164       123       129 
dram[16]:       307       277       226       219       295       296       221       224       208       224       160       153       163       145       126       126 
dram[17]:       293       291       228       226       284       292       221       231       228       227       151       154       154       154       131       128 
dram[18]:       280       298       230       218       288       285       218       218       200       212       159       159       150       162       124       128 
dram[19]:       286       285       232       225       284       292       219       225       216       212       160       162       151       151       126       130 
dram[20]:       276       286       222       228       297       296       218       217       224       208       160       152       154       155       126       124 
dram[21]:       277       287       225       223       269       281       230       222       216       220       158       161       157       150       131       125 
dram[22]:       289       284       217       224       293       285       228       217       208       212       150       157       147       150       120       126 
dram[23]:       297       292       226       223       285       291       221       227       208       220       148       159       160       154       120       135 
dram[24]:       305       284       224       219       286       309       226       212       204       216       155       158       153       151       124       132 
dram[25]:       290       283       224       225       278       284       218       232       216       220       156       153       154       152       129       130 
dram[26]:       286       290       229       225       293       300       223       216       204       224       158       150       155       158       129       132 
dram[27]:       291       282       221       222       291       275       220       235       212       208       149       155       161       158       122       131 
dram[28]:       293       290       227       233       285       287       222       219       220       212       158       159       146       161       124       130 
dram[29]:       295       286       223       223       306       285       217       230       232       220       149       162       153       155       122       125 
dram[30]:       282       292       227       219       275       290       225       221       200       232       157       152       150       157       127       127 
dram[31]:       285       285       220       220       301       290       217       225       228       208       157       156       160       163       124       121 
total dram reads = 107623
bank skew: 309/111 = 2.78
chip skew: 3422/3297 = 1.04
number of total write accesses:
dram[0]:       302       278         0         0         0         0         0         0       299       292         0         1       148       152         3         1 
dram[1]:       316       352         0         0         0         0         0         0       298       307         0         0       162       128         1         0 
dram[2]:       298       267         0         0         0         0         0         0       278       269         0         1       149       143         1         0 
dram[3]:       341       319         0         0         0         0         0         0       313       303         0         0       147       142         1         3 
dram[4]:       301       277         0         0         0         0         0         0       310       327         0         1       146       151         3         1 
dram[5]:       296       331         0         0         0         0         0         0       302       305         3         0       167       154         0         1 
dram[6]:       303       307         0         0         0         0         0         0       310       290         1         1       153       122         0         0 
dram[7]:       293       315         0         0         0         0         0         0       282       317         1         2       147       143         4         3 
dram[8]:       290       269         0         0         0         0         0         0       350       283         0         0       144       128         2         0 
dram[9]:       325       353         0         0         0         0         0         0       298       288         0         0       145       126         0         1 
dram[10]:       298       282         0         0         0         0         0         0       310       318         0         0       154       135         0         0 
dram[11]:       313       305         0         0         0         0         0         0       321       331         1         5       154       164         4         1 
dram[12]:       293       292         0         0         0         0         0         0       274       286         0         0       143       138         2         1 
dram[13]:       300       310         0         0         0         0         0         0       302       289         0         0       124       126         2         1 
dram[14]:       330       332         0         0         0         0         0         0       308       318         0         0       137       152         7         2 
dram[15]:       301       312         0         0         0         0         0         0       278       294         1         0       135       150         5         3 
dram[16]:       307       318         0         0         0         0         0         0       277       297         1         3       152       143         2         1 
dram[17]:       272       296         0         0         0         0         0         0       308       335         0         0       127       145         2         0 
dram[18]:       313       303         0         0         0         0         0         0       255       282         2         0       145       138         2         3 
dram[19]:       288       302         0         0         0         0         0         0       286       266         2         4       159       139         3         2 
dram[20]:       299       301         0         0         0         0         0         0       282       307         1         0       124       122         1         1 
dram[21]:       324       303         0         0         0         0         0         0       271       321         0         0       140       150         5         6 
dram[22]:       312       294         0         0         0         0         0         0       281       309         0         0       167       139         1         0 
dram[23]:       278       313         0         0         0         0         0         0       314       315         3         4       140       144         2         5 
dram[24]:       313       318         0         0         0         0         0         0       293       287         1         5       154       147         2         0 
dram[25]:       286       324         0         0         0         0         0         0       300       296         1         0       154       130         7         0 
dram[26]:       294       323         0         0         0         0         0         0       319       321         3         1       150       141         0         0 
dram[27]:       322       299         0         0         0         0         0         0       306       278         0         0       135       157         3         2 
dram[28]:       287       290         0         0         0         0         0         0       276       315         2         0       162       132         0         1 
dram[29]:       319       328         0         0         0         0         0         0       238       308         0         0       149       153         1         1 
dram[30]:       331       292         0         0         0         0         0         0       298       323         1         2       138       149         2         2 
dram[31]:       309       320         0         0         0         0         0         0       283       294         1         2       124       132         2         1 
total dram writes = 48030
min_bank_accesses = 0!
chip skew: 1599/1406 = 1.14
average mf latency per bank:
dram[0]:        365       361       755       816       734       690       828       921       357       338      6968      6432       313       324       641       638
dram[1]:        366       346       794       775       702       690       879       941       334       318      6582      7476       300       355       628       582
dram[2]:        379       401       768       788       698       710       822       899       358       343      6979      7231       303       325       677       646
dram[3]:        350       400       758       805       696       730       851       923       351       330      6953      6624       278       340       557       584
dram[4]:        411       378       726       824       693       698       860       925       333       320      6942      6859       289       304       652       643
dram[5]:        446       338       741       867       700       698       951       855       332       312      6724      6723       267       325       654       640
dram[6]:        388       335       715       757       614       640       846       885       328       335      6382      6567       259       331       633       586
dram[7]:        354       326       674       743       624       662       787       853       338       321      6082      6063       288       294       588       583
dram[8]:        362       365       829       794       702       723       872       917       321       365      7311      7601       337       317       584       609
dram[9]:        316       308       803       786       657       668       852       898       341       349      6766      6777       315       337       570       662
dram[10]:        372       356       800       781       655       671       920       873       331       330      6632      6959       286       327       636       644
dram[11]:        325       353       858       868       657       688       880       875       329       321      7061      6732       296       296       583       632
dram[12]:        339       318       753       779       637       703       824       891       358       350      6566      6546       291       299       572       638
dram[13]:        323       319       742       735       656       692       807       901       347       340      6156      6404       309       322       609       626
dram[14]:        327       286       793       772       661       717       830       945       344       329      6715      6598       326       272       596       641
dram[15]:        344       326       793       828       640       732       828       905       339       323      6672      6821       328       294       573       604
dram[16]:        382       333       741       727       704       664       821       844       381       337      6539      6721       291       291       601       602
dram[17]:        376       383       738       708       701       661       838       846       334       327      6929      6924       311       296       562       645
dram[18]:        356       373       708       732       637       707       881       882       388       349      6472      6475       299       302       607       647
dram[19]:        394       349       754       697       709       671       870       832       346       378      6484      6319       283       310       612       607
dram[20]:        369       350       866       682       659       651       868       939       362       347      6620      7112       316       337       597       642
dram[21]:        346       369       751       700       655       623       806       913       355       325      6692      6369       312       310       554       568
dram[22]:        332       357       768       719       636       646       816       879       355       334      6891      6671       271       289       553       561
dram[23]:        394       345       760       713       641       628       863       855       348       341      7223      6783       296       320       587       597
dram[24]:        383       371       938       807       719       752       900       907       344       350      7226      6798       316       334       647       664
dram[25]:        331       301       863       733       671       728       888       815       343       338      6500      6651       290       296       554       574
dram[26]:        350       314       788       805       707       697       851       887       321       318      6616      6910       285       314       569       581
dram[27]:        337       320       797       743       699       687       774       794       333       339      6974      6657       315       281       635       548
dram[28]:        366       345       772       760       692       712       835       890       341       345      6767      6777       303       313       627       583
dram[29]:        323       308       776       799       642       685       814       780       358       327      6848      6265       300       282       580       597
dram[30]:        305       338       770       773       702       697       770       854       348       327      6773      6775       337       283       609       602
dram[31]:        320       328       805       763       696       702       810       815       346       346      6505      6470       363       309       620       639
maximum mf latency per bank:
dram[0]:       1568      1694      1415      1530      1482      1564      1625      1644      1763      1190      1028       975      1419      2013      1376      1271
dram[1]:       1774      1718      1654      1593      1604      1546      1674      1635      1625      1268      1030      1007      1778      1766      1573      1155
dram[2]:       1542      1639      1591      1602      1469      1640      1514      1541      1486      1341      1048       944      1401      1365      1518      1266
dram[3]:       1624      1881      1619      1593      1521      1561      1552      1621      1702      1330      1074       948      1199      1727      1539      1162
dram[4]:       1901      1962      1708      1590      1444      1538      1631      1625      1453      1018      1129      1125      1382      1354      1448      1413
dram[5]:       1979      2029      1861      1775      1741      1674      1866      1717      1741      1083      1130      1130      1188      1268      1562      1616
dram[6]:       1634      1696      1390      1356      1345      1352      1465      1485      1212      1196       893      1039      1090      1744      1203      1166
dram[7]:       1478      1696      1199      1354      1247      1268      1424      1370       924       986       861       913      1490       963      1040       999
dram[8]:       1731      1907      1637      1616      1715      1701      1786      1623      1332      1781      1234      1203      1364      1880      1295      1293
dram[9]:       1701      1676      1578      1539      1445      1480      1499      1546      1683      1714      1099      1061      1333      1955      1222      1249
dram[10]:       1702      1689      1584      1573      1457      1565      1669      1622      1687      1626      1187      1209      1180      1313      1327      1493
dram[11]:       1743      1921      1622      1528      1483      1502      1794      1806      1536      1751      1067      1364      1465      1448      1464      1516
dram[12]:       1528      1632      1328      1496      1295      1421      1496      1589      1459      1226       910      1072       921       936      1224      1214
dram[13]:       1446      1480      1274      1221      1161      1442      1369      1458      1579      1633       824       934      1473      1508      1155      1112
dram[14]:       1717      1749      1510      1512      1379      1523      1644      1706      1484      1134      1050      1212      1510      1234      1410      1227
dram[15]:       1803      1505      1531      1537      1535      1539      1616      1753      1505      1095      1059      1313      1519      1181      1552      1396
dram[16]:       1607      1457      1381      1269      1365      1310      1488      1420      1480      1496      1097      1026      1159      1195      1078      1262
dram[17]:       1758      1544      1422      1314      1453      1426      1513      1500      1522      1528      1023       990      1072      1201      1014      1362
dram[18]:       1612      1690      1352      1316      1355      1466      1610      1669      1349      1647       967       948      1324      1259      1054      1345
dram[19]:       1402      1442      1419      1120      1311      1434      1520      1478      1514      1567       914       913      1523      1529       968      1173
dram[20]:       1531      1709      1577      1373      1419      1544      1662      1575      1450      1732      1071      1029      1333      1395      1189      1349
dram[21]:       1849      1577      1580      1505      1403      1449      1533      1654      1322      1248       981       974      1417      1533      1411      1319
dram[22]:       1508      1632      1594      1374      1482      1429      1574      1621      1395      1564       965       951      1066      1014      1069      1347
dram[23]:       1813      1601      1513      1387      1472      1472      1733      1586      1587      1559      1024      1007      1349      1392      1177      1257
dram[24]:       1735      1871      1678      1532      1647      1648      1710      1724      1296      1440      1203      1220      1323      1478      1421      1473
dram[25]:       1354      1274      1399      1168      1249      1333      1413      1376      1226      1006       937       944      1391      1001      1270      1266
dram[26]:       1753      1634      1326      1514      1419      1369      1518      1524      1096      1137       924      1048      1721      1268      1167      1263
dram[27]:       1509      1358      1388      1516      1477      1528      1489      1461      1057      1348       952       984      1428       987      1290      1227
dram[28]:       1852      1685      1552      1410      1483      1722      1650      1670      1211      1356      1167      1119      1800      1847      1257      1273
dram[29]:       1613      1630      1422      1467      1297      1431      1429      1426       819      1362       947       911      1293      1309      1159      1131
dram[30]:       1520      1521      1481      1536      1626      1546      1349      1603      1571      1051      1025      1035      1531      1329      1095      1269
dram[31]:       1637      1719      1471      1382      1488      1432      1387      1477      1070      1127       973      1065      1609       999      1074      1313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82185 n_act=573 n_pre=557 n_ref_event=0 n_req=4572 n_rd=3375 n_rd_L2_A=0 n_write=0 n_wr_bk=1476 bw_util=0.05529
n_activity=13950 dram_eff=0.3477
bk0: 281a 83457i bk1: 289a 83173i bk2: 228a 85963i bk3: 222a 85566i bk4: 286a 85204i bk5: 301a 85288i bk6: 235a 85702i bk7: 228a 85566i bk8: 204a 84222i bk9: 220a 84075i bk10: 152a 86836i bk11: 164a 86451i bk12: 152a 83986i bk13: 158a 83435i bk14: 128a 86514i bk15: 127a 86595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874672
Row_Buffer_Locality_read = 0.858074
Row_Buffer_Locality_write = 0.921470
Bank_Level_Parallism = 4.303803
Bank_Level_Parallism_Col = 3.978138
Bank_Level_Parallism_Ready = 2.074418
write_to_read_ratio_blp_rw_average = 0.350823
GrpLevelPara = 2.247078 

BW Util details:
bwutil = 0.055288 
total_CMD = 87741 
util_bw = 4851 
Wasted_Col = 4524 
Wasted_Row = 1405 
Idle = 76961 

BW Util Bottlenecks: 
RCDc_limit = 3453 
RCDWRc_limit = 455 
WTRc_limit = 3215 
RTWc_limit = 4236 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 2734 
RTWc_limit_alone = 3938 

Commands details: 
total_CMD = 87741 
n_nop = 82185 
Read = 3375 
Write = 0 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 573 
n_pre = 557 
n_ref = 0 
n_req = 4572 
total_req = 4851 

Dual Bus Interface Util: 
issued_total_row = 1130 
issued_total_col = 4851 
Row_Bus_Util =  0.012879 
CoL_Bus_Util = 0.055288 
Either_Row_CoL_Bus_Util = 0.063323 
Issued_on_Two_Bus_Simul_Util = 0.004844 
issued_two_Eff = 0.076494 
queue_avg = 2.075518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07552
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82096 n_act=590 n_pre=574 n_ref_event=0 n_req=4659 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=1564 bw_util=0.05648
n_activity=14245 dram_eff=0.3479
bk0: 287a 82904i bk1: 292a 82963i bk2: 223a 85682i bk3: 222a 85694i bk4: 303a 84816i bk5: 297a 85167i bk6: 217a 85082i bk7: 216a 85771i bk8: 220a 84281i bk9: 224a 84373i bk10: 168a 86649i bk11: 148a 86359i bk12: 163a 83241i bk13: 152a 83516i bk14: 128a 86463i bk15: 132a 86792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873363
Row_Buffer_Locality_read = 0.853774
Row_Buffer_Locality_write = 0.925809
Bank_Level_Parallism = 4.426471
Bank_Level_Parallism_Col = 4.088421
Bank_Level_Parallism_Ready = 2.071832
write_to_read_ratio_blp_rw_average = 0.347047
GrpLevelPara = 2.269684 

BW Util details:
bwutil = 0.056484 
total_CMD = 87741 
util_bw = 4956 
Wasted_Col = 4681 
Wasted_Row = 1379 
Idle = 76725 

BW Util Bottlenecks: 
RCDc_limit = 3560 
RCDWRc_limit = 475 
WTRc_limit = 3631 
RTWc_limit = 4776 
CCDLc_limit = 2293 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 3165 
RTWc_limit_alone = 4445 

Commands details: 
total_CMD = 87741 
n_nop = 82096 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 1564 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 4659 
total_req = 4956 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 4956 
Row_Bus_Util =  0.013266 
CoL_Bus_Util = 0.056484 
Either_Row_CoL_Bus_Util = 0.064337 
Issued_on_Two_Bus_Simul_Util = 0.005414 
issued_two_Eff = 0.084145 
queue_avg = 2.406765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82202 n_act=606 n_pre=590 n_ref_event=0 n_req=4550 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1406 bw_util=0.05457
n_activity=14801 dram_eff=0.3235
bk0: 279a 82787i bk1: 297a 82871i bk2: 232a 85971i bk3: 225a 85821i bk4: 285a 85711i bk5: 306a 85617i bk6: 228a 85819i bk7: 229a 85909i bk8: 208a 84512i bk9: 224a 84505i bk10: 157a 86556i bk11: 149a 86904i bk12: 152a 84301i bk13: 149a 84513i bk14: 129a 86762i bk15: 133a 86961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866813
Row_Buffer_Locality_read = 0.856002
Row_Buffer_Locality_write = 0.898116
Bank_Level_Parallism = 3.783502
Bank_Level_Parallism_Col = 3.480021
Bank_Level_Parallism_Ready = 1.818296
write_to_read_ratio_blp_rw_average = 0.349475
GrpLevelPara = 2.096767 

BW Util details:
bwutil = 0.054570 
total_CMD = 87741 
util_bw = 4788 
Wasted_Col = 4819 
Wasted_Row = 1728 
Idle = 76406 

BW Util Bottlenecks: 
RCDc_limit = 3666 
RCDWRc_limit = 622 
WTRc_limit = 2533 
RTWc_limit = 4013 
CCDLc_limit = 1849 
rwq = 0 
CCDLc_limit_alone = 1260 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 3729 

Commands details: 
total_CMD = 87741 
n_nop = 82202 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1406 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 4550 
total_req = 4788 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 4788 
Row_Bus_Util =  0.013631 
CoL_Bus_Util = 0.054570 
Either_Row_CoL_Bus_Util = 0.063129 
Issued_on_Two_Bus_Simul_Util = 0.005072 
issued_two_Eff = 0.080339 
queue_avg = 1.900138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=81994 n_act=611 n_pre=595 n_ref_event=0 n_req=4688 n_rd=3422 n_rd_L2_A=0 n_write=0 n_wr_bk=1569 bw_util=0.05688
n_activity=14698 dram_eff=0.3396
bk0: 293a 83076i bk1: 309a 82396i bk2: 227a 85881i bk3: 218a 85888i bk4: 304a 85381i bk5: 294a 85137i bk6: 228a 85534i bk7: 223a 85514i bk8: 216a 84040i bk9: 224a 84382i bk10: 158a 86617i bk11: 162a 86829i bk12: 148a 84071i bk13: 157a 84502i bk14: 130a 86805i bk15: 131a 86795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869667
Row_Buffer_Locality_read = 0.858270
Row_Buffer_Locality_write = 0.900474
Bank_Level_Parallism = 4.007718
Bank_Level_Parallism_Col = 3.632248
Bank_Level_Parallism_Ready = 1.996394
write_to_read_ratio_blp_rw_average = 0.360814
GrpLevelPara = 2.161137 

BW Util details:
bwutil = 0.056883 
total_CMD = 87741 
util_bw = 4991 
Wasted_Col = 4834 
Wasted_Row = 1577 
Idle = 76339 

BW Util Bottlenecks: 
RCDc_limit = 3537 
RCDWRc_limit = 625 
WTRc_limit = 3018 
RTWc_limit = 3992 
CCDLc_limit = 1695 
rwq = 0 
CCDLc_limit_alone = 1081 
WTRc_limit_alone = 2615 
RTWc_limit_alone = 3781 

Commands details: 
total_CMD = 87741 
n_nop = 81994 
Read = 3422 
Write = 0 
L2_Alloc = 0 
L2_WB = 1569 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 4688 
total_req = 4991 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 4991 
Row_Bus_Util =  0.013745 
CoL_Bus_Util = 0.056883 
Either_Row_CoL_Bus_Util = 0.065500 
Issued_on_Two_Bus_Simul_Util = 0.005129 
issued_two_Eff = 0.078302 
queue_avg = 2.032562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03256
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82096 n_act=627 n_pre=611 n_ref_event=0 n_req=4589 n_rd=3383 n_rd_L2_A=0 n_write=0 n_wr_bk=1517 bw_util=0.05585
n_activity=14402 dram_eff=0.3402
bk0: 287a 82502i bk1: 301a 82800i bk2: 233a 85661i bk3: 228a 85543i bk4: 282a 85362i bk5: 289a 85508i bk6: 228a 85798i bk7: 230a 86017i bk8: 212a 83884i bk9: 228a 84382i bk10: 162a 87064i bk11: 159a 86588i bk12: 152a 84181i bk13: 153a 84272i bk14: 120a 86803i bk15: 119a 86798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863369
Row_Buffer_Locality_read = 0.851907
Row_Buffer_Locality_write = 0.895522
Bank_Level_Parallism = 4.063353
Bank_Level_Parallism_Col = 3.600168
Bank_Level_Parallism_Ready = 1.933265
write_to_read_ratio_blp_rw_average = 0.370024
GrpLevelPara = 2.144839 

BW Util details:
bwutil = 0.055846 
total_CMD = 87741 
util_bw = 4900 
Wasted_Col = 4766 
Wasted_Row = 1478 
Idle = 76597 

BW Util Bottlenecks: 
RCDc_limit = 3701 
RCDWRc_limit = 591 
WTRc_limit = 2671 
RTWc_limit = 4002 
CCDLc_limit = 1653 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 2363 
RTWc_limit_alone = 3757 

Commands details: 
total_CMD = 87741 
n_nop = 82096 
Read = 3383 
Write = 0 
L2_Alloc = 0 
L2_WB = 1517 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 4589 
total_req = 4900 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 4900 
Row_Bus_Util =  0.014110 
CoL_Bus_Util = 0.055846 
Either_Row_CoL_Bus_Util = 0.064337 
Issued_on_Two_Bus_Simul_Util = 0.005619 
issued_two_Eff = 0.087334 
queue_avg = 1.929087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92909
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82048 n_act=574 n_pre=558 n_ref_event=0 n_req=4658 n_rd=3403 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.05655
n_activity=13940 dram_eff=0.356
bk0: 281a 83053i bk1: 291a 82848i bk2: 228a 85899i bk3: 224a 86004i bk4: 300a 85518i bk5: 290a 85696i bk6: 220a 85848i bk7: 227a 85788i bk8: 216a 84104i bk9: 228a 84256i bk10: 160a 86760i bk11: 160a 86624i bk12: 157a 83450i bk13: 159a 84101i bk14: 133a 86699i bk15: 129a 86931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876771
Row_Buffer_Locality_read = 0.862180
Row_Buffer_Locality_write = 0.916335
Bank_Level_Parallism = 4.212524
Bank_Level_Parallism_Col = 3.803261
Bank_Level_Parallism_Ready = 1.965538
write_to_read_ratio_blp_rw_average = 0.368065
GrpLevelPara = 2.219631 

BW Util details:
bwutil = 0.056553 
total_CMD = 87741 
util_bw = 4962 
Wasted_Col = 4435 
Wasted_Row = 1270 
Idle = 77074 

BW Util Bottlenecks: 
RCDc_limit = 3483 
RCDWRc_limit = 561 
WTRc_limit = 2146 
RTWc_limit = 4493 
CCDLc_limit = 1593 
rwq = 0 
CCDLc_limit_alone = 988 
WTRc_limit_alone = 1901 
RTWc_limit_alone = 4133 

Commands details: 
total_CMD = 87741 
n_nop = 82048 
Read = 3403 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 574 
n_pre = 558 
n_ref = 0 
n_req = 4658 
total_req = 4962 

Dual Bus Interface Util: 
issued_total_row = 1132 
issued_total_col = 4962 
Row_Bus_Util =  0.012902 
CoL_Bus_Util = 0.056553 
Either_Row_CoL_Bus_Util = 0.064884 
Issued_on_Two_Bus_Simul_Util = 0.004570 
issued_two_Eff = 0.070437 
queue_avg = 2.062707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82236 n_act=567 n_pre=551 n_ref_event=0 n_req=4539 n_rd=3334 n_rd_L2_A=0 n_write=0 n_wr_bk=1487 bw_util=0.05495
n_activity=14320 dram_eff=0.3367
bk0: 293a 83126i bk1: 282a 83231i bk2: 222a 85744i bk3: 214a 85753i bk4: 290a 85210i bk5: 292a 85327i bk6: 222a 85943i bk7: 221a 85785i bk8: 208a 84471i bk9: 216a 84316i bk10: 157a 86734i bk11: 156a 86424i bk12: 154a 84220i bk13: 152a 83834i bk14: 129a 86737i bk15: 126a 86702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875083
Row_Buffer_Locality_read = 0.858428
Row_Buffer_Locality_write = 0.921162
Bank_Level_Parallism = 4.079520
Bank_Level_Parallism_Col = 3.783383
Bank_Level_Parallism_Ready = 1.990044
write_to_read_ratio_blp_rw_average = 0.346314
GrpLevelPara = 2.148991 

BW Util details:
bwutil = 0.054946 
total_CMD = 87741 
util_bw = 4821 
Wasted_Col = 4649 
Wasted_Row = 1521 
Idle = 76750 

BW Util Bottlenecks: 
RCDc_limit = 3457 
RCDWRc_limit = 516 
WTRc_limit = 3496 
RTWc_limit = 3720 
CCDLc_limit = 2027 
rwq = 0 
CCDLc_limit_alone = 1278 
WTRc_limit_alone = 3020 
RTWc_limit_alone = 3447 

Commands details: 
total_CMD = 87741 
n_nop = 82236 
Read = 3334 
Write = 0 
L2_Alloc = 0 
L2_WB = 1487 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4539 
total_req = 4821 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4821 
Row_Bus_Util =  0.012742 
CoL_Bus_Util = 0.054946 
Either_Row_CoL_Bus_Util = 0.062741 
Issued_on_Two_Bus_Simul_Util = 0.004946 
issued_two_Eff = 0.078837 
queue_avg = 2.059972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05997
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82091 n_act=601 n_pre=585 n_ref_event=0 n_req=4602 n_rd=3388 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.05579
n_activity=14064 dram_eff=0.3481
bk0: 282a 83265i bk1: 293a 83314i bk2: 226a 85827i bk3: 223a 85708i bk4: 287a 85244i bk5: 295a 84903i bk6: 226a 85479i bk7: 223a 85598i bk8: 224a 84480i bk9: 220a 84722i bk10: 160a 86825i bk11: 160a 86745i bk12: 154a 83997i bk13: 151a 83905i bk14: 127a 86649i bk15: 137a 86387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869405
Row_Buffer_Locality_read = 0.852715
Row_Buffer_Locality_write = 0.915980
Bank_Level_Parallism = 4.124058
Bank_Level_Parallism_Col = 3.717490
Bank_Level_Parallism_Ready = 2.066190
write_to_read_ratio_blp_rw_average = 0.339943
GrpLevelPara = 2.169948 

BW Util details:
bwutil = 0.055789 
total_CMD = 87741 
util_bw = 4895 
Wasted_Col = 4749 
Wasted_Row = 1367 
Idle = 76730 

BW Util Bottlenecks: 
RCDc_limit = 3780 
RCDWRc_limit = 522 
WTRc_limit = 2999 
RTWc_limit = 3742 
CCDLc_limit = 1841 
rwq = 0 
CCDLc_limit_alone = 1176 
WTRc_limit_alone = 2536 
RTWc_limit_alone = 3540 

Commands details: 
total_CMD = 87741 
n_nop = 82091 
Read = 3388 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4602 
total_req = 4895 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4895 
Row_Bus_Util =  0.013517 
CoL_Bus_Util = 0.055789 
Either_Row_CoL_Bus_Util = 0.064394 
Issued_on_Two_Bus_Simul_Util = 0.004912 
issued_two_Eff = 0.076283 
queue_avg = 1.938524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93852
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82207 n_act=576 n_pre=560 n_ref_event=0 n_req=4517 n_rd=3360 n_rd_L2_A=0 n_write=0 n_wr_bk=1466 bw_util=0.055
n_activity=14206 dram_eff=0.3397
bk0: 291a 82651i bk1: 293a 83393i bk2: 220a 85708i bk3: 222a 85961i bk4: 294a 85277i bk5: 287a 85480i bk6: 224a 85632i bk7: 216a 85119i bk8: 220a 84506i bk9: 232a 84473i bk10: 156a 86509i bk11: 144a 86586i bk12: 149a 84620i bk13: 156a 84440i bk14: 130a 86832i bk15: 126a 86730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872482
Row_Buffer_Locality_read = 0.857738
Row_Buffer_Locality_write = 0.915298
Bank_Level_Parallism = 4.042557
Bank_Level_Parallism_Col = 3.740060
Bank_Level_Parallism_Ready = 2.156651
write_to_read_ratio_blp_rw_average = 0.344325
GrpLevelPara = 2.190307 

BW Util details:
bwutil = 0.055003 
total_CMD = 87741 
util_bw = 4826 
Wasted_Col = 4634 
Wasted_Row = 1537 
Idle = 76744 

BW Util Bottlenecks: 
RCDc_limit = 3503 
RCDWRc_limit = 502 
WTRc_limit = 2577 
RTWc_limit = 3605 
CCDLc_limit = 1586 
rwq = 0 
CCDLc_limit_alone = 1081 
WTRc_limit_alone = 2264 
RTWc_limit_alone = 3413 

Commands details: 
total_CMD = 87741 
n_nop = 82207 
Read = 3360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1466 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4517 
total_req = 4826 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4826 
Row_Bus_Util =  0.012947 
CoL_Bus_Util = 0.055003 
Either_Row_CoL_Bus_Util = 0.063072 
Issued_on_Two_Bus_Simul_Util = 0.004878 
issued_two_Eff = 0.077340 
queue_avg = 1.791534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79153
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82100 n_act=598 n_pre=582 n_ref_event=0 n_req=4616 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1536 bw_util=0.05605
n_activity=13906 dram_eff=0.3537
bk0: 281a 82985i bk1: 298a 82636i bk2: 228a 85552i bk3: 226a 85533i bk4: 297a 85483i bk5: 308a 85468i bk6: 219a 85348i bk7: 223a 85437i bk8: 208a 84586i bk9: 228a 84363i bk10: 161a 86770i bk11: 158a 86843i bk12: 159a 84259i bk13: 150a 84052i bk14: 127a 86864i bk15: 111a 86723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870451
Row_Buffer_Locality_read = 0.854524
Row_Buffer_Locality_write = 0.914100
Bank_Level_Parallism = 4.169641
Bank_Level_Parallism_Col = 3.803780
Bank_Level_Parallism_Ready = 1.957706
write_to_read_ratio_blp_rw_average = 0.354495
GrpLevelPara = 2.226242 

BW Util details:
bwutil = 0.056051 
total_CMD = 87741 
util_bw = 4918 
Wasted_Col = 4486 
Wasted_Row = 1525 
Idle = 76812 

BW Util Bottlenecks: 
RCDc_limit = 3426 
RCDWRc_limit = 555 
WTRc_limit = 2647 
RTWc_limit = 4028 
CCDLc_limit = 1617 
rwq = 0 
CCDLc_limit_alone = 1053 
WTRc_limit_alone = 2310 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 87741 
n_nop = 82100 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1536 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 4616 
total_req = 4918 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 4918 
Row_Bus_Util =  0.013449 
CoL_Bus_Util = 0.056051 
Either_Row_CoL_Bus_Util = 0.064291 
Issued_on_Two_Bus_Simul_Util = 0.005209 
issued_two_Eff = 0.081014 
queue_avg = 1.839904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8399
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82138 n_act=617 n_pre=601 n_ref_event=0 n_req=4551 n_rd=3336 n_rd_L2_A=0 n_write=0 n_wr_bk=1497 bw_util=0.05508
n_activity=14534 dram_eff=0.3325
bk0: 287a 82963i bk1: 285a 83055i bk2: 224a 85655i bk3: 223a 85837i bk4: 285a 85546i bk5: 294a 85069i bk6: 221a 85406i bk7: 221a 85465i bk8: 208a 84940i bk9: 224a 84319i bk10: 159a 86437i bk11: 153a 86582i bk12: 151a 84170i bk13: 156a 84186i bk14: 123a 86650i bk15: 122a 86704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864425
Row_Buffer_Locality_read = 0.845024
Row_Buffer_Locality_write = 0.917695
Bank_Level_Parallism = 4.006969
Bank_Level_Parallism_Col = 3.716674
Bank_Level_Parallism_Ready = 1.963997
write_to_read_ratio_blp_rw_average = 0.315869
GrpLevelPara = 2.183560 

BW Util details:
bwutil = 0.055083 
total_CMD = 87741 
util_bw = 4833 
Wasted_Col = 4722 
Wasted_Row = 1781 
Idle = 76405 

BW Util Bottlenecks: 
RCDc_limit = 3725 
RCDWRc_limit = 485 
WTRc_limit = 3287 
RTWc_limit = 3380 
CCDLc_limit = 1823 
rwq = 0 
CCDLc_limit_alone = 1132 
WTRc_limit_alone = 2830 
RTWc_limit_alone = 3146 

Commands details: 
total_CMD = 87741 
n_nop = 82138 
Read = 3336 
Write = 0 
L2_Alloc = 0 
L2_WB = 1497 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 4551 
total_req = 4833 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 4833 
Row_Bus_Util =  0.013882 
CoL_Bus_Util = 0.055083 
Either_Row_CoL_Bus_Util = 0.063858 
Issued_on_Two_Bus_Simul_Util = 0.005106 
issued_two_Eff = 0.079957 
queue_avg = 2.006907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00691
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=81991 n_act=613 n_pre=597 n_ref_event=0 n_req=4682 n_rd=3417 n_rd_L2_A=0 n_write=0 n_wr_bk=1599 bw_util=0.05717
n_activity=14005 dram_eff=0.3582
bk0: 290a 82919i bk1: 280a 82763i bk2: 215a 86002i bk3: 229a 85331i bk4: 304a 85370i bk5: 289a 85347i bk6: 235a 85150i bk7: 223a 85235i bk8: 232a 84593i bk9: 220a 84226i bk10: 156a 86483i bk11: 162a 86244i bk12: 158a 83468i bk13: 158a 83671i bk14: 131a 86615i bk15: 135a 86381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869073
Row_Buffer_Locality_read = 0.853087
Row_Buffer_Locality_write = 0.912253
Bank_Level_Parallism = 4.528057
Bank_Level_Parallism_Col = 4.060304
Bank_Level_Parallism_Ready = 2.009370
write_to_read_ratio_blp_rw_average = 0.336845
GrpLevelPara = 2.302686 

BW Util details:
bwutil = 0.057168 
total_CMD = 87741 
util_bw = 5016 
Wasted_Col = 4534 
Wasted_Row = 1214 
Idle = 76977 

BW Util Bottlenecks: 
RCDc_limit = 3624 
RCDWRc_limit = 556 
WTRc_limit = 3360 
RTWc_limit = 4140 
CCDLc_limit = 1943 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 2899 
RTWc_limit_alone = 3894 

Commands details: 
total_CMD = 87741 
n_nop = 81991 
Read = 3417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1599 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 4682 
total_req = 5016 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 5016 
Row_Bus_Util =  0.013791 
CoL_Bus_Util = 0.057168 
Either_Row_CoL_Bus_Util = 0.065534 
Issued_on_Two_Bus_Simul_Util = 0.005425 
issued_two_Eff = 0.082783 
queue_avg = 2.247581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24758
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82229 n_act=589 n_pre=573 n_ref_event=0 n_req=4531 n_rd=3362 n_rd_L2_A=0 n_write=0 n_wr_bk=1429 bw_util=0.0546
n_activity=13775 dram_eff=0.3478
bk0: 305a 83337i bk1: 269a 82767i bk2: 218a 85880i bk3: 223a 85896i bk4: 304a 85301i bk5: 292a 85684i bk6: 217a 85750i bk7: 229a 85518i bk8: 224a 84584i bk9: 208a 84406i bk10: 155a 86749i bk11: 160a 86897i bk12: 163a 84292i bk13: 150a 84754i bk14: 123a 86337i bk15: 122a 86867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870007
Row_Buffer_Locality_read = 0.856633
Row_Buffer_Locality_write = 0.908469
Bank_Level_Parallism = 4.079774
Bank_Level_Parallism_Col = 3.662903
Bank_Level_Parallism_Ready = 1.963264
write_to_read_ratio_blp_rw_average = 0.345450
GrpLevelPara = 2.202477 

BW Util details:
bwutil = 0.054604 
total_CMD = 87741 
util_bw = 4791 
Wasted_Col = 4470 
Wasted_Row = 1369 
Idle = 77111 

BW Util Bottlenecks: 
RCDc_limit = 3576 
RCDWRc_limit = 553 
WTRc_limit = 2494 
RTWc_limit = 3979 
CCDLc_limit = 1734 
rwq = 0 
CCDLc_limit_alone = 1151 
WTRc_limit_alone = 2147 
RTWc_limit_alone = 3743 

Commands details: 
total_CMD = 87741 
n_nop = 82229 
Read = 3362 
Write = 0 
L2_Alloc = 0 
L2_WB = 1429 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 4531 
total_req = 4791 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 4791 
Row_Bus_Util =  0.013244 
CoL_Bus_Util = 0.054604 
Either_Row_CoL_Bus_Util = 0.062821 
Issued_on_Two_Bus_Simul_Util = 0.005026 
issued_two_Eff = 0.080007 
queue_avg = 1.795500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7955
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82289 n_act=581 n_pre=565 n_ref_event=0 n_req=4467 n_rd=3297 n_rd_L2_A=0 n_write=0 n_wr_bk=1454 bw_util=0.05415
n_activity=13545 dram_eff=0.3508
bk0: 269a 83564i bk1: 297a 83599i bk2: 223a 85612i bk3: 218a 85756i bk4: 277a 85756i bk5: 296a 85643i bk6: 215a 85686i bk7: 211a 85122i bk8: 196a 84509i bk9: 220a 84328i bk10: 160a 86732i bk11: 154a 86689i bk12: 150a 85082i bk13: 152a 84321i bk14: 135a 86689i bk15: 124a 86746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869935
Row_Buffer_Locality_read = 0.851380
Row_Buffer_Locality_write = 0.922222
Bank_Level_Parallism = 4.040415
Bank_Level_Parallism_Col = 3.614712
Bank_Level_Parallism_Ready = 1.933909
write_to_read_ratio_blp_rw_average = 0.340620
GrpLevelPara = 2.206492 

BW Util details:
bwutil = 0.054148 
total_CMD = 87741 
util_bw = 4751 
Wasted_Col = 4415 
Wasted_Row = 1350 
Idle = 77225 

BW Util Bottlenecks: 
RCDc_limit = 3588 
RCDWRc_limit = 485 
WTRc_limit = 2196 
RTWc_limit = 3375 
CCDLc_limit = 1423 
rwq = 0 
CCDLc_limit_alone = 1059 
WTRc_limit_alone = 2020 
RTWc_limit_alone = 3187 

Commands details: 
total_CMD = 87741 
n_nop = 82289 
Read = 3297 
Write = 0 
L2_Alloc = 0 
L2_WB = 1454 
n_act = 581 
n_pre = 565 
n_ref = 0 
n_req = 4467 
total_req = 4751 

Dual Bus Interface Util: 
issued_total_row = 1146 
issued_total_col = 4751 
Row_Bus_Util =  0.013061 
CoL_Bus_Util = 0.054148 
Either_Row_CoL_Bus_Util = 0.062137 
Issued_on_Two_Bus_Simul_Util = 0.005072 
issued_two_Eff = 0.081621 
queue_avg = 1.871121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87112
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82064 n_act=578 n_pre=562 n_ref_event=0 n_req=4648 n_rd=3379 n_rd_L2_A=0 n_write=0 n_wr_bk=1586 bw_util=0.05659
n_activity=14483 dram_eff=0.3428
bk0: 282a 83027i bk1: 297a 83421i bk2: 222a 85368i bk3: 234a 85625i bk4: 295a 85450i bk5: 288a 85001i bk6: 219a 85881i bk7: 227a 85937i bk8: 216a 84199i bk9: 224a 84272i bk10: 158a 86893i bk11: 164a 86402i bk12: 155a 84038i bk13: 147a 83800i bk14: 120a 86610i bk15: 131a 86677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875645
Row_Buffer_Locality_read = 0.857058
Row_Buffer_Locality_write = 0.925138
Bank_Level_Parallism = 4.036848
Bank_Level_Parallism_Col = 3.752486
Bank_Level_Parallism_Ready = 2.054179
write_to_read_ratio_blp_rw_average = 0.356204
GrpLevelPara = 2.161417 

BW Util details:
bwutil = 0.056587 
total_CMD = 87741 
util_bw = 4965 
Wasted_Col = 4842 
Wasted_Row = 1564 
Idle = 76370 

BW Util Bottlenecks: 
RCDc_limit = 3671 
RCDWRc_limit = 473 
WTRc_limit = 2948 
RTWc_limit = 4288 
CCDLc_limit = 1892 
rwq = 0 
CCDLc_limit_alone = 1121 
WTRc_limit_alone = 2425 
RTWc_limit_alone = 4040 

Commands details: 
total_CMD = 87741 
n_nop = 82064 
Read = 3379 
Write = 0 
L2_Alloc = 0 
L2_WB = 1586 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4648 
total_req = 4965 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4965 
Row_Bus_Util =  0.012993 
CoL_Bus_Util = 0.056587 
Either_Row_CoL_Bus_Util = 0.064702 
Issued_on_Two_Bus_Simul_Util = 0.004878 
issued_two_Eff = 0.075392 
queue_avg = 1.914077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91408
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82182 n_act=592 n_pre=576 n_ref_event=0 n_req=4543 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1479 bw_util=0.05522
n_activity=13976 dram_eff=0.3467
bk0: 276a 83085i bk1: 292a 83072i bk2: 224a 86020i bk3: 218a 85747i bk4: 289a 85810i bk5: 297a 85426i bk6: 226a 85753i bk7: 217a 85426i bk8: 216a 84499i bk9: 228a 84535i bk10: 159a 86276i bk11: 155a 86631i bk12: 153a 83757i bk13: 164a 84577i bk14: 123a 86441i bk15: 129a 86522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869690
Row_Buffer_Locality_read = 0.856506
Row_Buffer_Locality_write = 0.907392
Bank_Level_Parallism = 4.137161
Bank_Level_Parallism_Col = 3.781111
Bank_Level_Parallism_Ready = 2.031166
write_to_read_ratio_blp_rw_average = 0.361542
GrpLevelPara = 2.158345 

BW Util details:
bwutil = 0.055219 
total_CMD = 87741 
util_bw = 4845 
Wasted_Col = 4523 
Wasted_Row = 1466 
Idle = 76907 

BW Util Bottlenecks: 
RCDc_limit = 3461 
RCDWRc_limit = 511 
WTRc_limit = 2222 
RTWc_limit = 3915 
CCDLc_limit = 1487 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 1981 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 87741 
n_nop = 82182 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1479 
n_act = 592 
n_pre = 576 
n_ref = 0 
n_req = 4543 
total_req = 4845 

Dual Bus Interface Util: 
issued_total_row = 1168 
issued_total_col = 4845 
Row_Bus_Util =  0.013312 
CoL_Bus_Util = 0.055219 
Either_Row_CoL_Bus_Util = 0.063357 
Issued_on_Two_Bus_Simul_Util = 0.005174 
issued_two_Eff = 0.081669 
queue_avg = 1.789232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78923
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82153 n_act=595 n_pre=579 n_ref_event=0 n_req=4598 n_rd=3370 n_rd_L2_A=0 n_write=0 n_wr_bk=1501 bw_util=0.05552
n_activity=14535 dram_eff=0.3351
bk0: 307a 82778i bk1: 277a 83700i bk2: 226a 85771i bk3: 219a 85948i bk4: 295a 85226i bk5: 296a 85534i bk6: 221a 85895i bk7: 224a 85511i bk8: 208a 84585i bk9: 224a 84524i bk10: 160a 86797i bk11: 153a 86730i bk12: 163a 84530i bk13: 145a 84326i bk14: 126a 86498i bk15: 126a 86657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870596
Row_Buffer_Locality_read = 0.854599
Row_Buffer_Locality_write = 0.914495
Bank_Level_Parallism = 3.916344
Bank_Level_Parallism_Col = 3.587135
Bank_Level_Parallism_Ready = 1.943338
write_to_read_ratio_blp_rw_average = 0.328255
GrpLevelPara = 2.112405 

BW Util details:
bwutil = 0.055516 
total_CMD = 87741 
util_bw = 4871 
Wasted_Col = 4647 
Wasted_Row = 1575 
Idle = 76648 

BW Util Bottlenecks: 
RCDc_limit = 3556 
RCDWRc_limit = 510 
WTRc_limit = 2782 
RTWc_limit = 3327 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1223 
WTRc_limit_alone = 2451 
RTWc_limit_alone = 3086 

Commands details: 
total_CMD = 87741 
n_nop = 82153 
Read = 3370 
Write = 0 
L2_Alloc = 0 
L2_WB = 1501 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4598 
total_req = 4871 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4871 
Row_Bus_Util =  0.013380 
CoL_Bus_Util = 0.055516 
Either_Row_CoL_Bus_Util = 0.063687 
Issued_on_Two_Bus_Simul_Util = 0.005209 
issued_two_Eff = 0.081782 
queue_avg = 1.958377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95838
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82120 n_act=590 n_pre=574 n_ref_event=0 n_req=4572 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1485 bw_util=0.0556
n_activity=14156 dram_eff=0.3446
bk0: 293a 83331i bk1: 291a 83428i bk2: 228a 85843i bk3: 226a 86109i bk4: 284a 85423i bk5: 292a 85209i bk6: 221a 85698i bk7: 231a 85480i bk8: 228a 84267i bk9: 227a 84312i bk10: 151a 86658i bk11: 154a 86871i bk12: 154a 84452i bk13: 154a 84470i bk14: 131a 86397i bk15: 128a 86549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870954
Row_Buffer_Locality_read = 0.854406
Row_Buffer_Locality_write = 0.918575
Bank_Level_Parallism = 3.928022
Bank_Level_Parallism_Col = 3.605825
Bank_Level_Parallism_Ready = 2.058631
write_to_read_ratio_blp_rw_average = 0.340975
GrpLevelPara = 2.149888 

BW Util details:
bwutil = 0.055595 
total_CMD = 87741 
util_bw = 4878 
Wasted_Col = 4681 
Wasted_Row = 1625 
Idle = 76557 

BW Util Bottlenecks: 
RCDc_limit = 3663 
RCDWRc_limit = 469 
WTRc_limit = 2303 
RTWc_limit = 3785 
CCDLc_limit = 1621 
rwq = 0 
CCDLc_limit_alone = 1057 
WTRc_limit_alone = 1990 
RTWc_limit_alone = 3534 

Commands details: 
total_CMD = 87741 
n_nop = 82120 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1485 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 4572 
total_req = 4878 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 4878 
Row_Bus_Util =  0.013266 
CoL_Bus_Util = 0.055595 
Either_Row_CoL_Bus_Util = 0.064064 
Issued_on_Two_Bus_Simul_Util = 0.004798 
issued_two_Eff = 0.074898 
queue_avg = 1.858379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85838
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82202 n_act=616 n_pre=600 n_ref_event=0 n_req=4492 n_rd=3329 n_rd_L2_A=0 n_write=0 n_wr_bk=1443 bw_util=0.05439
n_activity=13778 dram_eff=0.3463
bk0: 280a 83343i bk1: 298a 82934i bk2: 230a 85972i bk3: 218a 85765i bk4: 288a 85056i bk5: 285a 85240i bk6: 218a 85866i bk7: 218a 85761i bk8: 200a 84468i bk9: 212a 84412i bk10: 159a 86797i bk11: 159a 86842i bk12: 150a 84436i bk13: 162a 83899i bk14: 124a 86919i bk15: 128a 86549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862867
Row_Buffer_Locality_read = 0.846500
Row_Buffer_Locality_write = 0.909716
Bank_Level_Parallism = 3.980229
Bank_Level_Parallism_Col = 3.579746
Bank_Level_Parallism_Ready = 1.926865
write_to_read_ratio_blp_rw_average = 0.343224
GrpLevelPara = 2.154791 

BW Util details:
bwutil = 0.054387 
total_CMD = 87741 
util_bw = 4772 
Wasted_Col = 4737 
Wasted_Row = 1568 
Idle = 76664 

BW Util Bottlenecks: 
RCDc_limit = 3759 
RCDWRc_limit = 559 
WTRc_limit = 2461 
RTWc_limit = 3917 
CCDLc_limit = 1734 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 2101 
RTWc_limit_alone = 3629 

Commands details: 
total_CMD = 87741 
n_nop = 82202 
Read = 3329 
Write = 0 
L2_Alloc = 0 
L2_WB = 1443 
n_act = 616 
n_pre = 600 
n_ref = 0 
n_req = 4492 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1216 
issued_total_col = 4772 
Row_Bus_Util =  0.013859 
CoL_Bus_Util = 0.054387 
Either_Row_CoL_Bus_Util = 0.063129 
Issued_on_Two_Bus_Simul_Util = 0.005117 
issued_two_Eff = 0.081062 
queue_avg = 1.835630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83563
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82207 n_act=597 n_pre=581 n_ref_event=0 n_req=4552 n_rd=3356 n_rd_L2_A=0 n_write=0 n_wr_bk=1451 bw_util=0.05479
n_activity=14020 dram_eff=0.3429
bk0: 286a 83651i bk1: 285a 83064i bk2: 232a 85637i bk3: 225a 86135i bk4: 284a 85345i bk5: 292a 85487i bk6: 219a 85936i bk7: 225a 85833i bk8: 216a 84429i bk9: 212a 84459i bk10: 160a 87086i bk11: 162a 87083i bk12: 151a 84100i bk13: 151a 84166i bk14: 126a 86565i bk15: 130a 86565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868849
Row_Buffer_Locality_read = 0.852503
Row_Buffer_Locality_write = 0.914716
Bank_Level_Parallism = 4.016020
Bank_Level_Parallism_Col = 3.568755
Bank_Level_Parallism_Ready = 1.775536
write_to_read_ratio_blp_rw_average = 0.353625
GrpLevelPara = 2.168843 

BW Util details:
bwutil = 0.054786 
total_CMD = 87741 
util_bw = 4807 
Wasted_Col = 4523 
Wasted_Row = 1344 
Idle = 77067 

BW Util Bottlenecks: 
RCDc_limit = 3580 
RCDWRc_limit = 560 
WTRc_limit = 2654 
RTWc_limit = 4062 
CCDLc_limit = 1788 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 2302 
RTWc_limit_alone = 3719 

Commands details: 
total_CMD = 87741 
n_nop = 82207 
Read = 3356 
Write = 0 
L2_Alloc = 0 
L2_WB = 1451 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 4552 
total_req = 4807 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 4807 
Row_Bus_Util =  0.013426 
CoL_Bus_Util = 0.054786 
Either_Row_CoL_Bus_Util = 0.063072 
Issued_on_Two_Bus_Simul_Util = 0.005140 
issued_two_Eff = 0.081496 
queue_avg = 1.829213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82921
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82196 n_act=599 n_pre=583 n_ref_event=0 n_req=4502 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1438 bw_util=0.05449
n_activity=15096 dram_eff=0.3167
bk0: 276a 83140i bk1: 286a 82419i bk2: 222a 86148i bk3: 228a 86195i bk4: 297a 85453i bk5: 296a 85497i bk6: 218a 85847i bk7: 217a 85731i bk8: 224a 84340i bk9: 208a 84177i bk10: 160a 86612i bk11: 152a 86807i bk12: 154a 84182i bk13: 155a 84357i bk14: 126a 86795i bk15: 124a 86814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866948
Row_Buffer_Locality_read = 0.854322
Row_Buffer_Locality_write = 0.903365
Bank_Level_Parallism = 3.816172
Bank_Level_Parallism_Col = 3.523874
Bank_Level_Parallism_Ready = 2.029283
write_to_read_ratio_blp_rw_average = 0.363100
GrpLevelPara = 2.082094 

BW Util details:
bwutil = 0.054490 
total_CMD = 87741 
util_bw = 4781 
Wasted_Col = 4944 
Wasted_Row = 1764 
Idle = 76252 

BW Util Bottlenecks: 
RCDc_limit = 3653 
RCDWRc_limit = 616 
WTRc_limit = 2402 
RTWc_limit = 4170 
CCDLc_limit = 1714 
rwq = 0 
CCDLc_limit_alone = 1132 
WTRc_limit_alone = 2091 
RTWc_limit_alone = 3899 

Commands details: 
total_CMD = 87741 
n_nop = 82196 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1438 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 4502 
total_req = 4781 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 4781 
Row_Bus_Util =  0.013471 
CoL_Bus_Util = 0.054490 
Either_Row_CoL_Bus_Util = 0.063197 
Issued_on_Two_Bus_Simul_Util = 0.004764 
issued_two_Eff = 0.075383 
queue_avg = 1.784582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78458
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82112 n_act=632 n_pre=616 n_ref_event=0 n_req=4530 n_rd=3332 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.0553
n_activity=14417 dram_eff=0.3365
bk0: 277a 83101i bk1: 287a 83223i bk2: 225a 85573i bk3: 223a 85760i bk4: 269a 85583i bk5: 281a 85324i bk6: 230a 85415i bk7: 222a 85159i bk8: 216a 84412i bk9: 220a 84283i bk10: 158a 86808i bk11: 161a 86752i bk12: 157a 83737i bk13: 150a 83445i bk14: 131a 86518i bk15: 125a 86817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860486
Row_Buffer_Locality_read = 0.843938
Row_Buffer_Locality_write = 0.906511
Bank_Level_Parallism = 4.188537
Bank_Level_Parallism_Col = 3.801128
Bank_Level_Parallism_Ready = 1.928071
write_to_read_ratio_blp_rw_average = 0.348480
GrpLevelPara = 2.209300 

BW Util details:
bwutil = 0.055299 
total_CMD = 87741 
util_bw = 4852 
Wasted_Col = 4695 
Wasted_Row = 1549 
Idle = 76645 

BW Util Bottlenecks: 
RCDc_limit = 3851 
RCDWRc_limit = 512 
WTRc_limit = 2779 
RTWc_limit = 4195 
CCDLc_limit = 1984 
rwq = 0 
CCDLc_limit_alone = 1218 
WTRc_limit_alone = 2356 
RTWc_limit_alone = 3852 

Commands details: 
total_CMD = 87741 
n_nop = 82112 
Read = 3332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 4530 
total_req = 4852 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 4852 
Row_Bus_Util =  0.014224 
CoL_Bus_Util = 0.055299 
Either_Row_CoL_Bus_Util = 0.064155 
Issued_on_Two_Bus_Simul_Util = 0.005368 
issued_two_Eff = 0.083674 
queue_avg = 1.856316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85632
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82215 n_act=592 n_pre=576 n_ref_event=0 n_req=4493 n_rd=3307 n_rd_L2_A=0 n_write=0 n_wr_bk=1503 bw_util=0.05482
n_activity=14173 dram_eff=0.3394
bk0: 289a 82784i bk1: 284a 83863i bk2: 217a 85983i bk3: 224a 85855i bk4: 293a 85655i bk5: 285a 85288i bk6: 228a 86049i bk7: 217a 85824i bk8: 208a 84404i bk9: 212a 84383i bk10: 150a 87055i bk11: 157a 86687i bk12: 147a 84286i bk13: 150a 84539i bk14: 120a 86631i bk15: 126a 86641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868239
Row_Buffer_Locality_read = 0.853644
Row_Buffer_Locality_write = 0.908938
Bank_Level_Parallism = 3.867092
Bank_Level_Parallism_Col = 3.537128
Bank_Level_Parallism_Ready = 1.946570
write_to_read_ratio_blp_rw_average = 0.339712
GrpLevelPara = 2.144041 

BW Util details:
bwutil = 0.054820 
total_CMD = 87741 
util_bw = 4810 
Wasted_Col = 4517 
Wasted_Row = 1643 
Idle = 76771 

BW Util Bottlenecks: 
RCDc_limit = 3491 
RCDWRc_limit = 627 
WTRc_limit = 2353 
RTWc_limit = 3382 
CCDLc_limit = 1546 
rwq = 0 
CCDLc_limit_alone = 1027 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 3171 

Commands details: 
total_CMD = 87741 
n_nop = 82215 
Read = 3307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1503 
n_act = 592 
n_pre = 576 
n_ref = 0 
n_req = 4493 
total_req = 4810 

Dual Bus Interface Util: 
issued_total_row = 1168 
issued_total_col = 4810 
Row_Bus_Util =  0.013312 
CoL_Bus_Util = 0.054820 
Either_Row_CoL_Bus_Util = 0.062981 
Issued_on_Two_Bus_Simul_Util = 0.005152 
issued_two_Eff = 0.081795 
queue_avg = 1.711275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71128
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82084 n_act=608 n_pre=592 n_ref_event=0 n_req=4585 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.05566
n_activity=14232 dram_eff=0.3432
bk0: 297a 83174i bk1: 292a 83425i bk2: 226a 85653i bk3: 223a 86126i bk4: 285a 85203i bk5: 291a 84953i bk6: 221a 85163i bk7: 227a 85427i bk8: 208a 83981i bk9: 220a 84172i bk10: 148a 86726i bk11: 159a 86741i bk12: 160a 83543i bk13: 154a 83817i bk14: 120a 86915i bk15: 135a 86851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867394
Row_Buffer_Locality_read = 0.851159
Row_Buffer_Locality_write = 0.912223
Bank_Level_Parallism = 4.204297
Bank_Level_Parallism_Col = 3.847197
Bank_Level_Parallism_Ready = 2.063268
write_to_read_ratio_blp_rw_average = 0.349310
GrpLevelPara = 2.222634 

BW Util details:
bwutil = 0.055664 
total_CMD = 87741 
util_bw = 4884 
Wasted_Col = 4701 
Wasted_Row = 1492 
Idle = 76664 

BW Util Bottlenecks: 
RCDc_limit = 3696 
RCDWRc_limit = 592 
WTRc_limit = 3481 
RTWc_limit = 3808 
CCDLc_limit = 2096 
rwq = 0 
CCDLc_limit_alone = 1272 
WTRc_limit_alone = 2983 
RTWc_limit_alone = 3482 

Commands details: 
total_CMD = 87741 
n_nop = 82084 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4585 
total_req = 4884 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4884 
Row_Bus_Util =  0.013677 
CoL_Bus_Util = 0.055664 
Either_Row_CoL_Bus_Util = 0.064474 
Issued_on_Two_Bus_Simul_Util = 0.004867 
issued_two_Eff = 0.075482 
queue_avg = 1.845409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84541
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82147 n_act=604 n_pre=588 n_ref_event=0 n_req=4608 n_rd=3358 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.0556
n_activity=14198 dram_eff=0.3436
bk0: 305a 83255i bk1: 284a 83262i bk2: 224a 85880i bk3: 219a 85917i bk4: 286a 85200i bk5: 309a 85222i bk6: 226a 85777i bk7: 212a 85654i bk8: 204a 84196i bk9: 216a 84702i bk10: 155a 86781i bk11: 158a 86612i bk12: 153a 83854i bk13: 151a 84021i bk14: 124a 86648i bk15: 132a 86696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868924
Row_Buffer_Locality_read = 0.850506
Row_Buffer_Locality_write = 0.918400
Bank_Level_Parallism = 4.114183
Bank_Level_Parallism_Col = 3.716116
Bank_Level_Parallism_Ready = 1.900164
write_to_read_ratio_blp_rw_average = 0.356931
GrpLevelPara = 2.177091 

BW Util details:
bwutil = 0.055595 
total_CMD = 87741 
util_bw = 4878 
Wasted_Col = 4556 
Wasted_Row = 1452 
Idle = 76855 

BW Util Bottlenecks: 
RCDc_limit = 3575 
RCDWRc_limit = 532 
WTRc_limit = 2629 
RTWc_limit = 3924 
CCDLc_limit = 1863 
rwq = 0 
CCDLc_limit_alone = 1174 
WTRc_limit_alone = 2244 
RTWc_limit_alone = 3620 

Commands details: 
total_CMD = 87741 
n_nop = 82147 
Read = 3358 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4608 
total_req = 4878 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 4878 
Row_Bus_Util =  0.013585 
CoL_Bus_Util = 0.055595 
Either_Row_CoL_Bus_Util = 0.063756 
Issued_on_Two_Bus_Simul_Util = 0.005425 
issued_two_Eff = 0.085091 
queue_avg = 2.193194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19319
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82179 n_act=560 n_pre=544 n_ref_event=0 n_req=4532 n_rd=3344 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.05519
n_activity=14001 dram_eff=0.3458
bk0: 290a 83321i bk1: 283a 83544i bk2: 224a 85458i bk3: 225a 85871i bk4: 278a 85341i bk5: 284a 85686i bk6: 218a 85849i bk7: 232a 85556i bk8: 216a 84850i bk9: 220a 84264i bk10: 156a 86683i bk11: 153a 86563i bk12: 154a 84012i bk13: 152a 84500i bk14: 129a 86662i bk15: 130a 86838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876434
Row_Buffer_Locality_read = 0.861244
Row_Buffer_Locality_write = 0.919192
Bank_Level_Parallism = 3.995396
Bank_Level_Parallism_Col = 3.697287
Bank_Level_Parallism_Ready = 1.915531
write_to_read_ratio_blp_rw_average = 0.340394
GrpLevelPara = 2.146871 

BW Util details:
bwutil = 0.055185 
total_CMD = 87741 
util_bw = 4842 
Wasted_Col = 4562 
Wasted_Row = 1456 
Idle = 76881 

BW Util Bottlenecks: 
RCDc_limit = 3376 
RCDWRc_limit = 519 
WTRc_limit = 2912 
RTWc_limit = 3477 
CCDLc_limit = 1881 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 2416 
RTWc_limit_alone = 3247 

Commands details: 
total_CMD = 87741 
n_nop = 82179 
Read = 3344 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 4532 
total_req = 4842 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 4842 
Row_Bus_Util =  0.012582 
CoL_Bus_Util = 0.055185 
Either_Row_CoL_Bus_Util = 0.063391 
Issued_on_Two_Bus_Simul_Util = 0.004377 
issued_two_Eff = 0.069040 
queue_avg = 1.818580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81858
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82085 n_act=586 n_pre=570 n_ref_event=0 n_req=4603 n_rd=3372 n_rd_L2_A=0 n_write=0 n_wr_bk=1552 bw_util=0.05612
n_activity=14682 dram_eff=0.3354
bk0: 286a 83011i bk1: 290a 82581i bk2: 229a 85449i bk3: 225a 85797i bk4: 293a 85569i bk5: 300a 85347i bk6: 223a 85202i bk7: 216a 85322i bk8: 204a 84693i bk9: 224a 84567i bk10: 158a 86699i bk11: 150a 86838i bk12: 155a 83780i bk13: 158a 83751i bk14: 129a 86488i bk15: 132a 86390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872692
Row_Buffer_Locality_read = 0.855872
Row_Buffer_Locality_write = 0.918765
Bank_Level_Parallism = 4.109439
Bank_Level_Parallism_Col = 3.878329
Bank_Level_Parallism_Ready = 2.051381
write_to_read_ratio_blp_rw_average = 0.330621
GrpLevelPara = 2.180261 

BW Util details:
bwutil = 0.056120 
total_CMD = 87741 
util_bw = 4924 
Wasted_Col = 4825 
Wasted_Row = 1682 
Idle = 76310 

BW Util Bottlenecks: 
RCDc_limit = 3587 
RCDWRc_limit = 514 
WTRc_limit = 3581 
RTWc_limit = 3557 
CCDLc_limit = 2087 
rwq = 0 
CCDLc_limit_alone = 1251 
WTRc_limit_alone = 3059 
RTWc_limit_alone = 3243 

Commands details: 
total_CMD = 87741 
n_nop = 82085 
Read = 3372 
Write = 0 
L2_Alloc = 0 
L2_WB = 1552 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 4603 
total_req = 4924 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 4924 
Row_Bus_Util =  0.013175 
CoL_Bus_Util = 0.056120 
Either_Row_CoL_Bus_Util = 0.064462 
Issued_on_Two_Bus_Simul_Util = 0.004832 
issued_two_Eff = 0.074965 
queue_avg = 2.046637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04664
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82171 n_act=561 n_pre=545 n_ref_event=0 n_req=4541 n_rd=3333 n_rd_L2_A=0 n_write=0 n_wr_bk=1502 bw_util=0.05511
n_activity=14351 dram_eff=0.3369
bk0: 291a 83002i bk1: 282a 83436i bk2: 221a 86109i bk3: 222a 85765i bk4: 291a 85627i bk5: 275a 85836i bk6: 220a 85734i bk7: 235a 85708i bk8: 212a 84259i bk9: 208a 84508i bk10: 149a 86824i bk11: 155a 86918i bk12: 161a 84450i bk13: 158a 83807i bk14: 122a 86691i bk15: 131a 86644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876459
Row_Buffer_Locality_read = 0.863486
Row_Buffer_Locality_write = 0.912252
Bank_Level_Parallism = 3.907392
Bank_Level_Parallism_Col = 3.605003
Bank_Level_Parallism_Ready = 1.954085
write_to_read_ratio_blp_rw_average = 0.359999
GrpLevelPara = 2.157934 

BW Util details:
bwutil = 0.055105 
total_CMD = 87741 
util_bw = 4835 
Wasted_Col = 4633 
Wasted_Row = 1557 
Idle = 76716 

BW Util Bottlenecks: 
RCDc_limit = 3412 
RCDWRc_limit = 596 
WTRc_limit = 2396 
RTWc_limit = 4122 
CCDLc_limit = 1664 
rwq = 0 
CCDLc_limit_alone = 1123 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 3852 

Commands details: 
total_CMD = 87741 
n_nop = 82171 
Read = 3333 
Write = 0 
L2_Alloc = 0 
L2_WB = 1502 
n_act = 561 
n_pre = 545 
n_ref = 0 
n_req = 4541 
total_req = 4835 

Dual Bus Interface Util: 
issued_total_row = 1106 
issued_total_col = 4835 
Row_Bus_Util =  0.012605 
CoL_Bus_Util = 0.055105 
Either_Row_CoL_Bus_Util = 0.063482 
Issued_on_Two_Bus_Simul_Util = 0.004228 
issued_two_Eff = 0.066607 
queue_avg = 1.830592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83059
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82183 n_act=622 n_pre=606 n_ref_event=0 n_req=4543 n_rd=3366 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.05506
n_activity=14153 dram_eff=0.3413
bk0: 293a 83094i bk1: 290a 82792i bk2: 227a 85957i bk3: 233a 85921i bk4: 285a 85719i bk5: 287a 85071i bk6: 222a 85882i bk7: 219a 85246i bk8: 220a 84694i bk9: 212a 84253i bk10: 158a 86459i bk11: 159a 86682i bk12: 146a 84241i bk13: 161a 83814i bk14: 124a 86523i bk15: 130a 86831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863086
Row_Buffer_Locality_read = 0.850862
Row_Buffer_Locality_write = 0.898046
Bank_Level_Parallism = 4.203383
Bank_Level_Parallism_Col = 3.769717
Bank_Level_Parallism_Ready = 1.957359
write_to_read_ratio_blp_rw_average = 0.344789
GrpLevelPara = 2.188611 

BW Util details:
bwutil = 0.055060 
total_CMD = 87741 
util_bw = 4831 
Wasted_Col = 4468 
Wasted_Row = 1459 
Idle = 76983 

BW Util Bottlenecks: 
RCDc_limit = 3506 
RCDWRc_limit = 589 
WTRc_limit = 3166 
RTWc_limit = 3842 
CCDLc_limit = 1900 
rwq = 0 
CCDLc_limit_alone = 1170 
WTRc_limit_alone = 2710 
RTWc_limit_alone = 3568 

Commands details: 
total_CMD = 87741 
n_nop = 82183 
Read = 3366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 4543 
total_req = 4831 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 4831 
Row_Bus_Util =  0.013996 
CoL_Bus_Util = 0.055060 
Either_Row_CoL_Bus_Util = 0.063346 
Issued_on_Two_Bus_Simul_Util = 0.005710 
issued_two_Eff = 0.090140 
queue_avg = 1.926078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92608
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82150 n_act=580 n_pre=564 n_ref_event=0 n_req=4590 n_rd=3383 n_rd_L2_A=0 n_write=0 n_wr_bk=1497 bw_util=0.05562
n_activity=14549 dram_eff=0.3354
bk0: 295a 83345i bk1: 286a 83332i bk2: 223a 85610i bk3: 223a 86198i bk4: 306a 85829i bk5: 285a 85139i bk6: 217a 85820i bk7: 230a 85885i bk8: 232a 84523i bk9: 220a 84419i bk10: 149a 86748i bk11: 162a 86626i bk12: 153a 84472i bk13: 155a 84227i bk14: 122a 86520i bk15: 125a 86652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873638
Row_Buffer_Locality_read = 0.858705
Row_Buffer_Locality_write = 0.915493
Bank_Level_Parallism = 3.846586
Bank_Level_Parallism_Col = 3.542139
Bank_Level_Parallism_Ready = 1.971311
write_to_read_ratio_blp_rw_average = 0.351991
GrpLevelPara = 2.094562 

BW Util details:
bwutil = 0.055618 
total_CMD = 87741 
util_bw = 4880 
Wasted_Col = 4718 
Wasted_Row = 1607 
Idle = 76536 

BW Util Bottlenecks: 
RCDc_limit = 3593 
RCDWRc_limit = 525 
WTRc_limit = 2588 
RTWc_limit = 3501 
CCDLc_limit = 1714 
rwq = 0 
CCDLc_limit_alone = 1180 
WTRc_limit_alone = 2268 
RTWc_limit_alone = 3287 

Commands details: 
total_CMD = 87741 
n_nop = 82150 
Read = 3383 
Write = 0 
L2_Alloc = 0 
L2_WB = 1497 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 4590 
total_req = 4880 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 4880 
Row_Bus_Util =  0.013038 
CoL_Bus_Util = 0.055618 
Either_Row_CoL_Bus_Util = 0.063722 
Issued_on_Two_Bus_Simul_Util = 0.004935 
issued_two_Eff = 0.077446 
queue_avg = 1.856327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85633
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82158 n_act=583 n_pre=567 n_ref_event=0 n_req=4554 n_rd=3333 n_rd_L2_A=0 n_write=0 n_wr_bk=1538 bw_util=0.05552
n_activity=14033 dram_eff=0.3471
bk0: 282a 83450i bk1: 292a 83413i bk2: 227a 86083i bk3: 219a 85674i bk4: 275a 85171i bk5: 290a 85519i bk6: 225a 85686i bk7: 221a 85679i bk8: 200a 84486i bk9: 232a 83995i bk10: 157a 86722i bk11: 152a 86875i bk12: 150a 84429i bk13: 157a 84078i bk14: 127a 86707i bk15: 127a 86799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871981
Row_Buffer_Locality_read = 0.854786
Row_Buffer_Locality_write = 0.918919
Bank_Level_Parallism = 4.072408
Bank_Level_Parallism_Col = 3.651281
Bank_Level_Parallism_Ready = 1.983166
write_to_read_ratio_blp_rw_average = 0.365710
GrpLevelPara = 2.161604 

BW Util details:
bwutil = 0.055516 
total_CMD = 87741 
util_bw = 4871 
Wasted_Col = 4514 
Wasted_Row = 1332 
Idle = 77024 

BW Util Bottlenecks: 
RCDc_limit = 3434 
RCDWRc_limit = 529 
WTRc_limit = 2306 
RTWc_limit = 4084 
CCDLc_limit = 1730 
rwq = 0 
CCDLc_limit_alone = 1168 
WTRc_limit_alone = 2018 
RTWc_limit_alone = 3810 

Commands details: 
total_CMD = 87741 
n_nop = 82158 
Read = 3333 
Write = 0 
L2_Alloc = 0 
L2_WB = 1538 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4554 
total_req = 4871 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4871 
Row_Bus_Util =  0.013107 
CoL_Bus_Util = 0.055516 
Either_Row_CoL_Bus_Util = 0.063630 
Issued_on_Two_Bus_Simul_Util = 0.004992 
issued_two_Eff = 0.078452 
queue_avg = 1.794714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79471
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87741 n_nop=82184 n_act=578 n_pre=562 n_ref_event=0 n_req=4563 n_rd=3360 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.05503
n_activity=14612 dram_eff=0.3304
bk0: 285a 82896i bk1: 285a 83060i bk2: 220a 85977i bk3: 220a 85617i bk4: 301a 85326i bk5: 290a 85730i bk6: 217a 85890i bk7: 225a 85550i bk8: 228a 83993i bk9: 208a 84390i bk10: 157a 86286i bk11: 156a 86795i bk12: 160a 84360i bk13: 163a 84304i bk14: 124a 86833i bk15: 121a 86704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873329
Row_Buffer_Locality_read = 0.858631
Row_Buffer_Locality_write = 0.914381
Bank_Level_Parallism = 4.005734
Bank_Level_Parallism_Col = 3.700224
Bank_Level_Parallism_Ready = 2.026926
write_to_read_ratio_blp_rw_average = 0.359690
GrpLevelPara = 2.146479 

BW Util details:
bwutil = 0.055026 
total_CMD = 87741 
util_bw = 4828 
Wasted_Col = 4718 
Wasted_Row = 1615 
Idle = 76580 

BW Util Bottlenecks: 
RCDc_limit = 3618 
RCDWRc_limit = 532 
WTRc_limit = 2500 
RTWc_limit = 3975 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1129 
WTRc_limit_alone = 2148 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 87741 
n_nop = 82184 
Read = 3360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4563 
total_req = 4828 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4828 
Row_Bus_Util =  0.012993 
CoL_Bus_Util = 0.055026 
Either_Row_CoL_Bus_Util = 0.063334 
Issued_on_Two_Bus_Simul_Util = 0.004684 
issued_two_Eff = 0.073961 
queue_avg = 1.914681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8317, Miss = 2875, Miss_rate = 0.346, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8382, Miss = 2948, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8433, Miss = 2944, Miss_rate = 0.349, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8457, Miss = 2963, Miss_rate = 0.350, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8316, Miss = 2811, Miss_rate = 0.338, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8407, Miss = 2950, Miss_rate = 0.351, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8314, Miss = 2948, Miss_rate = 0.355, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8336, Miss = 2993, Miss_rate = 0.359, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8433, Miss = 2908, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8471, Miss = 2999, Miss_rate = 0.354, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8425, Miss = 2965, Miss_rate = 0.352, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8425, Miss = 2991, Miss_rate = 0.355, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 8288, Miss = 2884, Miss_rate = 0.348, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8252, Miss = 2872, Miss_rate = 0.348, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 8333, Miss = 2900, Miss_rate = 0.348, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 8439, Miss = 3008, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 8398, Miss = 2905, Miss_rate = 0.346, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8320, Miss = 2896, Miss_rate = 0.348, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 8475, Miss = 2945, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 8416, Miss = 2932, Miss_rate = 0.348, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8371, Miss = 2894, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8393, Miss = 2922, Miss_rate = 0.348, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8528, Miss = 2990, Miss_rate = 0.351, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8625, Miss = 2989, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8289, Miss = 2789, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8302, Miss = 2943, Miss_rate = 0.354, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 8351, Miss = 2823, Miss_rate = 0.338, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8273, Miss = 2883, Miss_rate = 0.348, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8397, Miss = 3008, Miss_rate = 0.358, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8466, Miss = 2921, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8225, Miss = 2891, Miss_rate = 0.351, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8310, Miss = 2876, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 8457, Miss = 2960, Miss_rate = 0.350, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[33]: Access = 8350, Miss = 2900, Miss_rate = 0.347, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 8363, Miss = 2911, Miss_rate = 0.348, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8368, Miss = 2923, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8257, Miss = 2887, Miss_rate = 0.350, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8314, Miss = 2824, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8448, Miss = 2953, Miss_rate = 0.350, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8307, Miss = 2817, Miss_rate = 0.339, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8309, Miss = 2863, Miss_rate = 0.345, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8378, Miss = 2875, Miss_rate = 0.343, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8303, Miss = 2929, Miss_rate = 0.353, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[43]: Access = 8421, Miss = 2887, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8482, Miss = 2938, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8375, Miss = 2864, Miss_rate = 0.342, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8356, Miss = 2895, Miss_rate = 0.346, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8309, Miss = 2927, Miss_rate = 0.352, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 8470, Miss = 2974, Miss_rate = 0.351, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 8258, Miss = 2886, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8401, Miss = 2929, Miss_rate = 0.349, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8436, Miss = 2892, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8571, Miss = 3040, Miss_rate = 0.355, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 8443, Miss = 2891, Miss_rate = 0.342, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8298, Miss = 2851, Miss_rate = 0.344, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 8361, Miss = 2922, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8417, Miss = 2962, Miss_rate = 0.352, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[57]: Access = 8381, Miss = 2823, Miss_rate = 0.337, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8322, Miss = 2925, Miss_rate = 0.351, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8312, Miss = 2940, Miss_rate = 0.354, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8514, Miss = 2987, Miss_rate = 0.351, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8350, Miss = 2820, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8310, Miss = 2876, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8334, Miss = 2882, Miss_rate = 0.346, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 536142
L2_total_cache_misses = 186519
L2_total_cache_miss_rate = 0.3479
L2_total_cache_pending_hits = 297
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 346124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 296
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3202
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64338
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14558
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 454043
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82099
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=454043
icnt_total_pkts_simt_to_mem=536142
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 526438
Req_Network_cycles = 149367
Req_Network_injected_packets_per_cycle =       3.5245 
Req_Network_conflicts_per_cycle =       1.4065
Req_Network_conflicts_per_cycle_util =       6.7199
Req_Bank_Level_Parallism =      16.8396
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7014
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6695

Reply_Network_injected_packets_num = 454043
Reply_Network_cycles = 149367
Reply_Network_injected_packets_per_cycle =        3.0398
Reply_Network_conflicts_per_cycle =        1.3329
Reply_Network_conflicts_per_cycle_util =       6.4054
Reply_Bank_Level_Parallism =      14.6079
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2805
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0380
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 42 sec (162 sec)
gpgpu_simulation_rate = 119235 (inst/sec)
gpgpu_simulation_rate = 922 (cycle/sec)
gpgpu_silicon_slowdown = 1569414x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-17.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 17
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-17.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 17
GPGPU-Sim uArch: Shader 48 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 7957
gpu_sim_insn = 695356
gpu_ipc =      87.3892
gpu_tot_sim_cycle = 157324
gpu_tot_sim_insn = 20011480
gpu_tot_ipc =     127.1992
gpu_tot_issued_cta = 2176
gpu_occupancy = 13.3819% 
gpu_tot_occupancy = 24.5068% 
max_total_param_size = 0
gpu_stall_dramfull = 43424
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7719
partiton_level_parallism_total  =       3.3852
partiton_level_parallism_util =       4.6215
partiton_level_parallism_util_total  =      16.3413
L2_BW  =      35.7420 GB/Sec
L2_BW_total  =     135.4428 GB/Sec
gpu_total_sim_rate=118411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16484, Miss = 8016, Miss_rate = 0.486, Pending_hits = 97, Reservation_fails = 483
	L1D_cache_core[1]: Access = 16183, Miss = 7818, Miss_rate = 0.483, Pending_hits = 93, Reservation_fails = 440
	L1D_cache_core[2]: Access = 14241, Miss = 6915, Miss_rate = 0.486, Pending_hits = 74, Reservation_fails = 405
	L1D_cache_core[3]: Access = 14394, Miss = 7059, Miss_rate = 0.490, Pending_hits = 62, Reservation_fails = 289
	L1D_cache_core[4]: Access = 15062, Miss = 7271, Miss_rate = 0.483, Pending_hits = 105, Reservation_fails = 449
	L1D_cache_core[5]: Access = 14778, Miss = 7124, Miss_rate = 0.482, Pending_hits = 85, Reservation_fails = 315
	L1D_cache_core[6]: Access = 14950, Miss = 7298, Miss_rate = 0.488, Pending_hits = 76, Reservation_fails = 524
	L1D_cache_core[7]: Access = 14993, Miss = 7326, Miss_rate = 0.489, Pending_hits = 67, Reservation_fails = 353
	L1D_cache_core[8]: Access = 15187, Miss = 7428, Miss_rate = 0.489, Pending_hits = 67, Reservation_fails = 433
	L1D_cache_core[9]: Access = 15003, Miss = 7310, Miss_rate = 0.487, Pending_hits = 70, Reservation_fails = 332
	L1D_cache_core[10]: Access = 15324, Miss = 7485, Miss_rate = 0.488, Pending_hits = 91, Reservation_fails = 457
	L1D_cache_core[11]: Access = 15950, Miss = 7824, Miss_rate = 0.491, Pending_hits = 87, Reservation_fails = 387
	L1D_cache_core[12]: Access = 14834, Miss = 7194, Miss_rate = 0.485, Pending_hits = 84, Reservation_fails = 463
	L1D_cache_core[13]: Access = 14430, Miss = 7003, Miss_rate = 0.485, Pending_hits = 81, Reservation_fails = 281
	L1D_cache_core[14]: Access = 14950, Miss = 7199, Miss_rate = 0.482, Pending_hits = 82, Reservation_fails = 277
	L1D_cache_core[15]: Access = 14693, Miss = 7110, Miss_rate = 0.484, Pending_hits = 75, Reservation_fails = 445
	L1D_cache_core[16]: Access = 19550, Miss = 9217, Miss_rate = 0.471, Pending_hits = 164, Reservation_fails = 589
	L1D_cache_core[17]: Access = 20112, Miss = 9484, Miss_rate = 0.472, Pending_hits = 186, Reservation_fails = 511
	L1D_cache_core[18]: Access = 20585, Miss = 9806, Miss_rate = 0.476, Pending_hits = 213, Reservation_fails = 769
	L1D_cache_core[19]: Access = 19873, Miss = 9464, Miss_rate = 0.476, Pending_hits = 219, Reservation_fails = 769
	L1D_cache_core[20]: Access = 19420, Miss = 9136, Miss_rate = 0.470, Pending_hits = 186, Reservation_fails = 741
	L1D_cache_core[21]: Access = 20950, Miss = 9870, Miss_rate = 0.471, Pending_hits = 195, Reservation_fails = 889
	L1D_cache_core[22]: Access = 19707, Miss = 9201, Miss_rate = 0.467, Pending_hits = 157, Reservation_fails = 741
	L1D_cache_core[23]: Access = 19554, Miss = 9294, Miss_rate = 0.475, Pending_hits = 186, Reservation_fails = 929
	L1D_cache_core[24]: Access = 19390, Miss = 9109, Miss_rate = 0.470, Pending_hits = 185, Reservation_fails = 851
	L1D_cache_core[25]: Access = 20387, Miss = 9613, Miss_rate = 0.472, Pending_hits = 186, Reservation_fails = 708
	L1D_cache_core[26]: Access = 19811, Miss = 9367, Miss_rate = 0.473, Pending_hits = 182, Reservation_fails = 1111
	L1D_cache_core[27]: Access = 20218, Miss = 9667, Miss_rate = 0.478, Pending_hits = 195, Reservation_fails = 878
	L1D_cache_core[28]: Access = 19309, Miss = 9153, Miss_rate = 0.474, Pending_hits = 177, Reservation_fails = 671
	L1D_cache_core[29]: Access = 20362, Miss = 9605, Miss_rate = 0.472, Pending_hits = 203, Reservation_fails = 908
	L1D_cache_core[30]: Access = 20595, Miss = 9663, Miss_rate = 0.469, Pending_hits = 182, Reservation_fails = 861
	L1D_cache_core[31]: Access = 19706, Miss = 9384, Miss_rate = 0.476, Pending_hits = 197, Reservation_fails = 1029
	L1D_cache_core[32]: Access = 21354, Miss = 10020, Miss_rate = 0.469, Pending_hits = 209, Reservation_fails = 1142
	L1D_cache_core[33]: Access = 20575, Miss = 9705, Miss_rate = 0.472, Pending_hits = 232, Reservation_fails = 1061
	L1D_cache_core[34]: Access = 20241, Miss = 9466, Miss_rate = 0.468, Pending_hits = 235, Reservation_fails = 1177
	L1D_cache_core[35]: Access = 21126, Miss = 9749, Miss_rate = 0.461, Pending_hits = 205, Reservation_fails = 1054
	L1D_cache_core[36]: Access = 21272, Miss = 9826, Miss_rate = 0.462, Pending_hits = 229, Reservation_fails = 1283
	L1D_cache_core[37]: Access = 21165, Miss = 9998, Miss_rate = 0.472, Pending_hits = 199, Reservation_fails = 856
	L1D_cache_core[38]: Access = 20845, Miss = 9753, Miss_rate = 0.468, Pending_hits = 211, Reservation_fails = 666
	L1D_cache_core[39]: Access = 20716, Miss = 9760, Miss_rate = 0.471, Pending_hits = 241, Reservation_fails = 1180
	L1D_cache_core[40]: Access = 20944, Miss = 9798, Miss_rate = 0.468, Pending_hits = 231, Reservation_fails = 968
	L1D_cache_core[41]: Access = 21899, Miss = 10415, Miss_rate = 0.476, Pending_hits = 245, Reservation_fails = 1204
	L1D_cache_core[42]: Access = 21073, Miss = 9963, Miss_rate = 0.473, Pending_hits = 220, Reservation_fails = 954
	L1D_cache_core[43]: Access = 21745, Miss = 10199, Miss_rate = 0.469, Pending_hits = 205, Reservation_fails = 1161
	L1D_cache_core[44]: Access = 21420, Miss = 9899, Miss_rate = 0.462, Pending_hits = 210, Reservation_fails = 1172
	L1D_cache_core[45]: Access = 21972, Miss = 10379, Miss_rate = 0.472, Pending_hits = 270, Reservation_fails = 1258
	L1D_cache_core[46]: Access = 21122, Miss = 9994, Miss_rate = 0.473, Pending_hits = 247, Reservation_fails = 1274
	L1D_cache_core[47]: Access = 21949, Miss = 10354, Miss_rate = 0.472, Pending_hits = 260, Reservation_fails = 1446
	L1D_cache_core[48]: Access = 18133, Miss = 8587, Miss_rate = 0.474, Pending_hits = 189, Reservation_fails = 891
	L1D_cache_core[49]: Access = 19149, Miss = 8972, Miss_rate = 0.469, Pending_hits = 206, Reservation_fails = 1208
	L1D_cache_core[50]: Access = 19013, Miss = 8998, Miss_rate = 0.473, Pending_hits = 197, Reservation_fails = 1120
	L1D_cache_core[51]: Access = 18772, Miss = 8819, Miss_rate = 0.470, Pending_hits = 211, Reservation_fails = 1121
	L1D_cache_core[52]: Access = 18774, Miss = 8688, Miss_rate = 0.463, Pending_hits = 193, Reservation_fails = 854
	L1D_cache_core[53]: Access = 18703, Miss = 8836, Miss_rate = 0.472, Pending_hits = 207, Reservation_fails = 1098
	L1D_cache_core[54]: Access = 18464, Miss = 8733, Miss_rate = 0.473, Pending_hits = 202, Reservation_fails = 922
	L1D_cache_core[55]: Access = 18611, Miss = 8850, Miss_rate = 0.476, Pending_hits = 209, Reservation_fails = 1012
	L1D_cache_core[56]: Access = 19183, Miss = 9098, Miss_rate = 0.474, Pending_hits = 235, Reservation_fails = 1278
	L1D_cache_core[57]: Access = 18132, Miss = 8402, Miss_rate = 0.463, Pending_hits = 199, Reservation_fails = 1049
	L1D_cache_core[58]: Access = 17750, Miss = 8404, Miss_rate = 0.473, Pending_hits = 189, Reservation_fails = 993
	L1D_cache_core[59]: Access = 17745, Miss = 8378, Miss_rate = 0.472, Pending_hits = 190, Reservation_fails = 964
	L1D_cache_core[60]: Access = 18449, Miss = 8770, Miss_rate = 0.475, Pending_hits = 223, Reservation_fails = 1160
	L1D_cache_core[61]: Access = 20015, Miss = 9500, Miss_rate = 0.475, Pending_hits = 225, Reservation_fails = 1044
	L1D_cache_core[62]: Access = 18312, Miss = 8775, Miss_rate = 0.479, Pending_hits = 217, Reservation_fails = 1010
	L1D_cache_core[63]: Access = 18006, Miss = 8480, Miss_rate = 0.471, Pending_hits = 201, Reservation_fails = 1286
	L1D_cache_core[64]: Access = 13716, Miss = 6700, Miss_rate = 0.488, Pending_hits = 88, Reservation_fails = 764
	L1D_cache_core[65]: Access = 14106, Miss = 6888, Miss_rate = 0.488, Pending_hits = 94, Reservation_fails = 523
	L1D_cache_core[66]: Access = 13902, Miss = 6734, Miss_rate = 0.484, Pending_hits = 86, Reservation_fails = 616
	L1D_cache_core[67]: Access = 14790, Miss = 7169, Miss_rate = 0.485, Pending_hits = 115, Reservation_fails = 801
	L1D_cache_core[68]: Access = 14726, Miss = 7073, Miss_rate = 0.480, Pending_hits = 99, Reservation_fails = 641
	L1D_cache_core[69]: Access = 13606, Miss = 6612, Miss_rate = 0.486, Pending_hits = 93, Reservation_fails = 534
	L1D_cache_core[70]: Access = 14834, Miss = 7190, Miss_rate = 0.485, Pending_hits = 90, Reservation_fails = 761
	L1D_cache_core[71]: Access = 14518, Miss = 7062, Miss_rate = 0.486, Pending_hits = 83, Reservation_fails = 615
	L1D_cache_core[72]: Access = 14033, Miss = 6847, Miss_rate = 0.488, Pending_hits = 86, Reservation_fails = 630
	L1D_cache_core[73]: Access = 14238, Miss = 6875, Miss_rate = 0.483, Pending_hits = 101, Reservation_fails = 683
	L1D_cache_core[74]: Access = 14810, Miss = 7197, Miss_rate = 0.486, Pending_hits = 89, Reservation_fails = 677
	L1D_cache_core[75]: Access = 14028, Miss = 6845, Miss_rate = 0.488, Pending_hits = 84, Reservation_fails = 591
	L1D_cache_core[76]: Access = 14500, Miss = 6975, Miss_rate = 0.481, Pending_hits = 106, Reservation_fails = 719
	L1D_cache_core[77]: Access = 13676, Miss = 6641, Miss_rate = 0.486, Pending_hits = 94, Reservation_fails = 663
	L1D_cache_core[78]: Access = 15232, Miss = 7333, Miss_rate = 0.481, Pending_hits = 91, Reservation_fails = 665
	L1D_cache_core[79]: Access = 14357, Miss = 6900, Miss_rate = 0.481, Pending_hits = 103, Reservation_fails = 685
	L1D_total_cache_accesses = 1426686
	L1D_total_cache_misses = 679022
	L1D_total_cache_miss_rate = 0.4759
	L1D_total_cache_pending_hits = 12753
	L1D_total_cache_reservation_fails = 64722
	L1D_cache_data_port_util = 0.221
	L1D_cache_fill_port_util = 0.129
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 667383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 241565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12721
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1140289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286397

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 64625
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1393, 1121, 1362, 1289, 1317, 981, 1106, 998, 1099, 1145, 1532, 1276, 1237, 1327, 1371, 1385, 666, 597, 742, 992, 905, 729, 728, 584, 968, 834, 550, 691, 413, 401, 704, 356, 
gpgpu_n_tot_thrd_icount = 20011480
gpgpu_n_tot_w_icount = 2458889
gpgpu_n_stall_shd_mem = 318143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 460185
gpgpu_n_mem_write_global = 72395
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284677
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1053942	W0_Idle:2487509	W0_Scoreboard:8613418	W1:555465	W2:251894	W3:171439	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:812	W30:1380	W31:3305	W32:347841
single_issue_nums: WS0:615857	WS1:611503	WS2:614685	WS3:616844	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3681480 {8:460185,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3206328 {40:65448,72:5314,104:509,136:1124,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18407400 {40:460185,}
maxmflatency = 2029 
max_icnt2mem_latency = 925 
maxmrqlatency = 1636 
max_icnt2sh_latency = 176 
averagemflatency = 305 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 7 
mrq_lat_table:12390 	36529 	8585 	10286 	12971 	22503 	19673 	14398 	8250 	1015 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304815 	99577 	45771 	10022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17175 	25765 	10738 	302246 	83398 	48581 	28882 	12189 	3606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	305540 	66996 	36276 	25159 	16148 	8982 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        31        29        43        53        33        32       101       123        36        40        51        65        34        38 
dram[1]:        49        61        28        31        50        47        32        26       109       156        33        33        51        37        33        28 
dram[2]:        33        42        28        31        43        50        26        28       129       123        32        35        38        48        44        34 
dram[3]:        35        32        29        31        47        42        27        33       145       118        36        37        49        45        26        31 
dram[4]:        43        32        35        31        45        44        31        34       109       121        29        35        55        46        35        29 
dram[5]:        42        42        32        30        48        49        31        28        95       130        40        37        45        77        34        31 
dram[6]:        65        39        28        29        46        48        32        29       118       131        32        36        67        38        42        33 
dram[7]:        42        48        35        31        45        48        36        33        99       163        32        29        31        60        28        34 
dram[8]:        41        48        32        30        47        51        27        26       148       165        32        46        57        67        43        35 
dram[9]:        41        52        27        34        44        53        29        39       183        96        33        37       111        38        36        38 
dram[10]:        40        37        30        36        45        46        30        30       163       139        32        33        37        36        41        33 
dram[11]:        53        49        31        34        48        45        31        30       135       104        39        37        40        78        31        35 
dram[12]:        45        38        34        30        49        52        29        28       109       141        36        37        44        78        27        35 
dram[13]:        45        45        28        35        53        52        25        29        93       118        34        32        87        46        35        30 
dram[14]:        51        48        31        30        54        47        29        30       109       117        36        43        64        77        28        34 
dram[15]:        49        42        30        29        46        51        30        30        96       140        34        33        30        82        35        37 
dram[16]:        43        42        25        30        46        46        30        33       121       104        31        36        59        66        33        39 
dram[17]:        51        42        39        29        46        49        28        34       139       106        38        27        47        51        26        36 
dram[18]:        49        44        29        31        51        49        30        30        99        85        33        36        60        60        35        41 
dram[19]:        48        47        36        28        51        44        29        29        98       103        31        37       112        66        35        25 
dram[20]:        48        37        31        32        47        48        26        28       138        90        38        40        48        37        32        34 
dram[21]:        41        50        34        29        44        49        32        35       121       148        31        34        27        67        33        28 
dram[22]:        51        47        36        28        48        46        28        32       107       111        37        32        44        43        35        26 
dram[23]:        44        45        30        33        48        47        39        31        92       105        34        41        33        40        39        28 
dram[24]:        53        47        32        35        42        51        32        32        98       170        42        34        50        53        34        33 
dram[25]:        48        57        30        30        43        45        32        36       193       109        40        36        71       121        34        31 
dram[26]:        47        52        33        28        49        54        36        31       141       123        38        35        52        47        29        32 
dram[27]:        41        44        28        32        45        46        32        31       100       103        39        34        68        41        34        30 
dram[28]:        46        41        30        32        47        47        28        30       108       110        29        35        52        44        32        30 
dram[29]:        45        44        27        28        53        42        31        32        87       141        32        40        55        43        27        38 
dram[30]:        45        51        32        29        43        47        30        30        75        89        28        44        34        51        34        32 
dram[31]:        49        44        35        31        51        50        27        30       104       140        35        38        98        37        35        33 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      6187 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  7.378378  6.404762  6.162162  5.186047  6.400000  7.921052  7.151515  6.909091 14.500000 24.647058  8.444445  6.346154 11.720000  8.969697  5.954545  6.789474 
dram[1]:  7.448718  7.784810  5.575000  5.550000  6.446808  7.292683  4.520833  6.382353 18.130434 18.130434  8.400000  6.772727  9.424242  8.000000  7.166667  8.800000 
dram[2]:  6.087912  5.797873  6.105263  5.820513  6.951220  8.324325  5.066667  6.542857 17.478260 17.652174  7.136364  6.863636  9.093750  9.064516  6.238095  8.312500 
dram[3]:  6.651685  6.113402  5.973684  7.366667  6.755556  5.692307  6.514286  5.868421 17.040001 20.428572  6.625000  8.150000  7.447369 10.000000  7.277778  8.375000 
dram[4]:  5.881721  5.708333  5.825000  5.066667  7.421052  7.435897  6.026316  7.419355 11.885715 21.190475 11.571428  7.272727  7.410256  7.864865  5.347826  6.666667 
dram[5]:  7.197369  6.566667  6.000000  7.466667  8.472222  8.285714  5.945946  5.404762 16.559999 18.347826  9.111111  9.000000  8.000000  8.628572  7.444445  7.222222 
dram[6]:  6.938272  8.500000  5.842105  5.219512  5.820000  6.104167  6.194445  6.194445 23.882353 20.095238  7.950000  8.777778  8.705882  8.580646  9.285714  6.300000 
dram[7]:  6.638554  7.448718  5.279070  5.575000  7.410256  5.920000  5.404762  6.371428 14.888889 28.066668  8.050000  8.100000  6.975610  8.757576  6.894737  7.777778 
dram[8]:  5.540816  6.679012  5.238095  7.689655  7.219512  7.384615  5.600000  4.695652 29.466667 21.947369  7.428571  6.590909 10.481482  9.033334 10.153846  8.000000 
dram[9]:  6.563219  6.692307  5.871795  4.632653  6.930233  7.022727  5.475000  5.209302 21.578947 21.894737 10.062500 11.285714 11.600000  7.657143  6.684210  5.700000 
dram[10]:  6.925000  6.054945  4.765957  5.868421  6.975610  5.803922  5.666667  5.815790 21.315790 17.719999  5.714286  6.954545  7.692307  8.935484  7.294117  8.133333 
dram[11]:  6.193548  6.122222  5.657895  5.725000  8.500000  7.073171  5.021276  5.439024 28.799999 18.695652  7.136364  6.423077  8.571428 11.333333  6.136364  6.523809 
dram[12]:  6.415730  6.033708  4.638298  5.921052  7.439024  7.512821  5.564103  5.609756 19.571428 19.000000  8.611111 11.500000  8.676471 10.653846  6.000000  7.687500 
dram[13]:  6.961039  7.821918  4.847826  5.285714  6.950000  7.615385  5.684210  4.260000 18.476191 16.959999  6.666667  7.750000 12.136364  8.709678  7.666667  7.352941 
dram[14]:  6.505618  7.826667  4.933333  5.441861  7.023809  6.041667  6.441176  8.444445 24.294117 22.842106  8.888889  7.130435  9.758620  8.228572  6.142857  7.388889 
dram[15]:  6.388235  7.410256  7.225806  6.411765  6.444445  7.842105  5.794872  5.069767 16.869566 21.736841  8.050000  8.611111  6.222222 10.310345  4.703704  6.285714 
dram[16]:  6.655172  7.407895  5.022222  6.470588  6.276596  7.119048  5.972973  5.357143 19.380953 16.840000  7.318182  7.900000  9.468750  8.903226  6.450000  7.470588 
dram[17]:  6.244186  7.102564  5.181818  6.909091  7.307693  6.104167  5.972973  5.523809 20.428572 21.190475  6.291667  8.555555 10.259259  8.906250  5.541667  6.400000 
dram[18]:  6.759036  6.064516  6.571429  5.116279  6.282609  6.651163  5.450000  5.069767 14.880000 13.758620  7.318182  6.625000 11.440000  7.675676  6.684210  8.733334 
dram[19]:  7.171052  6.131868  5.395349  6.676471  6.500000  6.555555  5.615385  5.357143 14.814815 23.823530  8.100000 11.857142  8.514286  7.702703  6.842105  6.000000 
dram[20]:  6.566265  5.427185  7.655172  6.189189  6.750000  7.615385  5.736842  5.891892 19.761906 16.791666  6.708333  8.500000  9.344828  6.232558  7.055555  9.142858 
dram[21]:  5.936842  6.937500  5.000000  5.090909  5.891304  7.394737  5.000000  4.440000 15.560000 19.857143  9.875000 10.125000  6.355556 10.250000  6.136364  7.277778 
dram[22]:  5.680000  7.521127  6.055555  6.588235  7.350000  6.333333  7.600000  5.425000 18.761906 15.037037  7.500000  7.900000  7.743590  7.263158  7.625000  7.000000 
dram[23]:  6.787500  6.857143  5.136364  5.717949  7.225000  6.083333  4.645833  5.536585 15.444445 19.000000  8.388889 11.571428  7.605263  9.096774  6.421052  6.619048 
dram[24]:  7.287500  7.666667  5.894737  4.760870  6.260870  6.326530  6.162162  5.095238 16.000000 22.157894  8.666667  7.409091  7.972973  8.171429  5.250000  8.800000 
dram[25]:  6.614458  7.298701  4.977778  6.617647  5.914894  8.352942  6.843750  5.825000 30.846153 16.520000  8.722222  8.611111  9.272727 10.760000  6.272727  7.222222 
dram[26]:  6.728395  6.311828  5.923077  5.769231  7.918919  7.341464  4.645833  6.967742 27.066668 22.526316  7.666667  8.500000  8.514286  9.258064  5.608696  7.333333 
dram[27]:  6.574713  7.076923  6.696970  5.692307  6.860465  7.486486  5.789474  6.911765 17.083334 18.857143  8.333333  8.666667  9.896552  9.151515  7.294117  7.388889 
dram[28]:  6.698795  6.213483  6.485714  5.825000  7.526316  5.052631  7.161290  4.782609 19.095238 15.037037  8.000000  8.888889  8.277778  6.195652  5.904762  6.947369 
dram[29]:  7.640000  8.041667  4.551021  7.500000  7.487805  5.607843  6.228571  7.931035 15.920000 16.639999  9.312500  8.150000  7.891892  7.891892  5.347826  6.350000 
dram[30]:  7.693333  8.147058  6.305555  5.500000  5.392157  6.511111  6.818182  6.166667 18.428572 16.037037  7.900000  9.687500  7.805555  7.868421  6.142857  6.450000 
dram[31]:  6.609195  7.112500  5.842105  5.666667  7.023256  7.487179  5.710526  5.947369 21.631578 21.315790  5.266667  9.875000  9.586206  8.818182  7.875000  6.777778 
average row locality = 146602/19121 = 7.667068
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       281       291       228       223       288       301       236       228       204       220       152       164       152       158       128       128 
dram[1]:       290       296       223       222       303       299       217       217       220       224       168       149       163       152       128       132 
dram[2]:       280       299       232       227       285       308       228       229       208       224       157       150       152       149       130       133 
dram[3]:       293       312       227       221       304       296       228       223       216       224       159       163       148       157       130       131 
dram[4]:       287       302       233       228       282       290       229       230       212       228       162       159       152       153       120       119 
dram[5]:       281       295       228       224       305       290       220       227       216       228       161       162       157       159       134       129 
dram[6]:       293       285       222       214       291       293       223       223       208       216       158       157       154       152       130       126 
dram[7]:       282       295       227       223       289       296       227       223       224       220       160       160       154       151       127       137 
dram[8]:       291       293       220       223       296       288       224       216       220       232       156       145       149       156       130       128 
dram[9]:       284       301       229       227       298       309       219       224       208       228       161       158       159       150       127       113 
dram[10]:       287       286       224       223       286       296       221       221       208       224       160       153       153       156       124       122 
dram[11]:       290       281       215       229       306       290       236       223       232       220       156       163       158       158       131       136 
dram[12]:       306       272       218       225       305       293       217       230       224       208       155       161       163       150       124       122 
dram[13]:       269       298       223       222       278       297       216       213       196       220       160       155       150       152       136       124 
dram[14]:       283       298       222       234       295       290       219       228       216       224       160       164       155       147       122       131 
dram[15]:       277       293       224       218       290       298       226       218       216       228       160       155       153       164       123       129 
dram[16]:       308       280       226       220       295       299       221       225       208       224       160       155       163       145       127       126 
dram[17]:       295       291       228       228       285       293       221       232       228       227       151       154       154       154       131       128 
dram[18]:       285       300       230       220       289       286       218       218       200       212       159       159       150       162       125       128 
dram[19]:       286       288       232       227       286       295       219       225       216       212       160       162       151       151       127       130 
dram[20]:       278       286       222       229       297       297       218       218       224       208       160       153       154       155       126       127 
dram[21]:       278       288       225       224       271       281       230       222       216       220       158       162       157       150       131       126 
dram[22]:       292       285       218       224       294       285       228       217       208       212       150       158       147       150       121       126 
dram[23]:       299       295       226       223       289       292       223       227       208       220       148       159       160       154       120       135 
dram[24]:       305       286       224       219       288       310       228       214       204       216       155       159       153       151       124       132 
dram[25]:       292       284       224       225       278       284       219       233       216       220       156       155       154       152       132       130 
dram[26]:       288       292       231       225       293       301       223       216       204       224       158       152       155       158       129       132 
dram[27]:       291       284       221       222       295       277       220       235       212       208       150       156       161       158       122       131 
dram[28]:       294       292       227       233       286       288       222       220       220       212       158       160       146       161       124       131 
dram[29]:       296       288       223       225       307       286       218       230       232       220       149       163       153       155       122       126 
dram[30]:       284       292       227       220       275       293       225       222       200       232       157       153       150       157       127       127 
dram[31]:       286       287       222       221       302       292       217       226       228       208       157       156       160       163       124       121 
total dram reads = 107920
bank skew: 312/113 = 2.76
chip skew: 3432/3309 = 1.04
number of total write accesses:
dram[0]:       302       278         0         0         0         0         0         0       299       292         0         1       148       152         3         1 
dram[1]:       316       352         0         0         0         0         0         0       300       307         0         0       162       128         1         0 
dram[2]:       298       268         0         0         0         0         0         0       278       269         0         1       149       143         1         0 
dram[3]:       341       319         0         0         0         0         0         0       313       303         0         0       147       143         1         3 
dram[4]:       301       277         0         0         0         0         0         0       310       328         0         1       146       151         3         1 
dram[5]:       296       331         0         0         0         0         0         0       302       306         3         0       167       154         0         1 
dram[6]:       303       308         0         0         0         0         0         0       310       291         1         1       153       122         0         0 
dram[7]:       293       315         0         0         0         0         0         0       282       317         1         2       147       143         4         3 
dram[8]:       290       270         0         0         0         0         0         0       350       283         0         0       144       128         2         0 
dram[9]:       325       353         0         0         0         0         0         0       298       288         0         0       146       126         0         1 
dram[10]:       298       282         0         0         0         0         0         0       310       318         0         0       154       136         0         0 
dram[11]:       314       305         0         0         0         0         0         0       321       331         1         5       154       164         4         1 
dram[12]:       294       292         0         0         0         0         0         0       274       286         0         0       143       138         2         1 
dram[13]:       301       310         0         0         0         0         0         0       304       289         0         0       125       127         2         1 
dram[14]:       331       332         0         0         0         0         0         0       308       318         0         0       137       152         7         2 
dram[15]:       302       312         0         0         0         0         0         0       278       294         1         0       135       150         5         3 
dram[16]:       307       318         0         0         0         0         0         0       277       297         1         3       152       143         2         1 
dram[17]:       273       296         0         0         0         0         0         0       308       335         0         0       127       145         2         0 
dram[18]:       313       303         0         0         0         0         0         0       256       282         2         0       145       138         2         3 
dram[19]:       290       305         0         0         0         0         0         0       286       266         2         4       159       139         3         2 
dram[20]:       299       301         0         0         0         0         0         0       282       307         1         0       124       122         1         1 
dram[21]:       324       303         0         0         0         0         0         0       271       321         0         0       140       150         5         6 
dram[22]:       312       294         0         0         0         0         0         0       282       309         0         0       167       139         1         0 
dram[23]:       278       313         0         0         0         0         0         0       316       315         3         4       140       144         2         5 
dram[24]:       313       318         0         0         0         0         0         0       293       288         1         5       155       147         2         0 
dram[25]:       286       325         0         0         0         0         0         0       300       296         1         0       154       130         7         0 
dram[26]:       295       323         0         0         0         0         0         0       319       322         3         1       151       141         0         0 
dram[27]:       322       299         0         0         0         0         0         0       306       280         0         0       135       157         3         2 
dram[28]:       287       290         0         0         0         0         0         0       276       315         2         0       162       132         0         1 
dram[29]:       320       328         0         0         0         0         0         0       238       308         0         0       149       153         1         1 
dram[30]:       331       292         0         0         0         0         0         0       298       325         1         2       139       149         2         2 
dram[31]:       309       320         0         0         0         0         0         0       283       294         1         2       124       132         2         1 
total dram writes = 48072
min_bank_accesses = 0!
chip skew: 1600/1407 = 1.14
average mf latency per bank:
dram[0]:        366       363       757       820       732       691       832       926       369       350      7014      6474       315       324       642       640
dram[1]:        367       348       802       780       705       692       883       945       344       329      6621      7471       300       357       628       582
dram[2]:        380       401       772       786       702       710       824       905       370       356      7021      7216       304       326       674       646
dram[3]:        351       401       764       806       700       731       855       925       363       343      6946      6623       278       339       559       584
dram[4]:        413       378       733       832       694       699       865       930       345       332      6990      6900       289       306       652       645
dram[5]:        446       339       749       871       699       702       957       862       344       324      6727      6668       268       325       651       640
dram[6]:        388       335       720       763       616       641       850       884       340       348      6390      6570       260       332       631       587
dram[7]:        354       327       680       750       626       663       790       861       350       332      6127      6106       288       295       594       587
dram[8]:        363       365       836       797       705       724       879       921       332       376      7342      7600       338       319       585       608
dram[9]:        318       309       809       791       660       671       860       900       353       361      6810      6822       315       339       570       656
dram[10]:        374       359       801       787       656       671       923       877       343       342      6638      7002       287       327       635       645
dram[11]:        326       357       864       876       657       690       881       876       340       332      7098      6737       297       297       587       633
dram[12]:        340       319       756       781       641       704       827       891       371       362      6608      6541       292       299       573       638
dram[13]:        324       320       749       732       657       693       809       897       357       353      6193      6401       308       323       607       627
dram[14]:        327       288       796       780       664       721       835       947       356       341      6681      6649       327       275       592       642
dram[15]:        345       328       794       831       643       733       829       910       351       335      6688      6867       328       296       573       604
dram[16]:        384       335       750       731       705       665       826       849       394       349      6577      6680       292       291       600       602
dram[17]:        377       385       742       711       701       665       846       850       347       339      6984      6971       311       297       562       645
dram[18]:        357       375       714       733       639       709       884       884       401       362      6524      6524       301       303       604       647
dram[19]:        393       350       758       698       708       671       876       838       360       390      6532      6363       285       311       609       607
dram[20]:        372       352       871       685       661       650       870       941       374       359      6656      7099       316       338       597       635
dram[21]:        348       369       751       706       654       626       811       919       367       336      6731      6386       313       311       554       568
dram[22]:        334       358       768       722       635       648       819       887       367       347      6933      6680       271       289       551       561
dram[23]:        395       345       763       717       642       629       866       860       358       352      7269      6823       297       320       587       597
dram[24]:        384       372       939       811       720       752       900       909       357       361      7267      6801       316       334       647       667
dram[25]:        332       302       868       736       673       730       892       815       356       350      6548      6613       290       297       550       580
dram[26]:        350       316       787       812       709       697       853       893       333       328      6655      6859       285       314       572       584
dram[27]:        339       321       800       749       694       689       780       797       346       351      6977      6640       315       282       636       550
dram[28]:        367       346       774       763       693       714       840       895       354       357      6800      6776       304       314       627       581
dram[29]:        324       310       781       801       644       687       816       785       371       338      6893      6273       300       282       580       595
dram[30]:        306       338       774       774       706       694       776       855       361       337      6805      6779       337       286       610       603
dram[31]:        322       329       808       768       698       702       814       816       358       358      6540      6513       363       311       620       639
maximum mf latency per bank:
dram[0]:       1568      1694      1415      1530      1482      1564      1625      1644      1763      1190      1028       975      1419      2013      1376      1271
dram[1]:       1774      1718      1654      1593      1604      1546      1674      1635      1625      1268      1030      1007      1778      1766      1573      1155
dram[2]:       1542      1639      1591      1602      1469      1640      1514      1541      1486      1341      1048       944      1401      1365      1518      1266
dram[3]:       1624      1881      1619      1593      1521      1561      1552      1621      1702      1330      1074       948      1199      1727      1539      1162
dram[4]:       1901      1962      1708      1590      1444      1538      1631      1625      1453      1018      1129      1125      1382      1354      1448      1413
dram[5]:       1979      2029      1861      1775      1741      1674      1866      1717      1741      1083      1130      1130      1188      1268      1562      1616
dram[6]:       1634      1696      1390      1356      1345      1352      1465      1485      1212      1196       893      1039      1090      1744      1203      1166
dram[7]:       1478      1696      1199      1354      1247      1268      1424      1370       924       986       861       913      1490       963      1040       999
dram[8]:       1731      1907      1637      1616      1715      1701      1786      1623      1332      1781      1234      1203      1364      1880      1295      1293
dram[9]:       1701      1676      1578      1539      1445      1480      1499      1546      1683      1714      1099      1061      1333      1955      1222      1249
dram[10]:       1702      1689      1584      1573      1457      1565      1669      1622      1687      1626      1187      1209      1180      1313      1327      1493
dram[11]:       1743      1921      1622      1528      1483      1502      1794      1806      1536      1751      1067      1364      1465      1448      1464      1516
dram[12]:       1528      1632      1328      1496      1295      1421      1496      1589      1459      1226       910      1072       921       936      1224      1214
dram[13]:       1446      1480      1274      1221      1161      1442      1369      1458      1579      1633       824       934      1473      1508      1155      1112
dram[14]:       1717      1749      1510      1512      1379      1523      1644      1706      1484      1134      1050      1212      1510      1234      1410      1227
dram[15]:       1803      1505      1531      1537      1535      1539      1616      1753      1505      1095      1059      1313      1519      1181      1552      1396
dram[16]:       1607      1457      1381      1269      1365      1310      1488      1420      1480      1496      1097      1026      1159      1195      1078      1262
dram[17]:       1758      1544      1422      1314      1453      1426      1513      1500      1522      1528      1023       990      1072      1201      1014      1362
dram[18]:       1612      1690      1352      1316      1355      1466      1610      1669      1349      1647       967       948      1324      1259      1054      1345
dram[19]:       1402      1442      1419      1120      1311      1434      1520      1478      1514      1567       914       913      1523      1529       968      1173
dram[20]:       1531      1709      1577      1373      1419      1544      1662      1575      1450      1732      1071      1029      1333      1395      1189      1349
dram[21]:       1849      1577      1580      1505      1403      1449      1533      1654      1322      1248       981       974      1417      1533      1411      1319
dram[22]:       1508      1632      1594      1374      1482      1429      1574      1621      1395      1564       965       951      1066      1014      1069      1347
dram[23]:       1813      1601      1513      1387      1472      1472      1733      1586      1587      1559      1024      1007      1349      1392      1177      1257
dram[24]:       1735      1871      1678      1532      1647      1648      1710      1724      1296      1440      1203      1220      1323      1478      1421      1473
dram[25]:       1354      1274      1399      1168      1249      1333      1413      1376      1226      1006       937       944      1391      1001      1270      1266
dram[26]:       1753      1634      1326      1514      1419      1369      1518      1524      1096      1137       924      1048      1721      1268      1167      1263
dram[27]:       1509      1358      1388      1516      1477      1528      1489      1461      1057      1348       952       984      1428       987      1290      1227
dram[28]:       1852      1685      1552      1410      1483      1722      1650      1670      1211      1356      1167      1119      1800      1847      1257      1273
dram[29]:       1613      1630      1422      1467      1297      1431      1429      1426       819      1362       947       911      1293      1309      1159      1131
dram[30]:       1520      1521      1481      1536      1626      1546      1349      1603      1571      1051      1025      1035      1531      1329      1095      1269
dram[31]:       1637      1719      1471      1382      1488      1432      1387      1477      1070      1127       973      1065      1609       999      1074      1313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86849 n_act=575 n_pre=559 n_ref_event=0 n_req=4579 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1476 bw_util=0.05257
n_activity=14098 dram_eff=0.3446
bk0: 281a 88132i bk1: 291a 87800i bk2: 228a 90638i bk3: 223a 90241i bk4: 288a 89879i bk5: 301a 89963i bk6: 236a 90377i bk7: 228a 90241i bk8: 204a 88897i bk9: 220a 88750i bk10: 152a 91511i bk11: 164a 91126i bk12: 152a 88661i bk13: 158a 88110i bk14: 128a 91189i bk15: 128a 91270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874427
Row_Buffer_Locality_read = 0.857776
Row_Buffer_Locality_write = 0.921470
Bank_Level_Parallism = 4.287033
Bank_Level_Parallism_Col = 3.968821
Bank_Level_Parallism_Ready = 2.072870
write_to_read_ratio_blp_rw_average = 0.349725
GrpLevelPara = 2.243176 

BW Util details:
bwutil = 0.052567 
total_CMD = 92416 
util_bw = 4858 
Wasted_Col = 4548 
Wasted_Row = 1429 
Idle = 81581 

BW Util Bottlenecks: 
RCDc_limit = 3477 
RCDWRc_limit = 455 
WTRc_limit = 3215 
RTWc_limit = 4236 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 2734 
RTWc_limit_alone = 3938 

Commands details: 
total_CMD = 92416 
n_nop = 86849 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 4579 
total_req = 4858 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 4858 
Row_Bus_Util =  0.012271 
CoL_Bus_Util = 0.052567 
Either_Row_CoL_Bus_Util = 0.060238 
Issued_on_Two_Bus_Simul_Util = 0.004599 
issued_two_Eff = 0.076343 
queue_avg = 1.970525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86748 n_act=595 n_pre=579 n_ref_event=0 n_req=4672 n_rd=3403 n_rd_L2_A=0 n_write=0 n_wr_bk=1566 bw_util=0.05377
n_activity=14445 dram_eff=0.344
bk0: 290a 87530i bk1: 296a 87588i bk2: 223a 90357i bk3: 222a 90369i bk4: 303a 89491i bk5: 299a 89817i bk6: 217a 89757i bk7: 217a 90446i bk8: 220a 88932i bk9: 224a 89048i bk10: 168a 91324i bk11: 149a 91034i bk12: 163a 87916i bk13: 152a 88191i bk14: 128a 91138i bk15: 132a 91467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872646
Row_Buffer_Locality_read = 0.852777
Row_Buffer_Locality_write = 0.925926
Bank_Level_Parallism = 4.394018
Bank_Level_Parallism_Col = 4.064301
Bank_Level_Parallism_Ready = 2.069028
write_to_read_ratio_blp_rw_average = 0.346810
GrpLevelPara = 2.260647 

BW Util details:
bwutil = 0.053768 
total_CMD = 92416 
util_bw = 4969 
Wasted_Col = 4751 
Wasted_Row = 1414 
Idle = 81282 

BW Util Bottlenecks: 
RCDc_limit = 3615 
RCDWRc_limit = 475 
WTRc_limit = 3631 
RTWc_limit = 4799 
CCDLc_limit = 2299 
rwq = 0 
CCDLc_limit_alone = 1502 
WTRc_limit_alone = 3165 
RTWc_limit_alone = 4468 

Commands details: 
total_CMD = 92416 
n_nop = 86748 
Read = 3403 
Write = 0 
L2_Alloc = 0 
L2_WB = 1566 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4672 
total_req = 4969 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4969 
Row_Bus_Util =  0.012703 
CoL_Bus_Util = 0.053768 
Either_Row_CoL_Bus_Util = 0.061331 
Issued_on_Two_Bus_Simul_Util = 0.005140 
issued_two_Eff = 0.083804 
queue_avg = 2.285719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86859 n_act=610 n_pre=594 n_ref_event=0 n_req=4560 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1407 bw_util=0.05192
n_activity=14980 dram_eff=0.3203
bk0: 280a 87437i bk1: 299a 87495i bk2: 232a 90646i bk3: 227a 90496i bk4: 285a 90386i bk5: 308a 90292i bk6: 228a 90494i bk7: 229a 90584i bk8: 208a 89187i bk9: 224a 89180i bk10: 157a 91231i bk11: 150a 91555i bk12: 152a 88976i bk13: 149a 89188i bk14: 130a 91437i bk15: 133a 91636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.855500
Row_Buffer_Locality_write = 0.897348
Bank_Level_Parallism = 3.765303
Bank_Level_Parallism_Col = 3.469515
Bank_Level_Parallism_Ready = 1.816590
write_to_read_ratio_blp_rw_average = 0.349240
GrpLevelPara = 2.092721 

BW Util details:
bwutil = 0.051917 
total_CMD = 92416 
util_bw = 4798 
Wasted_Col = 4857 
Wasted_Row = 1764 
Idle = 80997 

BW Util Bottlenecks: 
RCDc_limit = 3700 
RCDWRc_limit = 630 
WTRc_limit = 2533 
RTWc_limit = 4025 
CCDLc_limit = 1851 
rwq = 0 
CCDLc_limit_alone = 1261 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 3740 

Commands details: 
total_CMD = 92416 
n_nop = 86859 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1407 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 4560 
total_req = 4798 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 4798 
Row_Bus_Util =  0.013028 
CoL_Bus_Util = 0.051917 
Either_Row_CoL_Bus_Util = 0.060130 
Issued_on_Two_Bus_Simul_Util = 0.004815 
issued_two_Eff = 0.080079 
queue_avg = 1.804276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80428
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86651 n_act=615 n_pre=599 n_ref_event=0 n_req=4699 n_rd=3432 n_rd_L2_A=0 n_write=0 n_wr_bk=1570 bw_util=0.05412
n_activity=14891 dram_eff=0.3359
bk0: 293a 87751i bk1: 312a 87023i bk2: 227a 90556i bk3: 221a 90562i bk4: 304a 90056i bk5: 296a 89788i bk6: 228a 90209i bk7: 223a 90189i bk8: 216a 88715i bk9: 224a 89057i bk10: 159a 91268i bk11: 163a 91504i bk12: 148a 88746i bk13: 157a 89165i bk14: 130a 91480i bk15: 131a 91470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869121
Row_Buffer_Locality_read = 0.857517
Row_Buffer_Locality_write = 0.900553
Bank_Level_Parallism = 3.982269
Bank_Level_Parallism_Col = 3.614990
Bank_Level_Parallism_Ready = 1.994202
write_to_read_ratio_blp_rw_average = 0.359741
GrpLevelPara = 2.153388 

BW Util details:
bwutil = 0.054125 
total_CMD = 92416 
util_bw = 5002 
Wasted_Col = 4891 
Wasted_Row = 1612 
Idle = 80911 

BW Util Bottlenecks: 
RCDc_limit = 3583 
RCDWRc_limit = 625 
WTRc_limit = 3018 
RTWc_limit = 4004 
CCDLc_limit = 1698 
rwq = 0 
CCDLc_limit_alone = 1084 
WTRc_limit_alone = 2615 
RTWc_limit_alone = 3793 

Commands details: 
total_CMD = 92416 
n_nop = 86651 
Read = 3432 
Write = 0 
L2_Alloc = 0 
L2_WB = 1570 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 4699 
total_req = 5002 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 5002 
Row_Bus_Util =  0.013136 
CoL_Bus_Util = 0.054125 
Either_Row_CoL_Bus_Util = 0.062381 
Issued_on_Two_Bus_Simul_Util = 0.004880 
issued_two_Eff = 0.078231 
queue_avg = 1.929742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86763 n_act=629 n_pre=613 n_ref_event=0 n_req=4593 n_rd=3386 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.05306
n_activity=14504 dram_eff=0.3381
bk0: 287a 87177i bk1: 302a 87451i bk2: 233a 90336i bk3: 228a 90218i bk4: 282a 90037i bk5: 290a 90159i bk6: 229a 90473i bk7: 230a 90692i bk8: 212a 88559i bk9: 228a 89045i bk10: 162a 91739i bk11: 159a 91263i bk12: 152a 88856i bk13: 153a 88947i bk14: 120a 91478i bk15: 119a 91473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863052
Row_Buffer_Locality_read = 0.851447
Row_Buffer_Locality_write = 0.895609
Bank_Level_Parallism = 4.045860
Bank_Level_Parallism_Col = 3.589824
Bank_Level_Parallism_Ready = 1.932504
write_to_read_ratio_blp_rw_average = 0.369913
GrpLevelPara = 2.140285 

BW Util details:
bwutil = 0.053064 
total_CMD = 92416 
util_bw = 4904 
Wasted_Col = 4802 
Wasted_Row = 1502 
Idle = 81208 

BW Util Bottlenecks: 
RCDc_limit = 3725 
RCDWRc_limit = 591 
WTRc_limit = 2671 
RTWc_limit = 4014 
CCDLc_limit = 1653 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 2363 
RTWc_limit_alone = 3769 

Commands details: 
total_CMD = 92416 
n_nop = 86763 
Read = 3386 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4593 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 4904 
Row_Bus_Util =  0.013439 
CoL_Bus_Util = 0.053064 
Either_Row_CoL_Bus_Util = 0.061169 
Issued_on_Two_Bus_Simul_Util = 0.005335 
issued_two_Eff = 0.087210 
queue_avg = 1.831501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8315
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86702 n_act=578 n_pre=562 n_ref_event=0 n_req=4672 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=1560 bw_util=0.05384
n_activity=14130 dram_eff=0.3522
bk0: 281a 87728i bk1: 295a 87473i bk2: 228a 90574i bk3: 224a 90679i bk4: 305a 90143i bk5: 290a 90371i bk6: 220a 90523i bk7: 227a 90463i bk8: 216a 88779i bk9: 228a 88919i bk10: 161a 91435i bk11: 162a 91299i bk12: 157a 88125i bk13: 159a 88776i bk14: 134a 91374i bk15: 129a 91606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876284
Row_Buffer_Locality_read = 0.861534
Row_Buffer_Locality_write = 0.916401
Bank_Level_Parallism = 4.186269
Bank_Level_Parallism_Col = 3.782255
Bank_Level_Parallism_Ready = 1.962822
write_to_read_ratio_blp_rw_average = 0.366658
GrpLevelPara = 2.210673 

BW Util details:
bwutil = 0.053843 
total_CMD = 92416 
util_bw = 4976 
Wasted_Col = 4494 
Wasted_Row = 1294 
Idle = 81652 

BW Util Bottlenecks: 
RCDc_limit = 3528 
RCDWRc_limit = 561 
WTRc_limit = 2146 
RTWc_limit = 4505 
CCDLc_limit = 1597 
rwq = 0 
CCDLc_limit_alone = 992 
WTRc_limit_alone = 1901 
RTWc_limit_alone = 4145 

Commands details: 
total_CMD = 92416 
n_nop = 86702 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 1560 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4672 
total_req = 4976 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4976 
Row_Bus_Util =  0.012336 
CoL_Bus_Util = 0.053843 
Either_Row_CoL_Bus_Util = 0.061829 
Issued_on_Two_Bus_Simul_Util = 0.004350 
issued_two_Eff = 0.070354 
queue_avg = 1.959358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95936
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86891 n_act=571 n_pre=555 n_ref_event=0 n_req=4552 n_rd=3345 n_rd_L2_A=0 n_write=0 n_wr_bk=1489 bw_util=0.05231
n_activity=14531 dram_eff=0.3327
bk0: 293a 87801i bk1: 285a 87843i bk2: 222a 90419i bk3: 214a 90428i bk4: 291a 89861i bk5: 293a 89978i bk6: 223a 90618i bk7: 223a 90460i bk8: 208a 89146i bk9: 216a 88972i bk10: 158a 91409i bk11: 157a 91099i bk12: 154a 88895i bk13: 152a 88509i bk14: 130a 91412i bk15: 126a 91377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874561
Row_Buffer_Locality_read = 0.857997
Row_Buffer_Locality_write = 0.920464
Bank_Level_Parallism = 4.051977
Bank_Level_Parallism_Col = 3.764549
Bank_Level_Parallism_Ready = 1.987381
write_to_read_ratio_blp_rw_average = 0.346916
GrpLevelPara = 2.141654 

BW Util details:
bwutil = 0.052307 
total_CMD = 92416 
util_bw = 4834 
Wasted_Col = 4704 
Wasted_Row = 1563 
Idle = 81315 

BW Util Bottlenecks: 
RCDc_limit = 3492 
RCDWRc_limit = 524 
WTRc_limit = 3496 
RTWc_limit = 3738 
CCDLc_limit = 2028 
rwq = 0 
CCDLc_limit_alone = 1279 
WTRc_limit_alone = 3020 
RTWc_limit_alone = 3465 

Commands details: 
total_CMD = 92416 
n_nop = 86891 
Read = 3345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1489 
n_act = 571 
n_pre = 555 
n_ref = 0 
n_req = 4552 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 1126 
issued_total_col = 4834 
Row_Bus_Util =  0.012184 
CoL_Bus_Util = 0.052307 
Either_Row_CoL_Bus_Util = 0.059784 
Issued_on_Two_Bus_Simul_Util = 0.004707 
issued_two_Eff = 0.078733 
queue_avg = 1.955787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95579
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86755 n_act=603 n_pre=587 n_ref_event=0 n_req=4609 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.05304
n_activity=14211 dram_eff=0.3449
bk0: 282a 87940i bk1: 295a 87989i bk2: 227a 90502i bk3: 223a 90383i bk4: 289a 89895i bk5: 296a 89554i bk6: 227a 90154i bk7: 223a 90273i bk8: 224a 89155i bk9: 220a 89397i bk10: 160a 91500i bk11: 160a 91420i bk12: 154a 88672i bk13: 151a 88580i bk14: 127a 91324i bk15: 137a 91062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869169
Row_Buffer_Locality_read = 0.852430
Row_Buffer_Locality_write = 0.915980
Bank_Level_Parallism = 4.108531
Bank_Level_Parallism_Col = 3.709217
Bank_Level_Parallism_Ready = 2.064667
write_to_read_ratio_blp_rw_average = 0.338908
GrpLevelPara = 2.166387 

BW Util details:
bwutil = 0.053043 
total_CMD = 92416 
util_bw = 4902 
Wasted_Col = 4773 
Wasted_Row = 1391 
Idle = 81350 

BW Util Bottlenecks: 
RCDc_limit = 3804 
RCDWRc_limit = 522 
WTRc_limit = 2999 
RTWc_limit = 3742 
CCDLc_limit = 1841 
rwq = 0 
CCDLc_limit_alone = 1176 
WTRc_limit_alone = 2536 
RTWc_limit_alone = 3540 

Commands details: 
total_CMD = 92416 
n_nop = 86755 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4609 
total_req = 4902 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4902 
Row_Bus_Util =  0.012877 
CoL_Bus_Util = 0.053043 
Either_Row_CoL_Bus_Util = 0.061256 
Issued_on_Two_Bus_Simul_Util = 0.004664 
issued_two_Eff = 0.076135 
queue_avg = 1.840461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84046
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86868 n_act=579 n_pre=563 n_ref_event=0 n_req=4525 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1467 bw_util=0.05231
n_activity=14346 dram_eff=0.337
bk0: 291a 87326i bk1: 293a 88047i bk2: 220a 90383i bk3: 223a 90636i bk4: 296a 89927i bk5: 288a 90130i bk6: 224a 90307i bk7: 216a 89794i bk8: 220a 89181i bk9: 232a 89148i bk10: 156a 91184i bk11: 145a 91261i bk12: 149a 89295i bk13: 156a 89115i bk14: 130a 91507i bk15: 128a 91405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872044
Row_Buffer_Locality_read = 0.857440
Row_Buffer_Locality_write = 0.914508
Bank_Level_Parallism = 4.029952
Bank_Level_Parallism_Col = 3.733019
Bank_Level_Parallism_Ready = 2.154737
write_to_read_ratio_blp_rw_average = 0.344256
GrpLevelPara = 2.187915 

BW Util details:
bwutil = 0.052307 
total_CMD = 92416 
util_bw = 4834 
Wasted_Col = 4656 
Wasted_Row = 1561 
Idle = 81365 

BW Util Bottlenecks: 
RCDc_limit = 3525 
RCDWRc_limit = 511 
WTRc_limit = 2577 
RTWc_limit = 3605 
CCDLc_limit = 1587 
rwq = 0 
CCDLc_limit_alone = 1082 
WTRc_limit_alone = 2264 
RTWc_limit_alone = 3413 

Commands details: 
total_CMD = 92416 
n_nop = 86868 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1467 
n_act = 579 
n_pre = 563 
n_ref = 0 
n_req = 4525 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 1142 
issued_total_col = 4834 
Row_Bus_Util =  0.012357 
CoL_Bus_Util = 0.052307 
Either_Row_CoL_Bus_Util = 0.060033 
Issued_on_Two_Bus_Simul_Util = 0.004631 
issued_two_Eff = 0.077145 
queue_avg = 1.701145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70114
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86751 n_act=603 n_pre=587 n_ref_event=0 n_req=4630 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=1537 bw_util=0.05337
n_activity=14156 dram_eff=0.3484
bk0: 284a 87611i bk1: 301a 87263i bk2: 229a 90227i bk3: 227a 90208i bk4: 298a 90134i bk5: 309a 90143i bk6: 219a 90023i bk7: 224a 90112i bk8: 208a 89261i bk9: 228a 89038i bk10: 161a 91445i bk11: 158a 91518i bk12: 159a 88922i bk13: 150a 88727i bk14: 127a 91539i bk15: 113a 91398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869762
Row_Buffer_Locality_read = 0.853608
Row_Buffer_Locality_write = 0.914170
Bank_Level_Parallism = 4.140657
Bank_Level_Parallism_Col = 3.783624
Bank_Level_Parallism_Ready = 1.954988
write_to_read_ratio_blp_rw_average = 0.353191
GrpLevelPara = 2.218090 

BW Util details:
bwutil = 0.053367 
total_CMD = 92416 
util_bw = 4932 
Wasted_Col = 4547 
Wasted_Row = 1562 
Idle = 81375 

BW Util Bottlenecks: 
RCDc_limit = 3484 
RCDWRc_limit = 555 
WTRc_limit = 2647 
RTWc_limit = 4040 
CCDLc_limit = 1618 
rwq = 0 
CCDLc_limit_alone = 1054 
WTRc_limit_alone = 2310 
RTWc_limit_alone = 3813 

Commands details: 
total_CMD = 92416 
n_nop = 86751 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1537 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4630 
total_req = 4932 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4932 
Row_Bus_Util =  0.012877 
CoL_Bus_Util = 0.053367 
Either_Row_CoL_Bus_Util = 0.061299 
Issued_on_Two_Bus_Simul_Util = 0.004945 
issued_two_Eff = 0.080671 
queue_avg = 1.747013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74701
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86796 n_act=621 n_pre=605 n_ref_event=0 n_req=4560 n_rd=3344 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.05239
n_activity=14734 dram_eff=0.3286
bk0: 287a 87638i bk1: 286a 87706i bk2: 224a 90330i bk3: 223a 90512i bk4: 286a 90197i bk5: 296a 89696i bk6: 221a 90081i bk7: 221a 90140i bk8: 208a 89615i bk9: 224a 88994i bk10: 160a 91112i bk11: 153a 91257i bk12: 153a 88845i bk13: 156a 88849i bk14: 124a 91325i bk15: 122a 91379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863816
Row_Buffer_Locality_read = 0.844199
Row_Buffer_Locality_write = 0.917763
Bank_Level_Parallism = 3.982858
Bank_Level_Parallism_Col = 3.700349
Bank_Level_Parallism_Ready = 1.962206
write_to_read_ratio_blp_rw_average = 0.315272
GrpLevelPara = 2.176172 

BW Util details:
bwutil = 0.052394 
total_CMD = 92416 
util_bw = 4842 
Wasted_Col = 4775 
Wasted_Row = 1817 
Idle = 80982 

BW Util Bottlenecks: 
RCDc_limit = 3772 
RCDWRc_limit = 485 
WTRc_limit = 3287 
RTWc_limit = 3392 
CCDLc_limit = 1824 
rwq = 0 
CCDLc_limit_alone = 1133 
WTRc_limit_alone = 2830 
RTWc_limit_alone = 3158 

Commands details: 
total_CMD = 92416 
n_nop = 86796 
Read = 3344 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 4560 
total_req = 4842 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 4842 
Row_Bus_Util =  0.013266 
CoL_Bus_Util = 0.052394 
Either_Row_CoL_Bus_Util = 0.060812 
Issued_on_Two_Bus_Simul_Util = 0.004848 
issued_two_Eff = 0.079715 
queue_avg = 1.905384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90538
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86650 n_act=617 n_pre=601 n_ref_event=0 n_req=4690 n_rd=3424 n_rd_L2_A=0 n_write=0 n_wr_bk=1600 bw_util=0.05436
n_activity=14171 dram_eff=0.3545
bk0: 290a 87573i bk1: 281a 87414i bk2: 215a 90677i bk3: 229a 90006i bk4: 306a 90021i bk5: 290a 89998i bk6: 236a 89825i bk7: 223a 89910i bk8: 232a 89268i bk9: 220a 88901i bk10: 156a 91158i bk11: 163a 90919i bk12: 158a 88143i bk13: 158a 88346i bk14: 131a 91290i bk15: 136a 91056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868443
Row_Buffer_Locality_read = 0.852512
Row_Buffer_Locality_write = 0.911532
Bank_Level_Parallism = 4.504381
Bank_Level_Parallism_Col = 4.047886
Bank_Level_Parallism_Ready = 2.007763
write_to_read_ratio_blp_rw_average = 0.336336
GrpLevelPara = 2.297886 

BW Util details:
bwutil = 0.054363 
total_CMD = 92416 
util_bw = 5024 
Wasted_Col = 4570 
Wasted_Row = 1249 
Idle = 81573 

BW Util Bottlenecks: 
RCDc_limit = 3659 
RCDWRc_limit = 565 
WTRc_limit = 3360 
RTWc_limit = 4140 
CCDLc_limit = 1943 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 2899 
RTWc_limit_alone = 3894 

Commands details: 
total_CMD = 92416 
n_nop = 86650 
Read = 3424 
Write = 0 
L2_Alloc = 0 
L2_WB = 1600 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 4690 
total_req = 5024 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 5024 
Row_Bus_Util =  0.013180 
CoL_Bus_Util = 0.054363 
Either_Row_CoL_Bus_Util = 0.062392 
Issued_on_Two_Bus_Simul_Util = 0.005151 
issued_two_Eff = 0.082553 
queue_avg = 2.133884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13388
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86882 n_act=594 n_pre=578 n_ref_event=0 n_req=4543 n_rd=3373 n_rd_L2_A=0 n_write=0 n_wr_bk=1430 bw_util=0.05197
n_activity=13978 dram_eff=0.3436
bk0: 306a 87967i bk1: 272a 87393i bk2: 218a 90555i bk3: 225a 90571i bk4: 305a 89976i bk5: 293a 90335i bk6: 217a 90425i bk7: 230a 90193i bk8: 224a 89259i bk9: 208a 89081i bk10: 155a 91424i bk11: 161a 91572i bk12: 163a 88967i bk13: 150a 89429i bk14: 124a 91012i bk15: 122a 91542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869249
Row_Buffer_Locality_read = 0.855915
Row_Buffer_Locality_write = 0.907692
Bank_Level_Parallism = 4.057271
Bank_Level_Parallism_Col = 3.648431
Bank_Level_Parallism_Ready = 1.960858
write_to_read_ratio_blp_rw_average = 0.344397
GrpLevelPara = 2.196273 

BW Util details:
bwutil = 0.051972 
total_CMD = 92416 
util_bw = 4803 
Wasted_Col = 4515 
Wasted_Row = 1403 
Idle = 81695 

BW Util Bottlenecks: 
RCDc_limit = 3622 
RCDWRc_limit = 562 
WTRc_limit = 2494 
RTWc_limit = 3979 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1153 
WTRc_limit_alone = 2147 
RTWc_limit_alone = 3743 

Commands details: 
total_CMD = 92416 
n_nop = 86882 
Read = 3373 
Write = 0 
L2_Alloc = 0 
L2_WB = 1430 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 4543 
total_req = 4803 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 4803 
Row_Bus_Util =  0.012682 
CoL_Bus_Util = 0.051972 
Either_Row_CoL_Bus_Util = 0.059881 
Issued_on_Two_Bus_Simul_Util = 0.004772 
issued_two_Eff = 0.079689 
queue_avg = 1.704791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70479
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86943 n_act=583 n_pre=567 n_ref_event=0 n_req=4483 n_rd=3309 n_rd_L2_A=0 n_write=0 n_wr_bk=1459 bw_util=0.05159
n_activity=13707 dram_eff=0.3479
bk0: 269a 88218i bk1: 298a 88267i bk2: 223a 90287i bk3: 222a 90431i bk4: 278a 90431i bk5: 297a 90294i bk6: 216a 90361i bk7: 213a 89796i bk8: 196a 89162i bk9: 220a 89003i bk10: 160a 91407i bk11: 155a 91364i bk12: 150a 89757i bk13: 152a 88984i bk14: 136a 91364i bk15: 124a 91421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869953
Row_Buffer_Locality_read = 0.851617
Row_Buffer_Locality_write = 0.921635
Bank_Level_Parallism = 4.012435
Bank_Level_Parallism_Col = 3.593781
Bank_Level_Parallism_Ready = 1.930579
write_to_read_ratio_blp_rw_average = 0.342740
GrpLevelPara = 2.197011 

BW Util details:
bwutil = 0.051593 
total_CMD = 92416 
util_bw = 4768 
Wasted_Col = 4474 
Wasted_Row = 1373 
Idle = 81801 

BW Util Bottlenecks: 
RCDc_limit = 3600 
RCDWRc_limit = 494 
WTRc_limit = 2202 
RTWc_limit = 3408 
CCDLc_limit = 1425 
rwq = 0 
CCDLc_limit_alone = 1061 
WTRc_limit_alone = 2026 
RTWc_limit_alone = 3220 

Commands details: 
total_CMD = 92416 
n_nop = 86943 
Read = 3309 
Write = 0 
L2_Alloc = 0 
L2_WB = 1459 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4483 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4768 
Row_Bus_Util =  0.012444 
CoL_Bus_Util = 0.051593 
Either_Row_CoL_Bus_Util = 0.059221 
Issued_on_Two_Bus_Simul_Util = 0.004815 
issued_two_Eff = 0.081308 
queue_avg = 1.776467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77647
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86719 n_act=583 n_pre=567 n_ref_event=0 n_req=4658 n_rd=3388 n_rd_L2_A=0 n_write=0 n_wr_bk=1587 bw_util=0.05383
n_activity=14625 dram_eff=0.3402
bk0: 283a 87642i bk1: 298a 88070i bk2: 222a 90043i bk3: 234a 90300i bk4: 295a 90125i bk5: 290a 89625i bk6: 219a 90556i bk7: 228a 90612i bk8: 216a 88874i bk9: 224a 88947i bk10: 160a 91568i bk11: 164a 91077i bk12: 155a 88713i bk13: 147a 88475i bk14: 122a 91285i bk15: 131a 91352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874839
Row_Buffer_Locality_read = 0.856257
Row_Buffer_Locality_write = 0.924409
Bank_Level_Parallism = 4.023591
Bank_Level_Parallism_Col = 3.741649
Bank_Level_Parallism_Ready = 2.052261
write_to_read_ratio_blp_rw_average = 0.356245
GrpLevelPara = 2.157526 

BW Util details:
bwutil = 0.053833 
total_CMD = 92416 
util_bw = 4975 
Wasted_Col = 4882 
Wasted_Row = 1588 
Idle = 80971 

BW Util Bottlenecks: 
RCDc_limit = 3716 
RCDWRc_limit = 482 
WTRc_limit = 2948 
RTWc_limit = 4300 
CCDLc_limit = 1893 
rwq = 0 
CCDLc_limit_alone = 1122 
WTRc_limit_alone = 2425 
RTWc_limit_alone = 4052 

Commands details: 
total_CMD = 92416 
n_nop = 86719 
Read = 3388 
Write = 0 
L2_Alloc = 0 
L2_WB = 1587 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4658 
total_req = 4975 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4975 
Row_Bus_Util =  0.012444 
CoL_Bus_Util = 0.053833 
Either_Row_CoL_Bus_Util = 0.061645 
Issued_on_Two_Bus_Simul_Util = 0.004631 
issued_two_Eff = 0.075127 
queue_avg = 1.817250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81725
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86844 n_act=595 n_pre=579 n_ref_event=0 n_req=4550 n_rd=3372 n_rd_L2_A=0 n_write=0 n_wr_bk=1480 bw_util=0.0525
n_activity=14148 dram_eff=0.3429
bk0: 277a 87697i bk1: 293a 87747i bk2: 224a 90695i bk3: 218a 90422i bk4: 290a 90461i bk5: 298a 90101i bk6: 226a 90428i bk7: 218a 90101i bk8: 216a 89174i bk9: 228a 89210i bk10: 160a 90951i bk11: 155a 91306i bk12: 153a 88432i bk13: 164a 89252i bk14: 123a 91116i bk15: 129a 91197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869231
Row_Buffer_Locality_read = 0.856168
Row_Buffer_Locality_write = 0.906621
Bank_Level_Parallism = 4.110176
Bank_Level_Parallism_Col = 3.770011
Bank_Level_Parallism_Ready = 2.029679
write_to_read_ratio_blp_rw_average = 0.361070
GrpLevelPara = 2.153722 

BW Util details:
bwutil = 0.052502 
total_CMD = 92416 
util_bw = 4852 
Wasted_Col = 4556 
Wasted_Row = 1520 
Idle = 81488 

BW Util Bottlenecks: 
RCDc_limit = 3485 
RCDWRc_limit = 520 
WTRc_limit = 2222 
RTWc_limit = 3915 
CCDLc_limit = 1487 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 1981 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 92416 
n_nop = 86844 
Read = 3372 
Write = 0 
L2_Alloc = 0 
L2_WB = 1480 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4550 
total_req = 4852 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4852 
Row_Bus_Util =  0.012703 
CoL_Bus_Util = 0.052502 
Either_Row_CoL_Bus_Util = 0.060293 
Issued_on_Two_Bus_Simul_Util = 0.004913 
issued_two_Eff = 0.081479 
queue_avg = 1.698808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69881
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86810 n_act=598 n_pre=582 n_ref_event=0 n_req=4610 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1501 bw_util=0.05284
n_activity=14719 dram_eff=0.3317
bk0: 308a 87453i bk1: 280a 88326i bk2: 226a 90446i bk3: 220a 90623i bk4: 295a 89901i bk5: 299a 90183i bk6: 221a 90570i bk7: 225a 90186i bk8: 208a 89260i bk9: 224a 89199i bk10: 160a 91472i bk11: 155a 91405i bk12: 163a 89205i bk13: 145a 89001i bk14: 127a 91173i bk15: 126a 91332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870282
Row_Buffer_Locality_read = 0.854228
Row_Buffer_Locality_write = 0.914495
Bank_Level_Parallism = 3.899928
Bank_Level_Parallism_Col = 3.575835
Bank_Level_Parallism_Ready = 1.941020
write_to_read_ratio_blp_rw_average = 0.326754
GrpLevelPara = 2.107318 

BW Util details:
bwutil = 0.052837 
total_CMD = 92416 
util_bw = 4883 
Wasted_Col = 4680 
Wasted_Row = 1599 
Idle = 81254 

BW Util Bottlenecks: 
RCDc_limit = 3589 
RCDWRc_limit = 510 
WTRc_limit = 2782 
RTWc_limit = 3327 
CCDLc_limit = 1801 
rwq = 0 
CCDLc_limit_alone = 1229 
WTRc_limit_alone = 2451 
RTWc_limit_alone = 3086 

Commands details: 
total_CMD = 92416 
n_nop = 86810 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1501 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 4610 
total_req = 4883 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 4883 
Row_Bus_Util =  0.012768 
CoL_Bus_Util = 0.052837 
Either_Row_CoL_Bus_Util = 0.060660 
Issued_on_Two_Bus_Simul_Util = 0.004945 
issued_two_Eff = 0.081520 
queue_avg = 1.859808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85981
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86779 n_act=594 n_pre=578 n_ref_event=0 n_req=4580 n_rd=3400 n_rd_L2_A=0 n_write=0 n_wr_bk=1486 bw_util=0.05287
n_activity=14297 dram_eff=0.3418
bk0: 295a 87960i bk1: 291a 88103i bk2: 228a 90518i bk3: 228a 90784i bk4: 285a 90074i bk5: 293a 89860i bk6: 221a 90373i bk7: 232a 90155i bk8: 228a 88942i bk9: 227a 88987i bk10: 151a 91333i bk11: 154a 91546i bk12: 154a 89127i bk13: 154a 89145i bk14: 131a 91072i bk15: 128a 91224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870306
Row_Buffer_Locality_read = 0.853824
Row_Buffer_Locality_write = 0.917797
Bank_Level_Parallism = 3.914392
Bank_Level_Parallism_Col = 3.596231
Bank_Level_Parallism_Ready = 2.056897
write_to_read_ratio_blp_rw_average = 0.340520
GrpLevelPara = 2.145776 

BW Util details:
bwutil = 0.052870 
total_CMD = 92416 
util_bw = 4886 
Wasted_Col = 4714 
Wasted_Row = 1649 
Idle = 81167 

BW Util Bottlenecks: 
RCDc_limit = 3697 
RCDWRc_limit = 478 
WTRc_limit = 2303 
RTWc_limit = 3785 
CCDLc_limit = 1623 
rwq = 0 
CCDLc_limit_alone = 1059 
WTRc_limit_alone = 1990 
RTWc_limit_alone = 3534 

Commands details: 
total_CMD = 92416 
n_nop = 86779 
Read = 3400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1486 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 4580 
total_req = 4886 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 4886 
Row_Bus_Util =  0.012682 
CoL_Bus_Util = 0.052870 
Either_Row_CoL_Bus_Util = 0.060996 
Issued_on_Two_Bus_Simul_Util = 0.004555 
issued_two_Eff = 0.074685 
queue_avg = 1.764629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76463
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86853 n_act=622 n_pre=606 n_ref_event=0 n_req=4505 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=1444 bw_util=0.05178
n_activity=13957 dram_eff=0.3428
bk0: 285a 87968i bk1: 300a 87558i bk2: 230a 90647i bk3: 220a 90440i bk4: 289a 89703i bk5: 286a 89891i bk6: 218a 90541i bk7: 218a 90436i bk8: 200a 89131i bk9: 212a 89087i bk10: 159a 91472i bk11: 159a 91517i bk12: 150a 89111i bk13: 162a 88574i bk14: 125a 91594i bk15: 128a 91224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861931
Row_Buffer_Locality_read = 0.845256
Row_Buffer_Locality_write = 0.909794
Bank_Level_Parallism = 3.955943
Bank_Level_Parallism_Col = 3.564489
Bank_Level_Parallism_Ready = 1.924347
write_to_read_ratio_blp_rw_average = 0.341686
GrpLevelPara = 2.148812 

BW Util details:
bwutil = 0.051777 
total_CMD = 92416 
util_bw = 4785 
Wasted_Col = 4794 
Wasted_Row = 1611 
Idle = 81226 

BW Util Bottlenecks: 
RCDc_limit = 3822 
RCDWRc_limit = 559 
WTRc_limit = 2466 
RTWc_limit = 3929 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1088 
WTRc_limit_alone = 2106 
RTWc_limit_alone = 3641 

Commands details: 
total_CMD = 92416 
n_nop = 86853 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1444 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 4505 
total_req = 4785 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 4785 
Row_Bus_Util =  0.013288 
CoL_Bus_Util = 0.051777 
Either_Row_CoL_Bus_Util = 0.060195 
Issued_on_Two_Bus_Simul_Util = 0.004869 
issued_two_Eff = 0.080892 
queue_avg = 1.742934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74293
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86850 n_act=605 n_pre=589 n_ref_event=0 n_req=4565 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1456 bw_util=0.05219
n_activity=14282 dram_eff=0.3377
bk0: 286a 88288i bk1: 288a 87650i bk2: 232a 90312i bk3: 227a 90810i bk4: 286a 89972i bk5: 295a 90114i bk6: 219a 90611i bk7: 225a 90508i bk8: 216a 89104i bk9: 212a 89134i bk10: 160a 91761i bk11: 162a 91758i bk12: 151a 88775i bk13: 151a 88841i bk14: 127a 91240i bk15: 130a 91240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867470
Row_Buffer_Locality_read = 0.851203
Row_Buffer_Locality_write = 0.913189
Bank_Level_Parallism = 3.975558
Bank_Level_Parallism_Col = 3.542980
Bank_Level_Parallism_Ready = 1.773378
write_to_read_ratio_blp_rw_average = 0.354117
GrpLevelPara = 2.156966 

BW Util details:
bwutil = 0.052188 
total_CMD = 92416 
util_bw = 4823 
Wasted_Col = 4615 
Wasted_Row = 1404 
Idle = 81574 

BW Util Bottlenecks: 
RCDc_limit = 3649 
RCDWRc_limit = 578 
WTRc_limit = 2654 
RTWc_limit = 4086 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1099 
WTRc_limit_alone = 2302 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 92416 
n_nop = 86850 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1456 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 4565 
total_req = 4823 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 4823 
Row_Bus_Util =  0.012920 
CoL_Bus_Util = 0.052188 
Either_Row_CoL_Bus_Util = 0.060228 
Issued_on_Two_Bus_Simul_Util = 0.004880 
issued_two_Eff = 0.081028 
queue_avg = 1.736691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73669
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86858 n_act=601 n_pre=585 n_ref_event=0 n_req=4511 n_rd=3352 n_rd_L2_A=0 n_write=0 n_wr_bk=1438 bw_util=0.05183
n_activity=15260 dram_eff=0.3139
bk0: 278a 87767i bk1: 286a 87094i bk2: 222a 90823i bk3: 229a 90870i bk4: 297a 90128i bk5: 297a 90172i bk6: 218a 90522i bk7: 218a 90406i bk8: 224a 89015i bk9: 208a 88852i bk10: 160a 91287i bk11: 153a 91482i bk12: 154a 88857i bk13: 155a 89032i bk14: 126a 91470i bk15: 127a 91489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866770
Row_Buffer_Locality_read = 0.854117
Row_Buffer_Locality_write = 0.903365
Bank_Level_Parallism = 3.802928
Bank_Level_Parallism_Col = 3.515708
Bank_Level_Parallism_Ready = 2.027349
write_to_read_ratio_blp_rw_average = 0.361925
GrpLevelPara = 2.078593 

BW Util details:
bwutil = 0.051831 
total_CMD = 92416 
util_bw = 4790 
Wasted_Col = 4968 
Wasted_Row = 1786 
Idle = 80872 

BW Util Bottlenecks: 
RCDc_limit = 3677 
RCDWRc_limit = 616 
WTRc_limit = 2402 
RTWc_limit = 4170 
CCDLc_limit = 1714 
rwq = 0 
CCDLc_limit_alone = 1132 
WTRc_limit_alone = 2091 
RTWc_limit_alone = 3899 

Commands details: 
total_CMD = 92416 
n_nop = 86858 
Read = 3352 
Write = 0 
L2_Alloc = 0 
L2_WB = 1438 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4511 
total_req = 4790 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4790 
Row_Bus_Util =  0.012833 
CoL_Bus_Util = 0.051831 
Either_Row_CoL_Bus_Util = 0.060141 
Issued_on_Two_Bus_Simul_Util = 0.004523 
issued_two_Eff = 0.075207 
queue_avg = 1.694306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69431
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86774 n_act=635 n_pre=619 n_ref_event=0 n_req=4537 n_rd=3339 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.05258
n_activity=14584 dram_eff=0.3332
bk0: 278a 87752i bk1: 288a 87898i bk2: 225a 90248i bk3: 224a 90435i bk4: 271a 90210i bk5: 281a 89999i bk6: 230a 90090i bk7: 222a 89834i bk8: 216a 89087i bk9: 220a 88958i bk10: 158a 91483i bk11: 162a 91427i bk12: 157a 88412i bk13: 150a 88120i bk14: 131a 91193i bk15: 126a 91492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860040
Row_Buffer_Locality_read = 0.843366
Row_Buffer_Locality_write = 0.906511
Bank_Level_Parallism = 4.169353
Bank_Level_Parallism_Col = 3.789256
Bank_Level_Parallism_Ready = 1.926734
write_to_read_ratio_blp_rw_average = 0.347003
GrpLevelPara = 2.204175 

BW Util details:
bwutil = 0.052577 
total_CMD = 92416 
util_bw = 4859 
Wasted_Col = 4731 
Wasted_Row = 1576 
Idle = 81250 

BW Util Bottlenecks: 
RCDc_limit = 3887 
RCDWRc_limit = 512 
WTRc_limit = 2779 
RTWc_limit = 4195 
CCDLc_limit = 1984 
rwq = 0 
CCDLc_limit_alone = 1218 
WTRc_limit_alone = 2356 
RTWc_limit_alone = 3852 

Commands details: 
total_CMD = 92416 
n_nop = 86774 
Read = 3339 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 4537 
total_req = 4859 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 4859 
Row_Bus_Util =  0.013569 
CoL_Bus_Util = 0.052577 
Either_Row_CoL_Bus_Util = 0.061050 
Issued_on_Two_Bus_Simul_Util = 0.005097 
issued_two_Eff = 0.083481 
queue_avg = 1.762411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76241
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86876 n_act=595 n_pre=579 n_ref_event=0 n_req=4502 n_rd=3315 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.05214
n_activity=14308 dram_eff=0.3368
bk0: 292a 87410i bk1: 285a 88538i bk2: 218a 90658i bk3: 224a 90530i bk4: 294a 90306i bk5: 285a 89963i bk6: 228a 90724i bk7: 217a 90499i bk8: 208a 89045i bk9: 212a 89058i bk10: 150a 91730i bk11: 158a 91362i bk12: 147a 88961i bk13: 150a 89214i bk14: 121a 91306i bk15: 126a 91316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867837
Row_Buffer_Locality_read = 0.853092
Row_Buffer_Locality_write = 0.909014
Bank_Level_Parallism = 3.845069
Bank_Level_Parallism_Col = 3.520953
Bank_Level_Parallism_Ready = 1.944802
write_to_read_ratio_blp_rw_average = 0.340444
GrpLevelPara = 2.136221 

BW Util details:
bwutil = 0.052145 
total_CMD = 92416 
util_bw = 4819 
Wasted_Col = 4574 
Wasted_Row = 1670 
Idle = 81353 

BW Util Bottlenecks: 
RCDc_limit = 3526 
RCDWRc_limit = 627 
WTRc_limit = 2353 
RTWc_limit = 3414 
CCDLc_limit = 1548 
rwq = 0 
CCDLc_limit_alone = 1028 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 3202 

Commands details: 
total_CMD = 92416 
n_nop = 86876 
Read = 3315 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4502 
total_req = 4819 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4819 
Row_Bus_Util =  0.012703 
CoL_Bus_Util = 0.052145 
Either_Row_CoL_Bus_Util = 0.059946 
Issued_on_Two_Bus_Simul_Util = 0.004902 
issued_two_Eff = 0.081769 
queue_avg = 1.624968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62497
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86731 n_act=615 n_pre=599 n_ref_event=0 n_req=4598 n_rd=3378 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.053
n_activity=14481 dram_eff=0.3382
bk0: 299a 87801i bk1: 295a 88051i bk2: 226a 90328i bk3: 223a 90801i bk4: 289a 89828i bk5: 292a 89604i bk6: 223a 89838i bk7: 227a 90102i bk8: 208a 88636i bk9: 220a 88847i bk10: 148a 91401i bk11: 159a 91416i bk12: 160a 88218i bk13: 154a 88492i bk14: 120a 91590i bk15: 135a 91526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866246
Row_Buffer_Locality_read = 0.849615
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 4.167780
Bank_Level_Parallism_Col = 3.821110
Bank_Level_Parallism_Ready = 2.060229
write_to_read_ratio_blp_rw_average = 0.347754
GrpLevelPara = 2.211940 

BW Util details:
bwutil = 0.052999 
total_CMD = 92416 
util_bw = 4898 
Wasted_Col = 4785 
Wasted_Row = 1540 
Idle = 81193 

BW Util Bottlenecks: 
RCDc_limit = 3775 
RCDWRc_limit = 592 
WTRc_limit = 3481 
RTWc_limit = 3824 
CCDLc_limit = 2102 
rwq = 0 
CCDLc_limit_alone = 1276 
WTRc_limit_alone = 2983 
RTWc_limit_alone = 3496 

Commands details: 
total_CMD = 92416 
n_nop = 86731 
Read = 3378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 4598 
total_req = 4898 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 4898 
Row_Bus_Util =  0.013136 
CoL_Bus_Util = 0.052999 
Either_Row_CoL_Bus_Util = 0.061515 
Issued_on_Two_Bus_Simul_Util = 0.004620 
issued_two_Eff = 0.075110 
queue_avg = 1.752575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75258
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86803 n_act=608 n_pre=592 n_ref_event=0 n_req=4620 n_rd=3368 n_rd_L2_A=0 n_write=0 n_wr_bk=1522 bw_util=0.05291
n_activity=14311 dram_eff=0.3417
bk0: 305a 87930i bk1: 286a 87912i bk2: 224a 90555i bk3: 219a 90592i bk4: 288a 89846i bk5: 310a 89873i bk6: 228a 90452i bk7: 214a 90329i bk8: 204a 88871i bk9: 216a 89330i bk10: 155a 91456i bk11: 159a 91287i bk12: 153a 88517i bk13: 151a 88696i bk14: 124a 91323i bk15: 132a 91371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868398
Row_Buffer_Locality_read = 0.850059
Row_Buffer_Locality_write = 0.917732
Bank_Level_Parallism = 4.098878
Bank_Level_Parallism_Col = 3.700417
Bank_Level_Parallism_Ready = 1.897955
write_to_read_ratio_blp_rw_average = 0.358516
GrpLevelPara = 2.170427 

BW Util details:
bwutil = 0.052913 
total_CMD = 92416 
util_bw = 4890 
Wasted_Col = 4609 
Wasted_Row = 1464 
Idle = 81453 

BW Util Bottlenecks: 
RCDc_limit = 3608 
RCDWRc_limit = 539 
WTRc_limit = 2629 
RTWc_limit = 3965 
CCDLc_limit = 1869 
rwq = 0 
CCDLc_limit_alone = 1177 
WTRc_limit_alone = 2244 
RTWc_limit_alone = 3658 

Commands details: 
total_CMD = 92416 
n_nop = 86803 
Read = 3368 
Write = 0 
L2_Alloc = 0 
L2_WB = 1522 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4620 
total_req = 4890 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4890 
Row_Bus_Util =  0.012985 
CoL_Bus_Util = 0.052913 
Either_Row_CoL_Bus_Util = 0.060736 
Issued_on_Two_Bus_Simul_Util = 0.005161 
issued_two_Eff = 0.084981 
queue_avg = 2.082453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08245
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86835 n_act=564 n_pre=548 n_ref_event=0 n_req=4543 n_rd=3354 n_rd_L2_A=0 n_write=0 n_wr_bk=1499 bw_util=0.05251
n_activity=14205 dram_eff=0.3416
bk0: 292a 87948i bk1: 284a 88174i bk2: 224a 90133i bk3: 225a 90546i bk4: 278a 90016i bk5: 284a 90361i bk6: 219a 90524i bk7: 233a 90231i bk8: 216a 89525i bk9: 220a 88939i bk10: 156a 91358i bk11: 155a 91238i bk12: 154a 88687i bk13: 152a 89175i bk14: 132a 91337i bk15: 130a 91513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875853
Row_Buffer_Locality_read = 0.860763
Row_Buffer_Locality_write = 0.918419
Bank_Level_Parallism = 3.974232
Bank_Level_Parallism_Col = 3.684590
Bank_Level_Parallism_Ready = 1.913456
write_to_read_ratio_blp_rw_average = 0.339678
GrpLevelPara = 2.141843 

BW Util details:
bwutil = 0.052513 
total_CMD = 92416 
util_bw = 4853 
Wasted_Col = 4600 
Wasted_Row = 1491 
Idle = 81472 

BW Util Bottlenecks: 
RCDc_limit = 3411 
RCDWRc_limit = 528 
WTRc_limit = 2912 
RTWc_limit = 3477 
CCDLc_limit = 1881 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 2416 
RTWc_limit_alone = 3247 

Commands details: 
total_CMD = 92416 
n_nop = 86835 
Read = 3354 
Write = 0 
L2_Alloc = 0 
L2_WB = 1499 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 4543 
total_req = 4853 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 4853 
Row_Bus_Util =  0.012033 
CoL_Bus_Util = 0.052513 
Either_Row_CoL_Bus_Util = 0.060390 
Issued_on_Two_Bus_Simul_Util = 0.004155 
issued_two_Eff = 0.068805 
queue_avg = 1.726584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72658
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86743 n_act=589 n_pre=573 n_ref_event=0 n_req=4615 n_rd=3381 n_rd_L2_A=0 n_write=0 n_wr_bk=1555 bw_util=0.05341
n_activity=14872 dram_eff=0.3319
bk0: 288a 87640i bk1: 292a 87255i bk2: 231a 90124i bk3: 225a 90472i bk4: 293a 90244i bk5: 301a 89998i bk6: 223a 89877i bk7: 216a 89997i bk8: 204a 89368i bk9: 224a 89222i bk10: 158a 91374i bk11: 152a 91513i bk12: 155a 88443i bk13: 158a 88426i bk14: 129a 91163i bk15: 132a 91065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872373
Row_Buffer_Locality_read = 0.855664
Row_Buffer_Locality_write = 0.918152
Bank_Level_Parallism = 4.084483
Bank_Level_Parallism_Col = 3.856358
Bank_Level_Parallism_Ready = 2.048825
write_to_read_ratio_blp_rw_average = 0.332490
GrpLevelPara = 2.171313 

BW Util details:
bwutil = 0.053411 
total_CMD = 92416 
util_bw = 4936 
Wasted_Col = 4889 
Wasted_Row = 1704 
Idle = 80887 

BW Util Bottlenecks: 
RCDc_limit = 3611 
RCDWRc_limit = 522 
WTRc_limit = 3581 
RTWc_limit = 3588 
CCDLc_limit = 2089 
rwq = 0 
CCDLc_limit_alone = 1252 
WTRc_limit_alone = 3059 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 92416 
n_nop = 86743 
Read = 3381 
Write = 0 
L2_Alloc = 0 
L2_WB = 1555 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 4615 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 4936 
Row_Bus_Util =  0.012574 
CoL_Bus_Util = 0.053411 
Either_Row_CoL_Bus_Util = 0.061385 
Issued_on_Two_Bus_Simul_Util = 0.004599 
issued_two_Eff = 0.074916 
queue_avg = 1.943105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94311
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86822 n_act=567 n_pre=551 n_ref_event=0 n_req=4552 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.05245
n_activity=14586 dram_eff=0.3323
bk0: 291a 87677i bk1: 284a 88063i bk2: 221a 90784i bk3: 222a 90440i bk4: 295a 90253i bk5: 277a 90463i bk6: 220a 90409i bk7: 235a 90383i bk8: 212a 88934i bk9: 208a 89169i bk10: 150a 91499i bk11: 156a 91593i bk12: 161a 89125i bk13: 158a 88482i bk14: 122a 91366i bk15: 131a 91319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875439
Row_Buffer_Locality_read = 0.862100
Row_Buffer_Locality_write = 0.912324
Bank_Level_Parallism = 3.876053
Bank_Level_Parallism_Col = 3.583715
Bank_Level_Parallism_Ready = 1.951723
write_to_read_ratio_blp_rw_average = 0.358492
GrpLevelPara = 2.149122 

BW Util details:
bwutil = 0.052448 
total_CMD = 92416 
util_bw = 4847 
Wasted_Col = 4706 
Wasted_Row = 1605 
Idle = 81258 

BW Util Bottlenecks: 
RCDc_limit = 3482 
RCDWRc_limit = 596 
WTRc_limit = 2396 
RTWc_limit = 4134 
CCDLc_limit = 1666 
rwq = 0 
CCDLc_limit_alone = 1125 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 3864 

Commands details: 
total_CMD = 92416 
n_nop = 86822 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4552 
total_req = 4847 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4847 
Row_Bus_Util =  0.012097 
CoL_Bus_Util = 0.052448 
Either_Row_CoL_Bus_Util = 0.060531 
Issued_on_Two_Bus_Simul_Util = 0.004014 
issued_two_Eff = 0.066321 
queue_avg = 1.737989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73799
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86840 n_act=627 n_pre=611 n_ref_event=0 n_req=4551 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.05236
n_activity=14345 dram_eff=0.3373
bk0: 294a 87745i bk1: 292a 87419i bk2: 227a 90632i bk3: 233a 90596i bk4: 286a 90370i bk5: 288a 89722i bk6: 222a 90557i bk7: 220a 89921i bk8: 220a 89369i bk9: 212a 88928i bk10: 158a 91134i bk11: 160a 91357i bk12: 146a 88916i bk13: 161a 88489i bk14: 124a 91198i bk15: 131a 91506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862228
Row_Buffer_Locality_read = 0.849733
Row_Buffer_Locality_write = 0.898046
Bank_Level_Parallism = 4.179924
Bank_Level_Parallism_Col = 3.755288
Bank_Level_Parallism_Ready = 1.955776
write_to_read_ratio_blp_rw_average = 0.342844
GrpLevelPara = 2.182775 

BW Util details:
bwutil = 0.052361 
total_CMD = 92416 
util_bw = 4839 
Wasted_Col = 4515 
Wasted_Row = 1495 
Idle = 81567 

BW Util Bottlenecks: 
RCDc_limit = 3564 
RCDWRc_limit = 589 
WTRc_limit = 3166 
RTWc_limit = 3842 
CCDLc_limit = 1901 
rwq = 0 
CCDLc_limit_alone = 1171 
WTRc_limit_alone = 2710 
RTWc_limit_alone = 3568 

Commands details: 
total_CMD = 92416 
n_nop = 86840 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 4551 
total_req = 4839 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 4839 
Row_Bus_Util =  0.013396 
CoL_Bus_Util = 0.052361 
Either_Row_CoL_Bus_Util = 0.060336 
Issued_on_Two_Bus_Simul_Util = 0.005421 
issued_two_Eff = 0.089849 
queue_avg = 1.828644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82864
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86804 n_act=585 n_pre=569 n_ref_event=0 n_req=4601 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.05292
n_activity=14787 dram_eff=0.3308
bk0: 296a 87975i bk1: 288a 87982i bk2: 223a 90285i bk3: 225a 90873i bk4: 307a 90480i bk5: 286a 89790i bk6: 218a 90495i bk7: 230a 90560i bk8: 232a 89198i bk9: 220a 89094i bk10: 149a 91423i bk11: 163a 91301i bk12: 153a 89147i bk13: 155a 88902i bk14: 122a 91195i bk15: 126a 91327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872854
Row_Buffer_Locality_read = 0.857943
Row_Buffer_Locality_write = 0.914735
Bank_Level_Parallism = 3.821943
Bank_Level_Parallism_Col = 3.528352
Bank_Level_Parallism_Ready = 1.969127
write_to_read_ratio_blp_rw_average = 0.350899
GrpLevelPara = 2.089165 

BW Util details:
bwutil = 0.052924 
total_CMD = 92416 
util_bw = 4891 
Wasted_Col = 4766 
Wasted_Row = 1654 
Idle = 81105 

BW Util Bottlenecks: 
RCDc_limit = 3640 
RCDWRc_limit = 534 
WTRc_limit = 2588 
RTWc_limit = 3503 
CCDLc_limit = 1715 
rwq = 0 
CCDLc_limit_alone = 1181 
WTRc_limit_alone = 2268 
RTWc_limit_alone = 3289 

Commands details: 
total_CMD = 92416 
n_nop = 86804 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 585 
n_pre = 569 
n_ref = 0 
n_req = 4601 
total_req = 4891 

Dual Bus Interface Util: 
issued_total_row = 1154 
issued_total_col = 4891 
Row_Bus_Util =  0.012487 
CoL_Bus_Util = 0.052924 
Either_Row_CoL_Bus_Util = 0.060725 
Issued_on_Two_Bus_Simul_Util = 0.004685 
issued_two_Eff = 0.077156 
queue_avg = 1.762628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76263
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86822 n_act=583 n_pre=567 n_ref_event=0 n_req=4564 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=1541 bw_util=0.05283
n_activity=14140 dram_eff=0.3453
bk0: 284a 88119i bk1: 292a 88088i bk2: 227a 90758i bk3: 220a 90349i bk4: 275a 89846i bk5: 293a 90191i bk6: 225a 90361i bk7: 222a 90354i bk8: 200a 89161i bk9: 232a 88656i bk10: 157a 91397i bk11: 153a 91550i bk12: 150a 89092i bk13: 157a 88753i bk14: 127a 91382i bk15: 127a 91474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872261
Row_Buffer_Locality_read = 0.855133
Row_Buffer_Locality_write = 0.919052
Bank_Level_Parallism = 4.059938
Bank_Level_Parallism_Col = 3.638838
Bank_Level_Parallism_Ready = 1.981155
write_to_read_ratio_blp_rw_average = 0.366937
GrpLevelPara = 2.156106 

BW Util details:
bwutil = 0.052826 
total_CMD = 92416 
util_bw = 4882 
Wasted_Col = 4547 
Wasted_Row = 1332 
Idle = 81655 

BW Util Bottlenecks: 
RCDc_limit = 3434 
RCDWRc_limit = 529 
WTRc_limit = 2314 
RTWc_limit = 4108 
CCDLc_limit = 1733 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 2025 
RTWc_limit_alone = 3833 

Commands details: 
total_CMD = 92416 
n_nop = 86822 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1541 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4564 
total_req = 4882 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4882 
Row_Bus_Util =  0.012444 
CoL_Bus_Util = 0.052826 
Either_Row_CoL_Bus_Util = 0.060531 
Issued_on_Two_Bus_Simul_Util = 0.004739 
issued_two_Eff = 0.078298 
queue_avg = 1.703926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70393
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92416 n_nop=86841 n_act=582 n_pre=566 n_ref_event=0 n_req=4573 n_rd=3370 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.05235
n_activity=14777 dram_eff=0.3274
bk0: 286a 87547i bk1: 287a 87687i bk2: 222a 90652i bk3: 221a 90292i bk4: 302a 90001i bk5: 292a 90381i bk6: 217a 90565i bk7: 226a 90225i bk8: 228a 88668i bk9: 208a 89065i bk10: 157a 90961i bk11: 156a 91470i bk12: 160a 89035i bk13: 163a 88979i bk14: 124a 91508i bk15: 121a 91379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872731
Row_Buffer_Locality_read = 0.857863
Row_Buffer_Locality_write = 0.914381
Bank_Level_Parallism = 3.989140
Bank_Level_Parallism_Col = 3.688295
Bank_Level_Parallism_Ready = 2.024804
write_to_read_ratio_blp_rw_average = 0.357974
GrpLevelPara = 2.141963 

BW Util details:
bwutil = 0.052350 
total_CMD = 92416 
util_bw = 4838 
Wasted_Col = 4756 
Wasted_Row = 1640 
Idle = 81182 

BW Util Bottlenecks: 
RCDc_limit = 3665 
RCDWRc_limit = 532 
WTRc_limit = 2500 
RTWc_limit = 3975 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1129 
WTRc_limit_alone = 2148 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 92416 
n_nop = 86841 
Read = 3370 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 582 
n_pre = 566 
n_ref = 0 
n_req = 4573 
total_req = 4838 

Dual Bus Interface Util: 
issued_total_row = 1148 
issued_total_col = 4838 
Row_Bus_Util =  0.012422 
CoL_Bus_Util = 0.052350 
Either_Row_CoL_Bus_Util = 0.060325 
Issued_on_Two_Bus_Simul_Util = 0.004447 
issued_two_Eff = 0.073722 
queue_avg = 1.817824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8407, Miss = 2878, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8487, Miss = 2952, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8525, Miss = 2949, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8560, Miss = 2969, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8402, Miss = 2814, Miss_rate = 0.335, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8493, Miss = 2956, Miss_rate = 0.348, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8415, Miss = 2956, Miss_rate = 0.351, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8422, Miss = 2995, Miss_rate = 0.356, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8532, Miss = 2909, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8570, Miss = 3001, Miss_rate = 0.350, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8525, Miss = 2971, Miss_rate = 0.349, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8513, Miss = 2998, Miss_rate = 0.352, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 8384, Miss = 2889, Miss_rate = 0.345, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8348, Miss = 2878, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 8429, Miss = 2902, Miss_rate = 0.344, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 8546, Miss = 3013, Miss_rate = 0.353, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 8490, Miss = 2909, Miss_rate = 0.343, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8414, Miss = 2899, Miss_rate = 0.345, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 8583, Miss = 2951, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 8523, Miss = 2939, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8463, Miss = 2896, Miss_rate = 0.342, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 2928, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8630, Miss = 2991, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8724, Miss = 2995, Miss_rate = 0.343, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8378, Miss = 2795, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8394, Miss = 2948, Miss_rate = 0.351, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 8437, Miss = 2828, Miss_rate = 0.335, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8369, Miss = 2890, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8505, Miss = 3010, Miss_rate = 0.354, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8571, Miss = 2928, Miss_rate = 0.342, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8328, Miss = 2892, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8404, Miss = 2881, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 8557, Miss = 2968, Miss_rate = 0.347, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[33]: Access = 8451, Miss = 2904, Miss_rate = 0.344, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 8472, Miss = 2915, Miss_rate = 0.344, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8474, Miss = 2926, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8356, Miss = 2892, Miss_rate = 0.346, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8418, Miss = 2831, Miss_rate = 0.336, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8561, Miss = 2961, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8403, Miss = 2820, Miss_rate = 0.336, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8392, Miss = 2868, Miss_rate = 0.342, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8465, Miss = 2879, Miss_rate = 0.340, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8408, Miss = 2933, Miss_rate = 0.349, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[43]: Access = 8513, Miss = 2890, Miss_rate = 0.339, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8576, Miss = 2941, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8468, Miss = 2869, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8442, Miss = 2899, Miss_rate = 0.343, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8412, Miss = 2935, Miss_rate = 0.349, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 8565, Miss = 2978, Miss_rate = 0.348, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 8353, Miss = 2892, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8499, Miss = 2933, Miss_rate = 0.345, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8531, Miss = 2898, Miss_rate = 0.340, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8660, Miss = 3045, Miss_rate = 0.352, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 8537, Miss = 2895, Miss_rate = 0.339, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8384, Miss = 2857, Miss_rate = 0.341, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 8453, Miss = 2926, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8503, Miss = 2966, Miss_rate = 0.349, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[57]: Access = 8470, Miss = 2827, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8413, Miss = 2929, Miss_rate = 0.348, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8413, Miss = 2946, Miss_rate = 0.350, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8597, Miss = 2991, Miss_rate = 0.348, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8445, Miss = 2824, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8405, Miss = 2882, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8425, Miss = 2886, Miss_rate = 0.343, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 542284
L2_total_cache_misses = 186816
L2_total_cache_miss_rate = 0.3445
L2_total_cache_pending_hits = 297
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 351969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 296
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3202
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64338
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14558
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 460185
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82099
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=460185
icnt_total_pkts_simt_to_mem=542284
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 532580
Req_Network_cycles = 157324
Req_Network_injected_packets_per_cycle =       3.3852 
Req_Network_conflicts_per_cycle =       1.3400
Req_Network_conflicts_per_cycle_util =       6.4683
Req_Bank_Level_Parallism =      16.3413
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6661
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6362

Reply_Network_injected_packets_num = 460185
Reply_Network_cycles = 157324
Reply_Network_injected_packets_per_cycle =        2.9251
Reply_Network_conflicts_per_cycle =        1.2659
Reply_Network_conflicts_per_cycle_util =       6.1320
Reply_Bank_Level_Parallism =      14.1691
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2664
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0366
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 49 sec (169 sec)
gpgpu_simulation_rate = 118411 (inst/sec)
gpgpu_simulation_rate = 930 (cycle/sec)
gpgpu_silicon_slowdown = 1555913x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-18.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 18
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-18.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 18
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 5393
gpu_sim_insn = 720980
gpu_ipc =     133.6881
gpu_tot_sim_cycle = 162717
gpu_tot_sim_insn = 20732460
gpu_tot_ipc =     127.4142
gpu_tot_issued_cta = 2304
gpu_occupancy = 35.5996% 
gpu_tot_occupancy = 24.5891% 
max_total_param_size = 0
gpu_stall_dramfull = 43424
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3798
partiton_level_parallism_total  =       3.2856
partiton_level_parallism_util =      17.6552
partiton_level_parallism_util_total  =      16.3460
L2_BW  =      17.5840 GB/Sec
L2_BW_total  =     131.5366 GB/Sec
gpu_total_sim_rate=119840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16500, Miss = 8032, Miss_rate = 0.487, Pending_hits = 97, Reservation_fails = 483
	L1D_cache_core[1]: Access = 16199, Miss = 7834, Miss_rate = 0.484, Pending_hits = 93, Reservation_fails = 440
	L1D_cache_core[2]: Access = 14257, Miss = 6931, Miss_rate = 0.486, Pending_hits = 74, Reservation_fails = 405
	L1D_cache_core[3]: Access = 14410, Miss = 7075, Miss_rate = 0.491, Pending_hits = 62, Reservation_fails = 289
	L1D_cache_core[4]: Access = 15078, Miss = 7287, Miss_rate = 0.483, Pending_hits = 105, Reservation_fails = 449
	L1D_cache_core[5]: Access = 14794, Miss = 7140, Miss_rate = 0.483, Pending_hits = 85, Reservation_fails = 315
	L1D_cache_core[6]: Access = 14966, Miss = 7314, Miss_rate = 0.489, Pending_hits = 76, Reservation_fails = 524
	L1D_cache_core[7]: Access = 15009, Miss = 7342, Miss_rate = 0.489, Pending_hits = 67, Reservation_fails = 353
	L1D_cache_core[8]: Access = 15203, Miss = 7444, Miss_rate = 0.490, Pending_hits = 67, Reservation_fails = 433
	L1D_cache_core[9]: Access = 15019, Miss = 7326, Miss_rate = 0.488, Pending_hits = 70, Reservation_fails = 332
	L1D_cache_core[10]: Access = 15340, Miss = 7501, Miss_rate = 0.489, Pending_hits = 91, Reservation_fails = 457
	L1D_cache_core[11]: Access = 15966, Miss = 7840, Miss_rate = 0.491, Pending_hits = 87, Reservation_fails = 387
	L1D_cache_core[12]: Access = 14850, Miss = 7210, Miss_rate = 0.486, Pending_hits = 84, Reservation_fails = 463
	L1D_cache_core[13]: Access = 14446, Miss = 7019, Miss_rate = 0.486, Pending_hits = 81, Reservation_fails = 281
	L1D_cache_core[14]: Access = 14966, Miss = 7215, Miss_rate = 0.482, Pending_hits = 82, Reservation_fails = 277
	L1D_cache_core[15]: Access = 14709, Miss = 7126, Miss_rate = 0.484, Pending_hits = 75, Reservation_fails = 445
	L1D_cache_core[16]: Access = 19582, Miss = 9249, Miss_rate = 0.472, Pending_hits = 164, Reservation_fails = 589
	L1D_cache_core[17]: Access = 20144, Miss = 9516, Miss_rate = 0.472, Pending_hits = 186, Reservation_fails = 511
	L1D_cache_core[18]: Access = 20617, Miss = 9838, Miss_rate = 0.477, Pending_hits = 213, Reservation_fails = 769
	L1D_cache_core[19]: Access = 19905, Miss = 9496, Miss_rate = 0.477, Pending_hits = 219, Reservation_fails = 769
	L1D_cache_core[20]: Access = 19452, Miss = 9168, Miss_rate = 0.471, Pending_hits = 186, Reservation_fails = 741
	L1D_cache_core[21]: Access = 20982, Miss = 9902, Miss_rate = 0.472, Pending_hits = 195, Reservation_fails = 889
	L1D_cache_core[22]: Access = 19739, Miss = 9233, Miss_rate = 0.468, Pending_hits = 157, Reservation_fails = 741
	L1D_cache_core[23]: Access = 19586, Miss = 9326, Miss_rate = 0.476, Pending_hits = 186, Reservation_fails = 929
	L1D_cache_core[24]: Access = 19422, Miss = 9141, Miss_rate = 0.471, Pending_hits = 185, Reservation_fails = 851
	L1D_cache_core[25]: Access = 20419, Miss = 9645, Miss_rate = 0.472, Pending_hits = 186, Reservation_fails = 708
	L1D_cache_core[26]: Access = 19843, Miss = 9399, Miss_rate = 0.474, Pending_hits = 182, Reservation_fails = 1111
	L1D_cache_core[27]: Access = 20250, Miss = 9699, Miss_rate = 0.479, Pending_hits = 195, Reservation_fails = 878
	L1D_cache_core[28]: Access = 19341, Miss = 9185, Miss_rate = 0.475, Pending_hits = 177, Reservation_fails = 671
	L1D_cache_core[29]: Access = 20398, Miss = 9640, Miss_rate = 0.473, Pending_hits = 203, Reservation_fails = 908
	L1D_cache_core[30]: Access = 20627, Miss = 9695, Miss_rate = 0.470, Pending_hits = 182, Reservation_fails = 861
	L1D_cache_core[31]: Access = 19738, Miss = 9416, Miss_rate = 0.477, Pending_hits = 197, Reservation_fails = 1029
	L1D_cache_core[32]: Access = 21386, Miss = 10052, Miss_rate = 0.470, Pending_hits = 209, Reservation_fails = 1142
	L1D_cache_core[33]: Access = 20607, Miss = 9737, Miss_rate = 0.473, Pending_hits = 232, Reservation_fails = 1061
	L1D_cache_core[34]: Access = 20273, Miss = 9498, Miss_rate = 0.469, Pending_hits = 235, Reservation_fails = 1177
	L1D_cache_core[35]: Access = 21158, Miss = 9781, Miss_rate = 0.462, Pending_hits = 205, Reservation_fails = 1054
	L1D_cache_core[36]: Access = 21304, Miss = 9858, Miss_rate = 0.463, Pending_hits = 229, Reservation_fails = 1283
	L1D_cache_core[37]: Access = 21197, Miss = 10030, Miss_rate = 0.473, Pending_hits = 199, Reservation_fails = 856
	L1D_cache_core[38]: Access = 20877, Miss = 9785, Miss_rate = 0.469, Pending_hits = 211, Reservation_fails = 666
	L1D_cache_core[39]: Access = 20748, Miss = 9792, Miss_rate = 0.472, Pending_hits = 241, Reservation_fails = 1180
	L1D_cache_core[40]: Access = 20976, Miss = 9830, Miss_rate = 0.469, Pending_hits = 231, Reservation_fails = 968
	L1D_cache_core[41]: Access = 21931, Miss = 10447, Miss_rate = 0.476, Pending_hits = 245, Reservation_fails = 1204
	L1D_cache_core[42]: Access = 21105, Miss = 9995, Miss_rate = 0.474, Pending_hits = 220, Reservation_fails = 954
	L1D_cache_core[43]: Access = 21781, Miss = 10234, Miss_rate = 0.470, Pending_hits = 205, Reservation_fails = 1161
	L1D_cache_core[44]: Access = 21452, Miss = 9931, Miss_rate = 0.463, Pending_hits = 210, Reservation_fails = 1172
	L1D_cache_core[45]: Access = 22004, Miss = 10411, Miss_rate = 0.473, Pending_hits = 270, Reservation_fails = 1258
	L1D_cache_core[46]: Access = 21154, Miss = 10026, Miss_rate = 0.474, Pending_hits = 247, Reservation_fails = 1274
	L1D_cache_core[47]: Access = 21981, Miss = 10386, Miss_rate = 0.472, Pending_hits = 260, Reservation_fails = 1446
	L1D_cache_core[48]: Access = 18165, Miss = 8619, Miss_rate = 0.474, Pending_hits = 189, Reservation_fails = 891
	L1D_cache_core[49]: Access = 19185, Miss = 9007, Miss_rate = 0.469, Pending_hits = 206, Reservation_fails = 1208
	L1D_cache_core[50]: Access = 19045, Miss = 9030, Miss_rate = 0.474, Pending_hits = 197, Reservation_fails = 1120
	L1D_cache_core[51]: Access = 18804, Miss = 8851, Miss_rate = 0.471, Pending_hits = 211, Reservation_fails = 1121
	L1D_cache_core[52]: Access = 18806, Miss = 8720, Miss_rate = 0.464, Pending_hits = 193, Reservation_fails = 854
	L1D_cache_core[53]: Access = 18735, Miss = 8868, Miss_rate = 0.473, Pending_hits = 207, Reservation_fails = 1098
	L1D_cache_core[54]: Access = 18504, Miss = 8770, Miss_rate = 0.474, Pending_hits = 202, Reservation_fails = 922
	L1D_cache_core[55]: Access = 18647, Miss = 8885, Miss_rate = 0.476, Pending_hits = 209, Reservation_fails = 1012
	L1D_cache_core[56]: Access = 19215, Miss = 9130, Miss_rate = 0.475, Pending_hits = 235, Reservation_fails = 1278
	L1D_cache_core[57]: Access = 18164, Miss = 8434, Miss_rate = 0.464, Pending_hits = 199, Reservation_fails = 1049
	L1D_cache_core[58]: Access = 17782, Miss = 8436, Miss_rate = 0.474, Pending_hits = 189, Reservation_fails = 993
	L1D_cache_core[59]: Access = 17777, Miss = 8410, Miss_rate = 0.473, Pending_hits = 190, Reservation_fails = 964
	L1D_cache_core[60]: Access = 18481, Miss = 8802, Miss_rate = 0.476, Pending_hits = 223, Reservation_fails = 1160
	L1D_cache_core[61]: Access = 20047, Miss = 9532, Miss_rate = 0.475, Pending_hits = 225, Reservation_fails = 1044
	L1D_cache_core[62]: Access = 18344, Miss = 8807, Miss_rate = 0.480, Pending_hits = 217, Reservation_fails = 1010
	L1D_cache_core[63]: Access = 18038, Miss = 8512, Miss_rate = 0.472, Pending_hits = 201, Reservation_fails = 1286
	L1D_cache_core[64]: Access = 13732, Miss = 6716, Miss_rate = 0.489, Pending_hits = 88, Reservation_fails = 764
	L1D_cache_core[65]: Access = 14122, Miss = 6904, Miss_rate = 0.489, Pending_hits = 94, Reservation_fails = 523
	L1D_cache_core[66]: Access = 13918, Miss = 6750, Miss_rate = 0.485, Pending_hits = 86, Reservation_fails = 616
	L1D_cache_core[67]: Access = 14806, Miss = 7185, Miss_rate = 0.485, Pending_hits = 115, Reservation_fails = 801
	L1D_cache_core[68]: Access = 14742, Miss = 7089, Miss_rate = 0.481, Pending_hits = 99, Reservation_fails = 641
	L1D_cache_core[69]: Access = 13622, Miss = 6628, Miss_rate = 0.487, Pending_hits = 93, Reservation_fails = 534
	L1D_cache_core[70]: Access = 14850, Miss = 7206, Miss_rate = 0.485, Pending_hits = 90, Reservation_fails = 761
	L1D_cache_core[71]: Access = 14534, Miss = 7078, Miss_rate = 0.487, Pending_hits = 83, Reservation_fails = 615
	L1D_cache_core[72]: Access = 14049, Miss = 6863, Miss_rate = 0.489, Pending_hits = 86, Reservation_fails = 630
	L1D_cache_core[73]: Access = 14254, Miss = 6891, Miss_rate = 0.483, Pending_hits = 101, Reservation_fails = 683
	L1D_cache_core[74]: Access = 14826, Miss = 7213, Miss_rate = 0.487, Pending_hits = 89, Reservation_fails = 677
	L1D_cache_core[75]: Access = 14044, Miss = 6861, Miss_rate = 0.489, Pending_hits = 84, Reservation_fails = 591
	L1D_cache_core[76]: Access = 14516, Miss = 6991, Miss_rate = 0.482, Pending_hits = 106, Reservation_fails = 719
	L1D_cache_core[77]: Access = 13692, Miss = 6657, Miss_rate = 0.486, Pending_hits = 94, Reservation_fails = 663
	L1D_cache_core[78]: Access = 15248, Miss = 7349, Miss_rate = 0.482, Pending_hits = 91, Reservation_fails = 665
	L1D_cache_core[79]: Access = 14373, Miss = 6916, Miss_rate = 0.481, Pending_hits = 103, Reservation_fails = 685
	L1D_total_cache_accesses = 1428758
	L1D_total_cache_misses = 681087
	L1D_total_cache_miss_rate = 0.4767
	L1D_total_cache_pending_hits = 12753
	L1D_total_cache_reservation_fails = 64722
	L1D_cache_data_port_util = 0.220
	L1D_cache_fill_port_util = 0.129
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 667383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 243101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12721
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1142337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286421

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 64625
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1406, 1134, 1375, 1302, 1330, 994, 1119, 1011, 1112, 1158, 1545, 1289, 1250, 1340, 1384, 1398, 666, 597, 742, 992, 905, 729, 728, 584, 968, 834, 550, 691, 413, 401, 704, 356, 
gpgpu_n_tot_thrd_icount = 20732460
gpgpu_n_tot_w_icount = 2485603
gpgpu_n_stall_shd_mem = 318143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 462233
gpgpu_n_mem_write_global = 72395
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284677
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1071796	W0_Idle:2491172	W0_Scoreboard:8676291	W1:555555	W2:251894	W3:171439	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:812	W30:1380	W31:3311	W32:370363
single_issue_nums: WS0:622543	WS1:618204	WS2:621341	WS3:623515	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3697864 {8:462233,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3206328 {40:65448,72:5314,104:509,136:1124,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18489320 {40:462233,}
maxmflatency = 2029 
max_icnt2mem_latency = 925 
maxmrqlatency = 1636 
max_icnt2sh_latency = 176 
averagemflatency = 305 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 7 
mrq_lat_table:12390 	36529 	8585 	10286 	12971 	22503 	19673 	14398 	8250 	1015 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306863 	99577 	45771 	10022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17175 	25765 	10738 	304294 	83398 	48581 	28882 	12189 	3606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	307588 	66996 	36276 	25159 	16148 	8982 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        31        29        43        53        33        32       101       123        36        40        51        65        34        38 
dram[1]:        49        61        28        31        50        47        32        26       109       156        33        33        51        37        33        28 
dram[2]:        33        42        28        31        43        50        26        28       129       123        32        35        38        48        44        34 
dram[3]:        35        32        29        31        47        42        27        33       145       118        36        37        49        45        26        31 
dram[4]:        43        32        35        31        45        44        31        34       109       121        29        35        55        46        35        29 
dram[5]:        42        42        32        30        48        49        31        28        95       130        40        37        45        77        34        31 
dram[6]:        65        39        28        29        46        48        32        29       118       131        32        36        67        38        42        33 
dram[7]:        42        48        35        31        45        48        36        33        99       163        32        29        31        60        28        34 
dram[8]:        41        48        32        30        47        51        27        26       148       165        32        46        57        67        43        35 
dram[9]:        41        52        27        34        44        53        29        39       183        96        33        37       111        38        36        38 
dram[10]:        40        37        30        36        45        46        30        30       163       139        32        33        37        36        41        33 
dram[11]:        53        49        31        34        48        45        31        30       135       104        39        37        40        78        31        35 
dram[12]:        45        38        34        30        49        52        29        28       109       141        36        37        44        78        27        35 
dram[13]:        45        45        28        35        53        52        25        29        93       118        34        32        87        46        35        30 
dram[14]:        51        48        31        30        54        47        29        30       109       117        36        43        64        77        28        34 
dram[15]:        49        42        30        29        46        51        30        30        96       140        34        33        30        82        35        37 
dram[16]:        43        42        25        30        46        46        30        33       121       104        31        36        59        66        33        39 
dram[17]:        51        42        39        29        46        49        28        34       139       106        38        27        47        51        26        36 
dram[18]:        49        44        29        31        51        49        30        30        99        85        33        36        60        60        35        41 
dram[19]:        48        47        36        28        51        44        29        29        98       103        31        37       112        66        35        25 
dram[20]:        48        37        31        32        47        48        26        28       138        90        38        40        48        37        32        34 
dram[21]:        41        50        34        29        44        49        32        35       121       148        31        34        27        67        33        28 
dram[22]:        51        47        36        28        48        46        28        32       107       111        37        32        44        43        35        26 
dram[23]:        44        45        30        33        48        47        39        31        92       105        34        41        33        40        39        28 
dram[24]:        53        47        32        35        42        51        32        32        98       170        42        34        50        53        34        33 
dram[25]:        48        57        30        30        43        45        32        36       193       109        40        36        71       121        34        31 
dram[26]:        47        52        33        28        49        54        36        31       141       123        38        35        52        47        29        32 
dram[27]:        41        44        28        32        45        46        32        31       100       103        39        34        68        41        34        30 
dram[28]:        46        41        30        32        47        47        28        30       108       110        29        35        52        44        32        30 
dram[29]:        45        44        27        28        53        42        31        32        87       141        32        40        55        43        27        38 
dram[30]:        45        51        32        29        43        47        30        30        75        89        28        44        34        51        34        32 
dram[31]:        49        44        35        31        51        50        27        30       104       140        35        38        98        37        35        33 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      6187 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  7.378378  6.404762  6.162162  5.186047  6.400000  7.921052  7.151515  6.909091 14.500000 24.647058  8.444445  6.346154 11.720000  8.969697  5.954545  6.789474 
dram[1]:  7.448718  7.784810  5.575000  5.550000  6.446808  7.292683  4.520833  6.382353 18.130434 18.130434  8.400000  6.772727  9.424242  8.000000  7.166667  8.800000 
dram[2]:  6.087912  5.797873  6.105263  5.820513  6.951220  8.324325  5.066667  6.542857 17.478260 17.652174  7.136364  6.863636  9.093750  9.064516  6.238095  8.312500 
dram[3]:  6.651685  6.113402  5.973684  7.366667  6.755556  5.692307  6.514286  5.868421 17.040001 20.428572  6.625000  8.150000  7.447369 10.000000  7.277778  8.375000 
dram[4]:  5.881721  5.708333  5.825000  5.066667  7.421052  7.435897  6.026316  7.419355 11.885715 21.190475 11.571428  7.272727  7.410256  7.864865  5.347826  6.666667 
dram[5]:  7.197369  6.566667  6.000000  7.466667  8.472222  8.285714  5.945946  5.404762 16.559999 18.347826  9.111111  9.000000  8.000000  8.628572  7.444445  7.222222 
dram[6]:  6.938272  8.500000  5.842105  5.219512  5.820000  6.104167  6.194445  6.194445 23.882353 20.095238  7.950000  8.777778  8.705882  8.580646  9.285714  6.300000 
dram[7]:  6.638554  7.448718  5.279070  5.575000  7.410256  5.920000  5.404762  6.371428 14.888889 28.066668  8.050000  8.100000  6.975610  8.757576  6.894737  7.777778 
dram[8]:  5.540816  6.679012  5.238095  7.689655  7.219512  7.384615  5.600000  4.695652 29.466667 21.947369  7.428571  6.590909 10.481482  9.033334 10.153846  8.000000 
dram[9]:  6.563219  6.692307  5.871795  4.632653  6.930233  7.022727  5.475000  5.209302 21.578947 21.894737 10.062500 11.285714 11.600000  7.657143  6.684210  5.700000 
dram[10]:  6.925000  6.054945  4.765957  5.868421  6.975610  5.803922  5.666667  5.815790 21.315790 17.719999  5.714286  6.954545  7.692307  8.935484  7.294117  8.133333 
dram[11]:  6.193548  6.122222  5.657895  5.725000  8.500000  7.073171  5.021276  5.439024 28.799999 18.695652  7.136364  6.423077  8.571428 11.333333  6.136364  6.523809 
dram[12]:  6.415730  6.033708  4.638298  5.921052  7.439024  7.512821  5.564103  5.609756 19.571428 19.000000  8.611111 11.500000  8.676471 10.653846  6.000000  7.687500 
dram[13]:  6.961039  7.821918  4.847826  5.285714  6.950000  7.615385  5.684210  4.260000 18.476191 16.959999  6.666667  7.750000 12.136364  8.709678  7.666667  7.352941 
dram[14]:  6.505618  7.826667  4.933333  5.441861  7.023809  6.041667  6.441176  8.444445 24.294117 22.842106  8.888889  7.130435  9.758620  8.228572  6.142857  7.388889 
dram[15]:  6.388235  7.410256  7.225806  6.411765  6.444445  7.842105  5.794872  5.069767 16.869566 21.736841  8.050000  8.611111  6.222222 10.310345  4.703704  6.285714 
dram[16]:  6.655172  7.407895  5.022222  6.470588  6.276596  7.119048  5.972973  5.357143 19.380953 16.840000  7.318182  7.900000  9.468750  8.903226  6.450000  7.470588 
dram[17]:  6.244186  7.102564  5.181818  6.909091  7.307693  6.104167  5.972973  5.523809 20.428572 21.190475  6.291667  8.555555 10.259259  8.906250  5.541667  6.400000 
dram[18]:  6.759036  6.064516  6.571429  5.116279  6.282609  6.651163  5.450000  5.069767 14.880000 13.758620  7.318182  6.625000 11.440000  7.675676  6.684210  8.733334 
dram[19]:  7.171052  6.131868  5.395349  6.676471  6.500000  6.555555  5.615385  5.357143 14.814815 23.823530  8.100000 11.857142  8.514286  7.702703  6.842105  6.000000 
dram[20]:  6.566265  5.427185  7.655172  6.189189  6.750000  7.615385  5.736842  5.891892 19.761906 16.791666  6.708333  8.500000  9.344828  6.232558  7.055555  9.142858 
dram[21]:  5.936842  6.937500  5.000000  5.090909  5.891304  7.394737  5.000000  4.440000 15.560000 19.857143  9.875000 10.125000  6.355556 10.250000  6.136364  7.277778 
dram[22]:  5.680000  7.521127  6.055555  6.588235  7.350000  6.333333  7.600000  5.425000 18.761906 15.037037  7.500000  7.900000  7.743590  7.263158  7.625000  7.000000 
dram[23]:  6.787500  6.857143  5.136364  5.717949  7.225000  6.083333  4.645833  5.536585 15.444445 19.000000  8.388889 11.571428  7.605263  9.096774  6.421052  6.619048 
dram[24]:  7.287500  7.666667  5.894737  4.760870  6.260870  6.326530  6.162162  5.095238 16.000000 22.157894  8.666667  7.409091  7.972973  8.171429  5.250000  8.800000 
dram[25]:  6.614458  7.298701  4.977778  6.617647  5.914894  8.352942  6.843750  5.825000 30.846153 16.520000  8.722222  8.611111  9.272727 10.760000  6.272727  7.222222 
dram[26]:  6.728395  6.311828  5.923077  5.769231  7.918919  7.341464  4.645833  6.967742 27.066668 22.526316  7.666667  8.500000  8.514286  9.258064  5.608696  7.333333 
dram[27]:  6.574713  7.076923  6.696970  5.692307  6.860465  7.486486  5.789474  6.911765 17.083334 18.857143  8.333333  8.666667  9.896552  9.151515  7.294117  7.388889 
dram[28]:  6.698795  6.213483  6.485714  5.825000  7.526316  5.052631  7.161290  4.782609 19.095238 15.037037  8.000000  8.888889  8.277778  6.195652  5.904762  6.947369 
dram[29]:  7.640000  8.041667  4.551021  7.500000  7.487805  5.607843  6.228571  7.931035 15.920000 16.639999  9.312500  8.150000  7.891892  7.891892  5.347826  6.350000 
dram[30]:  7.693333  8.147058  6.305555  5.500000  5.392157  6.511111  6.818182  6.166667 18.428572 16.037037  7.900000  9.687500  7.805555  7.868421  6.142857  6.450000 
dram[31]:  6.609195  7.112500  5.842105  5.666667  7.023256  7.487179  5.710526  5.947369 21.631578 21.315790  5.266667  9.875000  9.586206  8.818182  7.875000  6.777778 
average row locality = 146602/19121 = 7.667068
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       281       291       228       223       288       301       236       228       204       220       152       164       152       158       128       128 
dram[1]:       290       296       223       222       303       299       217       217       220       224       168       149       163       152       128       132 
dram[2]:       280       299       232       227       285       308       228       229       208       224       157       150       152       149       130       133 
dram[3]:       293       312       227       221       304       296       228       223       216       224       159       163       148       157       130       131 
dram[4]:       287       302       233       228       282       290       229       230       212       228       162       159       152       153       120       119 
dram[5]:       281       295       228       224       305       290       220       227       216       228       161       162       157       159       134       129 
dram[6]:       293       285       222       214       291       293       223       223       208       216       158       157       154       152       130       126 
dram[7]:       282       295       227       223       289       296       227       223       224       220       160       160       154       151       127       137 
dram[8]:       291       293       220       223       296       288       224       216       220       232       156       145       149       156       130       128 
dram[9]:       284       301       229       227       298       309       219       224       208       228       161       158       159       150       127       113 
dram[10]:       287       286       224       223       286       296       221       221       208       224       160       153       153       156       124       122 
dram[11]:       290       281       215       229       306       290       236       223       232       220       156       163       158       158       131       136 
dram[12]:       306       272       218       225       305       293       217       230       224       208       155       161       163       150       124       122 
dram[13]:       269       298       223       222       278       297       216       213       196       220       160       155       150       152       136       124 
dram[14]:       283       298       222       234       295       290       219       228       216       224       160       164       155       147       122       131 
dram[15]:       277       293       224       218       290       298       226       218       216       228       160       155       153       164       123       129 
dram[16]:       308       280       226       220       295       299       221       225       208       224       160       155       163       145       127       126 
dram[17]:       295       291       228       228       285       293       221       232       228       227       151       154       154       154       131       128 
dram[18]:       285       300       230       220       289       286       218       218       200       212       159       159       150       162       125       128 
dram[19]:       286       288       232       227       286       295       219       225       216       212       160       162       151       151       127       130 
dram[20]:       278       286       222       229       297       297       218       218       224       208       160       153       154       155       126       127 
dram[21]:       278       288       225       224       271       281       230       222       216       220       158       162       157       150       131       126 
dram[22]:       292       285       218       224       294       285       228       217       208       212       150       158       147       150       121       126 
dram[23]:       299       295       226       223       289       292       223       227       208       220       148       159       160       154       120       135 
dram[24]:       305       286       224       219       288       310       228       214       204       216       155       159       153       151       124       132 
dram[25]:       292       284       224       225       278       284       219       233       216       220       156       155       154       152       132       130 
dram[26]:       288       292       231       225       293       301       223       216       204       224       158       152       155       158       129       132 
dram[27]:       291       284       221       222       295       277       220       235       212       208       150       156       161       158       122       131 
dram[28]:       294       292       227       233       286       288       222       220       220       212       158       160       146       161       124       131 
dram[29]:       296       288       223       225       307       286       218       230       232       220       149       163       153       155       122       126 
dram[30]:       284       292       227       220       275       293       225       222       200       232       157       153       150       157       127       127 
dram[31]:       286       287       222       221       302       292       217       226       228       208       157       156       160       163       124       121 
total dram reads = 107920
bank skew: 312/113 = 2.76
chip skew: 3432/3309 = 1.04
number of total write accesses:
dram[0]:       302       278         0         0         0         0         0         0       299       292         0         1       148       152         3         1 
dram[1]:       316       352         0         0         0         0         0         0       300       307         0         0       162       128         1         0 
dram[2]:       298       268         0         0         0         0         0         0       278       269         0         1       149       143         1         0 
dram[3]:       341       319         0         0         0         0         0         0       313       303         0         0       147       143         1         3 
dram[4]:       301       277         0         0         0         0         0         0       310       328         0         1       146       151         3         1 
dram[5]:       296       331         0         0         0         0         0         0       302       306         3         0       167       154         0         1 
dram[6]:       303       308         0         0         0         0         0         0       310       291         1         1       153       122         0         0 
dram[7]:       293       315         0         0         0         0         0         0       282       317         1         2       147       143         4         3 
dram[8]:       290       270         0         0         0         0         0         0       350       283         0         0       144       128         2         0 
dram[9]:       325       353         0         0         0         0         0         0       298       288         0         0       146       126         0         1 
dram[10]:       298       282         0         0         0         0         0         0       310       318         0         0       154       136         0         0 
dram[11]:       314       305         0         0         0         0         0         0       321       331         1         5       154       164         4         1 
dram[12]:       294       292         0         0         0         0         0         0       274       286         0         0       143       138         2         1 
dram[13]:       301       310         0         0         0         0         0         0       304       289         0         0       125       127         2         1 
dram[14]:       331       332         0         0         0         0         0         0       308       318         0         0       137       152         7         2 
dram[15]:       302       312         0         0         0         0         0         0       278       294         1         0       135       150         5         3 
dram[16]:       307       318         0         0         0         0         0         0       277       297         1         3       152       143         2         1 
dram[17]:       273       296         0         0         0         0         0         0       308       335         0         0       127       145         2         0 
dram[18]:       313       303         0         0         0         0         0         0       256       282         2         0       145       138         2         3 
dram[19]:       290       305         0         0         0         0         0         0       286       266         2         4       159       139         3         2 
dram[20]:       299       301         0         0         0         0         0         0       282       307         1         0       124       122         1         1 
dram[21]:       324       303         0         0         0         0         0         0       271       321         0         0       140       150         5         6 
dram[22]:       312       294         0         0         0         0         0         0       282       309         0         0       167       139         1         0 
dram[23]:       278       313         0         0         0         0         0         0       316       315         3         4       140       144         2         5 
dram[24]:       313       318         0         0         0         0         0         0       293       288         1         5       155       147         2         0 
dram[25]:       286       325         0         0         0         0         0         0       300       296         1         0       154       130         7         0 
dram[26]:       295       323         0         0         0         0         0         0       319       322         3         1       151       141         0         0 
dram[27]:       322       299         0         0         0         0         0         0       306       280         0         0       135       157         3         2 
dram[28]:       287       290         0         0         0         0         0         0       276       315         2         0       162       132         0         1 
dram[29]:       320       328         0         0         0         0         0         0       238       308         0         0       149       153         1         1 
dram[30]:       331       292         0         0         0         0         0         0       298       325         1         2       139       149         2         2 
dram[31]:       309       320         0         0         0         0         0         0       283       294         1         2       124       132         2         1 
total dram writes = 48072
min_bank_accesses = 0!
chip skew: 1600/1407 = 1.14
average mf latency per bank:
dram[0]:        366       363       757       820       732       691       832       926       381       362      7014      6474       315       324       642       640
dram[1]:        367       348       802       780       705       692       883       945       356       340      6621      7471       300       357       628       582
dram[2]:        380       401       772       786       702       710       824       905       383       368      7021      7216       304       326       674       646
dram[3]:        351       401       764       806       700       731       855       925       374       354      6946      6623       278       339       559       584
dram[4]:        413       378       733       832       694       699       865       930       356       343      6990      6900       289       306       652       645
dram[5]:        446       339       749       871       699       702       957       862       356       335      6727      6668       268       325       651       640
dram[6]:        388       335       720       763       616       641       850       884       352       359      6390      6570       260       332       631       587
dram[7]:        354       327       680       750       626       663       790       861       362       343      6127      6106       288       295       594       587
dram[8]:        363       365       836       797       705       724       879       921       343       388      7342      7600       338       319       585       608
dram[9]:        318       309       809       791       660       671       860       900       365       373      6810      6822       315       339       570       656
dram[10]:        374       359       801       787       656       671       923       877       355       353      6638      7002       287       327       635       645
dram[11]:        326       357       864       876       657       690       881       876       351       343      7098      6737       297       297       587       633
dram[12]:        340       319       756       781       641       704       827       891       383       375      6608      6541       292       299       573       638
dram[13]:        324       320       749       732       657       693       809       897       369       365      6193      6401       308       323       607       627
dram[14]:        327       288       796       780       664       721       835       947       368       352      6681      6649       327       275       592       642
dram[15]:        345       328       794       831       643       733       829       910       363       346      6688      6867       328       296       573       604
dram[16]:        384       335       750       731       705       665       826       849       407       361      6577      6680       292       291       600       602
dram[17]:        377       385       742       711       701       665       846       850       358       349      6984      6971       311       297       562       645
dram[18]:        357       375       714       733       639       709       884       884       414       374      6524      6524       301       303       604       647
dram[19]:        393       350       758       698       708       671       876       838       372       403      6532      6363       285       311       609       607
dram[20]:        372       352       871       685       661       650       870       941       386       371      6656      7099       316       338       597       635
dram[21]:        348       369       751       706       654       626       811       919       379       347      6731      6386       313       311       554       568
dram[22]:        334       358       768       722       635       648       819       887       379       358      6933      6680       271       289       551       561
dram[23]:        395       345       763       717       642       629       866       860       369       364      7269      6823       297       320       587       597
dram[24]:        384       372       939       811       720       752       900       909       369       373      7267      6801       316       334       647       667
dram[25]:        332       302       868       736       673       730       892       815       367       361      6548      6613       290       297       550       580
dram[26]:        350       316       787       812       709       697       853       893       345       339      6655      6859       285       314       572       584
dram[27]:        339       321       800       749       694       689       780       797       358       364      6977      6640       315       282       636       550
dram[28]:        367       346       774       763       693       714       840       895       366       368      6800      6776       304       314       627       581
dram[29]:        324       310       781       801       644       687       816       785       384       350      6893      6273       300       282       580       595
dram[30]:        306       338       774       774       706       694       776       855       373       347      6805      6779       337       286       610       603
dram[31]:        322       329       808       768       698       702       814       816       369       370      6540      6513       363       311       620       639
maximum mf latency per bank:
dram[0]:       1568      1694      1415      1530      1482      1564      1625      1644      1763      1190      1028       975      1419      2013      1376      1271
dram[1]:       1774      1718      1654      1593      1604      1546      1674      1635      1625      1268      1030      1007      1778      1766      1573      1155
dram[2]:       1542      1639      1591      1602      1469      1640      1514      1541      1486      1341      1048       944      1401      1365      1518      1266
dram[3]:       1624      1881      1619      1593      1521      1561      1552      1621      1702      1330      1074       948      1199      1727      1539      1162
dram[4]:       1901      1962      1708      1590      1444      1538      1631      1625      1453      1018      1129      1125      1382      1354      1448      1413
dram[5]:       1979      2029      1861      1775      1741      1674      1866      1717      1741      1083      1130      1130      1188      1268      1562      1616
dram[6]:       1634      1696      1390      1356      1345      1352      1465      1485      1212      1196       893      1039      1090      1744      1203      1166
dram[7]:       1478      1696      1199      1354      1247      1268      1424      1370       924       986       861       913      1490       963      1040       999
dram[8]:       1731      1907      1637      1616      1715      1701      1786      1623      1332      1781      1234      1203      1364      1880      1295      1293
dram[9]:       1701      1676      1578      1539      1445      1480      1499      1546      1683      1714      1099      1061      1333      1955      1222      1249
dram[10]:       1702      1689      1584      1573      1457      1565      1669      1622      1687      1626      1187      1209      1180      1313      1327      1493
dram[11]:       1743      1921      1622      1528      1483      1502      1794      1806      1536      1751      1067      1364      1465      1448      1464      1516
dram[12]:       1528      1632      1328      1496      1295      1421      1496      1589      1459      1226       910      1072       921       936      1224      1214
dram[13]:       1446      1480      1274      1221      1161      1442      1369      1458      1579      1633       824       934      1473      1508      1155      1112
dram[14]:       1717      1749      1510      1512      1379      1523      1644      1706      1484      1134      1050      1212      1510      1234      1410      1227
dram[15]:       1803      1505      1531      1537      1535      1539      1616      1753      1505      1095      1059      1313      1519      1181      1552      1396
dram[16]:       1607      1457      1381      1269      1365      1310      1488      1420      1480      1496      1097      1026      1159      1195      1078      1262
dram[17]:       1758      1544      1422      1314      1453      1426      1513      1500      1522      1528      1023       990      1072      1201      1014      1362
dram[18]:       1612      1690      1352      1316      1355      1466      1610      1669      1349      1647       967       948      1324      1259      1054      1345
dram[19]:       1402      1442      1419      1120      1311      1434      1520      1478      1514      1567       914       913      1523      1529       968      1173
dram[20]:       1531      1709      1577      1373      1419      1544      1662      1575      1450      1732      1071      1029      1333      1395      1189      1349
dram[21]:       1849      1577      1580      1505      1403      1449      1533      1654      1322      1248       981       974      1417      1533      1411      1319
dram[22]:       1508      1632      1594      1374      1482      1429      1574      1621      1395      1564       965       951      1066      1014      1069      1347
dram[23]:       1813      1601      1513      1387      1472      1472      1733      1586      1587      1559      1024      1007      1349      1392      1177      1257
dram[24]:       1735      1871      1678      1532      1647      1648      1710      1724      1296      1440      1203      1220      1323      1478      1421      1473
dram[25]:       1354      1274      1399      1168      1249      1333      1413      1376      1226      1006       937       944      1391      1001      1270      1266
dram[26]:       1753      1634      1326      1514      1419      1369      1518      1524      1096      1137       924      1048      1721      1268      1167      1263
dram[27]:       1509      1358      1388      1516      1477      1528      1489      1461      1057      1348       952       984      1428       987      1290      1227
dram[28]:       1852      1685      1552      1410      1483      1722      1650      1670      1211      1356      1167      1119      1800      1847      1257      1273
dram[29]:       1613      1630      1422      1467      1297      1431      1429      1426       819      1362       947       911      1293      1309      1159      1131
dram[30]:       1520      1521      1481      1536      1626      1546      1349      1603      1571      1051      1025      1035      1531      1329      1095      1269
dram[31]:       1637      1719      1471      1382      1488      1432      1387      1477      1070      1127       973      1065      1609       999      1074      1313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90016 n_act=575 n_pre=559 n_ref_event=0 n_req=4579 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1476 bw_util=0.05082
n_activity=14098 dram_eff=0.3446
bk0: 281a 91299i bk1: 291a 90967i bk2: 228a 93805i bk3: 223a 93408i bk4: 288a 93046i bk5: 301a 93130i bk6: 236a 93544i bk7: 228a 93408i bk8: 204a 92064i bk9: 220a 91917i bk10: 152a 94678i bk11: 164a 94293i bk12: 152a 91828i bk13: 158a 91277i bk14: 128a 94356i bk15: 128a 94437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874427
Row_Buffer_Locality_read = 0.857776
Row_Buffer_Locality_write = 0.921470
Bank_Level_Parallism = 4.287033
Bank_Level_Parallism_Col = 3.968821
Bank_Level_Parallism_Ready = 2.072870
write_to_read_ratio_blp_rw_average = 0.349725
GrpLevelPara = 2.243176 

BW Util details:
bwutil = 0.050825 
total_CMD = 95583 
util_bw = 4858 
Wasted_Col = 4548 
Wasted_Row = 1429 
Idle = 84748 

BW Util Bottlenecks: 
RCDc_limit = 3477 
RCDWRc_limit = 455 
WTRc_limit = 3215 
RTWc_limit = 4236 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 2734 
RTWc_limit_alone = 3938 

Commands details: 
total_CMD = 95583 
n_nop = 90016 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 4579 
total_req = 4858 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 4858 
Row_Bus_Util =  0.011864 
CoL_Bus_Util = 0.050825 
Either_Row_CoL_Bus_Util = 0.058243 
Issued_on_Two_Bus_Simul_Util = 0.004446 
issued_two_Eff = 0.076343 
queue_avg = 1.905234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89915 n_act=595 n_pre=579 n_ref_event=0 n_req=4672 n_rd=3403 n_rd_L2_A=0 n_write=0 n_wr_bk=1566 bw_util=0.05199
n_activity=14445 dram_eff=0.344
bk0: 290a 90697i bk1: 296a 90755i bk2: 223a 93524i bk3: 222a 93536i bk4: 303a 92658i bk5: 299a 92984i bk6: 217a 92924i bk7: 217a 93613i bk8: 220a 92099i bk9: 224a 92215i bk10: 168a 94491i bk11: 149a 94201i bk12: 163a 91083i bk13: 152a 91358i bk14: 128a 94305i bk15: 132a 94634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872646
Row_Buffer_Locality_read = 0.852777
Row_Buffer_Locality_write = 0.925926
Bank_Level_Parallism = 4.394018
Bank_Level_Parallism_Col = 4.064301
Bank_Level_Parallism_Ready = 2.069028
write_to_read_ratio_blp_rw_average = 0.346810
GrpLevelPara = 2.260647 

BW Util details:
bwutil = 0.051986 
total_CMD = 95583 
util_bw = 4969 
Wasted_Col = 4751 
Wasted_Row = 1414 
Idle = 84449 

BW Util Bottlenecks: 
RCDc_limit = 3615 
RCDWRc_limit = 475 
WTRc_limit = 3631 
RTWc_limit = 4799 
CCDLc_limit = 2299 
rwq = 0 
CCDLc_limit_alone = 1502 
WTRc_limit_alone = 3165 
RTWc_limit_alone = 4468 

Commands details: 
total_CMD = 95583 
n_nop = 89915 
Read = 3403 
Write = 0 
L2_Alloc = 0 
L2_WB = 1566 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4672 
total_req = 4969 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4969 
Row_Bus_Util =  0.012283 
CoL_Bus_Util = 0.051986 
Either_Row_CoL_Bus_Util = 0.059299 
Issued_on_Two_Bus_Simul_Util = 0.004970 
issued_two_Eff = 0.083804 
queue_avg = 2.209985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90026 n_act=610 n_pre=594 n_ref_event=0 n_req=4560 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1407 bw_util=0.0502
n_activity=14980 dram_eff=0.3203
bk0: 280a 90604i bk1: 299a 90662i bk2: 232a 93813i bk3: 227a 93663i bk4: 285a 93553i bk5: 308a 93459i bk6: 228a 93661i bk7: 229a 93751i bk8: 208a 92354i bk9: 224a 92347i bk10: 157a 94398i bk11: 150a 94722i bk12: 152a 92143i bk13: 149a 92355i bk14: 130a 94604i bk15: 133a 94803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.855500
Row_Buffer_Locality_write = 0.897348
Bank_Level_Parallism = 3.765303
Bank_Level_Parallism_Col = 3.469515
Bank_Level_Parallism_Ready = 1.816590
write_to_read_ratio_blp_rw_average = 0.349240
GrpLevelPara = 2.092721 

BW Util details:
bwutil = 0.050197 
total_CMD = 95583 
util_bw = 4798 
Wasted_Col = 4857 
Wasted_Row = 1764 
Idle = 84164 

BW Util Bottlenecks: 
RCDc_limit = 3700 
RCDWRc_limit = 630 
WTRc_limit = 2533 
RTWc_limit = 4025 
CCDLc_limit = 1851 
rwq = 0 
CCDLc_limit_alone = 1261 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 3740 

Commands details: 
total_CMD = 95583 
n_nop = 90026 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1407 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 4560 
total_req = 4798 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 4798 
Row_Bus_Util =  0.012596 
CoL_Bus_Util = 0.050197 
Either_Row_CoL_Bus_Util = 0.058138 
Issued_on_Two_Bus_Simul_Util = 0.004656 
issued_two_Eff = 0.080079 
queue_avg = 1.744494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89818 n_act=615 n_pre=599 n_ref_event=0 n_req=4699 n_rd=3432 n_rd_L2_A=0 n_write=0 n_wr_bk=1570 bw_util=0.05233
n_activity=14891 dram_eff=0.3359
bk0: 293a 90918i bk1: 312a 90190i bk2: 227a 93723i bk3: 221a 93729i bk4: 304a 93223i bk5: 296a 92955i bk6: 228a 93376i bk7: 223a 93356i bk8: 216a 91882i bk9: 224a 92224i bk10: 159a 94435i bk11: 163a 94671i bk12: 148a 91913i bk13: 157a 92332i bk14: 130a 94647i bk15: 131a 94637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869121
Row_Buffer_Locality_read = 0.857517
Row_Buffer_Locality_write = 0.900553
Bank_Level_Parallism = 3.982269
Bank_Level_Parallism_Col = 3.614990
Bank_Level_Parallism_Ready = 1.994202
write_to_read_ratio_blp_rw_average = 0.359741
GrpLevelPara = 2.153388 

BW Util details:
bwutil = 0.052331 
total_CMD = 95583 
util_bw = 5002 
Wasted_Col = 4891 
Wasted_Row = 1612 
Idle = 84078 

BW Util Bottlenecks: 
RCDc_limit = 3583 
RCDWRc_limit = 625 
WTRc_limit = 3018 
RTWc_limit = 4004 
CCDLc_limit = 1698 
rwq = 0 
CCDLc_limit_alone = 1084 
WTRc_limit_alone = 2615 
RTWc_limit_alone = 3793 

Commands details: 
total_CMD = 95583 
n_nop = 89818 
Read = 3432 
Write = 0 
L2_Alloc = 0 
L2_WB = 1570 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 4699 
total_req = 5002 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 5002 
Row_Bus_Util =  0.012701 
CoL_Bus_Util = 0.052331 
Either_Row_CoL_Bus_Util = 0.060314 
Issued_on_Two_Bus_Simul_Util = 0.004718 
issued_two_Eff = 0.078231 
queue_avg = 1.865803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8658
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89930 n_act=629 n_pre=613 n_ref_event=0 n_req=4593 n_rd=3386 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.05131
n_activity=14504 dram_eff=0.3381
bk0: 287a 90344i bk1: 302a 90618i bk2: 233a 93503i bk3: 228a 93385i bk4: 282a 93204i bk5: 290a 93326i bk6: 229a 93640i bk7: 230a 93859i bk8: 212a 91726i bk9: 228a 92212i bk10: 162a 94906i bk11: 159a 94430i bk12: 152a 92023i bk13: 153a 92114i bk14: 120a 94645i bk15: 119a 94640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863052
Row_Buffer_Locality_read = 0.851447
Row_Buffer_Locality_write = 0.895609
Bank_Level_Parallism = 4.045860
Bank_Level_Parallism_Col = 3.589824
Bank_Level_Parallism_Ready = 1.932504
write_to_read_ratio_blp_rw_average = 0.369913
GrpLevelPara = 2.140285 

BW Util details:
bwutil = 0.051306 
total_CMD = 95583 
util_bw = 4904 
Wasted_Col = 4802 
Wasted_Row = 1502 
Idle = 84375 

BW Util Bottlenecks: 
RCDc_limit = 3725 
RCDWRc_limit = 591 
WTRc_limit = 2671 
RTWc_limit = 4014 
CCDLc_limit = 1653 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 2363 
RTWc_limit_alone = 3769 

Commands details: 
total_CMD = 95583 
n_nop = 89930 
Read = 3386 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4593 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 4904 
Row_Bus_Util =  0.012994 
CoL_Bus_Util = 0.051306 
Either_Row_CoL_Bus_Util = 0.059142 
Issued_on_Two_Bus_Simul_Util = 0.005158 
issued_two_Eff = 0.087210 
queue_avg = 1.770817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77082
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89869 n_act=578 n_pre=562 n_ref_event=0 n_req=4672 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=1560 bw_util=0.05206
n_activity=14130 dram_eff=0.3522
bk0: 281a 90895i bk1: 295a 90640i bk2: 228a 93741i bk3: 224a 93846i bk4: 305a 93310i bk5: 290a 93538i bk6: 220a 93690i bk7: 227a 93630i bk8: 216a 91946i bk9: 228a 92086i bk10: 161a 94602i bk11: 162a 94466i bk12: 157a 91292i bk13: 159a 91943i bk14: 134a 94541i bk15: 129a 94773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876284
Row_Buffer_Locality_read = 0.861534
Row_Buffer_Locality_write = 0.916401
Bank_Level_Parallism = 4.186269
Bank_Level_Parallism_Col = 3.782255
Bank_Level_Parallism_Ready = 1.962822
write_to_read_ratio_blp_rw_average = 0.366658
GrpLevelPara = 2.210673 

BW Util details:
bwutil = 0.052059 
total_CMD = 95583 
util_bw = 4976 
Wasted_Col = 4494 
Wasted_Row = 1294 
Idle = 84819 

BW Util Bottlenecks: 
RCDc_limit = 3528 
RCDWRc_limit = 561 
WTRc_limit = 2146 
RTWc_limit = 4505 
CCDLc_limit = 1597 
rwq = 0 
CCDLc_limit_alone = 992 
WTRc_limit_alone = 1901 
RTWc_limit_alone = 4145 

Commands details: 
total_CMD = 95583 
n_nop = 89869 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 1560 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4672 
total_req = 4976 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4976 
Row_Bus_Util =  0.011927 
CoL_Bus_Util = 0.052059 
Either_Row_CoL_Bus_Util = 0.059781 
Issued_on_Two_Bus_Simul_Util = 0.004206 
issued_two_Eff = 0.070354 
queue_avg = 1.894437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90058 n_act=571 n_pre=555 n_ref_event=0 n_req=4552 n_rd=3345 n_rd_L2_A=0 n_write=0 n_wr_bk=1489 bw_util=0.05057
n_activity=14531 dram_eff=0.3327
bk0: 293a 90968i bk1: 285a 91010i bk2: 222a 93586i bk3: 214a 93595i bk4: 291a 93028i bk5: 293a 93145i bk6: 223a 93785i bk7: 223a 93627i bk8: 208a 92313i bk9: 216a 92139i bk10: 158a 94576i bk11: 157a 94266i bk12: 154a 92062i bk13: 152a 91676i bk14: 130a 94579i bk15: 126a 94544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874561
Row_Buffer_Locality_read = 0.857997
Row_Buffer_Locality_write = 0.920464
Bank_Level_Parallism = 4.051977
Bank_Level_Parallism_Col = 3.764549
Bank_Level_Parallism_Ready = 1.987381
write_to_read_ratio_blp_rw_average = 0.346916
GrpLevelPara = 2.141654 

BW Util details:
bwutil = 0.050574 
total_CMD = 95583 
util_bw = 4834 
Wasted_Col = 4704 
Wasted_Row = 1563 
Idle = 84482 

BW Util Bottlenecks: 
RCDc_limit = 3492 
RCDWRc_limit = 524 
WTRc_limit = 3496 
RTWc_limit = 3738 
CCDLc_limit = 2028 
rwq = 0 
CCDLc_limit_alone = 1279 
WTRc_limit_alone = 3020 
RTWc_limit_alone = 3465 

Commands details: 
total_CMD = 95583 
n_nop = 90058 
Read = 3345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1489 
n_act = 571 
n_pre = 555 
n_ref = 0 
n_req = 4552 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 1126 
issued_total_col = 4834 
Row_Bus_Util =  0.011780 
CoL_Bus_Util = 0.050574 
Either_Row_CoL_Bus_Util = 0.057803 
Issued_on_Two_Bus_Simul_Util = 0.004551 
issued_two_Eff = 0.078733 
queue_avg = 1.890985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89098
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89922 n_act=603 n_pre=587 n_ref_event=0 n_req=4609 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.05129
n_activity=14211 dram_eff=0.3449
bk0: 282a 91107i bk1: 295a 91156i bk2: 227a 93669i bk3: 223a 93550i bk4: 289a 93062i bk5: 296a 92721i bk6: 227a 93321i bk7: 223a 93440i bk8: 224a 92322i bk9: 220a 92564i bk10: 160a 94667i bk11: 160a 94587i bk12: 154a 91839i bk13: 151a 91747i bk14: 127a 94491i bk15: 137a 94229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869169
Row_Buffer_Locality_read = 0.852430
Row_Buffer_Locality_write = 0.915980
Bank_Level_Parallism = 4.108531
Bank_Level_Parallism_Col = 3.709217
Bank_Level_Parallism_Ready = 2.064667
write_to_read_ratio_blp_rw_average = 0.338908
GrpLevelPara = 2.166387 

BW Util details:
bwutil = 0.051285 
total_CMD = 95583 
util_bw = 4902 
Wasted_Col = 4773 
Wasted_Row = 1391 
Idle = 84517 

BW Util Bottlenecks: 
RCDc_limit = 3804 
RCDWRc_limit = 522 
WTRc_limit = 2999 
RTWc_limit = 3742 
CCDLc_limit = 1841 
rwq = 0 
CCDLc_limit_alone = 1176 
WTRc_limit_alone = 2536 
RTWc_limit_alone = 3540 

Commands details: 
total_CMD = 95583 
n_nop = 89922 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4609 
total_req = 4902 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4902 
Row_Bus_Util =  0.012450 
CoL_Bus_Util = 0.051285 
Either_Row_CoL_Bus_Util = 0.059226 
Issued_on_Two_Bus_Simul_Util = 0.004509 
issued_two_Eff = 0.076135 
queue_avg = 1.779480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77948
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90035 n_act=579 n_pre=563 n_ref_event=0 n_req=4525 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1467 bw_util=0.05057
n_activity=14346 dram_eff=0.337
bk0: 291a 90493i bk1: 293a 91214i bk2: 220a 93550i bk3: 223a 93803i bk4: 296a 93094i bk5: 288a 93297i bk6: 224a 93474i bk7: 216a 92961i bk8: 220a 92348i bk9: 232a 92315i bk10: 156a 94351i bk11: 145a 94428i bk12: 149a 92462i bk13: 156a 92282i bk14: 130a 94674i bk15: 128a 94572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872044
Row_Buffer_Locality_read = 0.857440
Row_Buffer_Locality_write = 0.914508
Bank_Level_Parallism = 4.029952
Bank_Level_Parallism_Col = 3.733019
Bank_Level_Parallism_Ready = 2.154737
write_to_read_ratio_blp_rw_average = 0.344256
GrpLevelPara = 2.187915 

BW Util details:
bwutil = 0.050574 
total_CMD = 95583 
util_bw = 4834 
Wasted_Col = 4656 
Wasted_Row = 1561 
Idle = 84532 

BW Util Bottlenecks: 
RCDc_limit = 3525 
RCDWRc_limit = 511 
WTRc_limit = 2577 
RTWc_limit = 3605 
CCDLc_limit = 1587 
rwq = 0 
CCDLc_limit_alone = 1082 
WTRc_limit_alone = 2264 
RTWc_limit_alone = 3413 

Commands details: 
total_CMD = 95583 
n_nop = 90035 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1467 
n_act = 579 
n_pre = 563 
n_ref = 0 
n_req = 4525 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 1142 
issued_total_col = 4834 
Row_Bus_Util =  0.011948 
CoL_Bus_Util = 0.050574 
Either_Row_CoL_Bus_Util = 0.058044 
Issued_on_Two_Bus_Simul_Util = 0.004478 
issued_two_Eff = 0.077145 
queue_avg = 1.644780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64478
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89918 n_act=603 n_pre=587 n_ref_event=0 n_req=4630 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=1537 bw_util=0.0516
n_activity=14156 dram_eff=0.3484
bk0: 284a 90778i bk1: 301a 90430i bk2: 229a 93394i bk3: 227a 93375i bk4: 298a 93301i bk5: 309a 93310i bk6: 219a 93190i bk7: 224a 93279i bk8: 208a 92428i bk9: 228a 92205i bk10: 161a 94612i bk11: 158a 94685i bk12: 159a 92089i bk13: 150a 91894i bk14: 127a 94706i bk15: 113a 94565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869762
Row_Buffer_Locality_read = 0.853608
Row_Buffer_Locality_write = 0.914170
Bank_Level_Parallism = 4.140657
Bank_Level_Parallism_Col = 3.783624
Bank_Level_Parallism_Ready = 1.954988
write_to_read_ratio_blp_rw_average = 0.353191
GrpLevelPara = 2.218090 

BW Util details:
bwutil = 0.051599 
total_CMD = 95583 
util_bw = 4932 
Wasted_Col = 4547 
Wasted_Row = 1562 
Idle = 84542 

BW Util Bottlenecks: 
RCDc_limit = 3484 
RCDWRc_limit = 555 
WTRc_limit = 2647 
RTWc_limit = 4040 
CCDLc_limit = 1618 
rwq = 0 
CCDLc_limit_alone = 1054 
WTRc_limit_alone = 2310 
RTWc_limit_alone = 3813 

Commands details: 
total_CMD = 95583 
n_nop = 89918 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1537 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4630 
total_req = 4932 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4932 
Row_Bus_Util =  0.012450 
CoL_Bus_Util = 0.051599 
Either_Row_CoL_Bus_Util = 0.059268 
Issued_on_Two_Bus_Simul_Util = 0.004781 
issued_two_Eff = 0.080671 
queue_avg = 1.689129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68913
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89963 n_act=621 n_pre=605 n_ref_event=0 n_req=4560 n_rd=3344 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.05066
n_activity=14734 dram_eff=0.3286
bk0: 287a 90805i bk1: 286a 90873i bk2: 224a 93497i bk3: 223a 93679i bk4: 286a 93364i bk5: 296a 92863i bk6: 221a 93248i bk7: 221a 93307i bk8: 208a 92782i bk9: 224a 92161i bk10: 160a 94279i bk11: 153a 94424i bk12: 153a 92012i bk13: 156a 92016i bk14: 124a 94492i bk15: 122a 94546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863816
Row_Buffer_Locality_read = 0.844199
Row_Buffer_Locality_write = 0.917763
Bank_Level_Parallism = 3.982858
Bank_Level_Parallism_Col = 3.700349
Bank_Level_Parallism_Ready = 1.962206
write_to_read_ratio_blp_rw_average = 0.315272
GrpLevelPara = 2.176172 

BW Util details:
bwutil = 0.050658 
total_CMD = 95583 
util_bw = 4842 
Wasted_Col = 4775 
Wasted_Row = 1817 
Idle = 84149 

BW Util Bottlenecks: 
RCDc_limit = 3772 
RCDWRc_limit = 485 
WTRc_limit = 3287 
RTWc_limit = 3392 
CCDLc_limit = 1824 
rwq = 0 
CCDLc_limit_alone = 1133 
WTRc_limit_alone = 2830 
RTWc_limit_alone = 3158 

Commands details: 
total_CMD = 95583 
n_nop = 89963 
Read = 3344 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 4560 
total_req = 4842 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 4842 
Row_Bus_Util =  0.012827 
CoL_Bus_Util = 0.050658 
Either_Row_CoL_Bus_Util = 0.058797 
Issued_on_Two_Bus_Simul_Util = 0.004687 
issued_two_Eff = 0.079715 
queue_avg = 1.842252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84225
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89817 n_act=617 n_pre=601 n_ref_event=0 n_req=4690 n_rd=3424 n_rd_L2_A=0 n_write=0 n_wr_bk=1600 bw_util=0.05256
n_activity=14171 dram_eff=0.3545
bk0: 290a 90740i bk1: 281a 90581i bk2: 215a 93844i bk3: 229a 93173i bk4: 306a 93188i bk5: 290a 93165i bk6: 236a 92992i bk7: 223a 93077i bk8: 232a 92435i bk9: 220a 92068i bk10: 156a 94325i bk11: 163a 94086i bk12: 158a 91310i bk13: 158a 91513i bk14: 131a 94457i bk15: 136a 94223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868443
Row_Buffer_Locality_read = 0.852512
Row_Buffer_Locality_write = 0.911532
Bank_Level_Parallism = 4.504381
Bank_Level_Parallism_Col = 4.047886
Bank_Level_Parallism_Ready = 2.007763
write_to_read_ratio_blp_rw_average = 0.336336
GrpLevelPara = 2.297886 

BW Util details:
bwutil = 0.052562 
total_CMD = 95583 
util_bw = 5024 
Wasted_Col = 4570 
Wasted_Row = 1249 
Idle = 84740 

BW Util Bottlenecks: 
RCDc_limit = 3659 
RCDWRc_limit = 565 
WTRc_limit = 3360 
RTWc_limit = 4140 
CCDLc_limit = 1943 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 2899 
RTWc_limit_alone = 3894 

Commands details: 
total_CMD = 95583 
n_nop = 89817 
Read = 3424 
Write = 0 
L2_Alloc = 0 
L2_WB = 1600 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 4690 
total_req = 5024 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 5024 
Row_Bus_Util =  0.012743 
CoL_Bus_Util = 0.052562 
Either_Row_CoL_Bus_Util = 0.060325 
Issued_on_Two_Bus_Simul_Util = 0.004980 
issued_two_Eff = 0.082553 
queue_avg = 2.063181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06318
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90049 n_act=594 n_pre=578 n_ref_event=0 n_req=4543 n_rd=3373 n_rd_L2_A=0 n_write=0 n_wr_bk=1430 bw_util=0.05025
n_activity=13978 dram_eff=0.3436
bk0: 306a 91134i bk1: 272a 90560i bk2: 218a 93722i bk3: 225a 93738i bk4: 305a 93143i bk5: 293a 93502i bk6: 217a 93592i bk7: 230a 93360i bk8: 224a 92426i bk9: 208a 92248i bk10: 155a 94591i bk11: 161a 94739i bk12: 163a 92134i bk13: 150a 92596i bk14: 124a 94179i bk15: 122a 94709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869249
Row_Buffer_Locality_read = 0.855915
Row_Buffer_Locality_write = 0.907692
Bank_Level_Parallism = 4.057271
Bank_Level_Parallism_Col = 3.648431
Bank_Level_Parallism_Ready = 1.960858
write_to_read_ratio_blp_rw_average = 0.344397
GrpLevelPara = 2.196273 

BW Util details:
bwutil = 0.050250 
total_CMD = 95583 
util_bw = 4803 
Wasted_Col = 4515 
Wasted_Row = 1403 
Idle = 84862 

BW Util Bottlenecks: 
RCDc_limit = 3622 
RCDWRc_limit = 562 
WTRc_limit = 2494 
RTWc_limit = 3979 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1153 
WTRc_limit_alone = 2147 
RTWc_limit_alone = 3743 

Commands details: 
total_CMD = 95583 
n_nop = 90049 
Read = 3373 
Write = 0 
L2_Alloc = 0 
L2_WB = 1430 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 4543 
total_req = 4803 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 4803 
Row_Bus_Util =  0.012262 
CoL_Bus_Util = 0.050250 
Either_Row_CoL_Bus_Util = 0.057897 
Issued_on_Two_Bus_Simul_Util = 0.004614 
issued_two_Eff = 0.079689 
queue_avg = 1.648306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64831
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90110 n_act=583 n_pre=567 n_ref_event=0 n_req=4483 n_rd=3309 n_rd_L2_A=0 n_write=0 n_wr_bk=1459 bw_util=0.04988
n_activity=13707 dram_eff=0.3479
bk0: 269a 91385i bk1: 298a 91434i bk2: 223a 93454i bk3: 222a 93598i bk4: 278a 93598i bk5: 297a 93461i bk6: 216a 93528i bk7: 213a 92963i bk8: 196a 92329i bk9: 220a 92170i bk10: 160a 94574i bk11: 155a 94531i bk12: 150a 92924i bk13: 152a 92151i bk14: 136a 94531i bk15: 124a 94588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869953
Row_Buffer_Locality_read = 0.851617
Row_Buffer_Locality_write = 0.921635
Bank_Level_Parallism = 4.012435
Bank_Level_Parallism_Col = 3.593781
Bank_Level_Parallism_Ready = 1.930579
write_to_read_ratio_blp_rw_average = 0.342740
GrpLevelPara = 2.197011 

BW Util details:
bwutil = 0.049883 
total_CMD = 95583 
util_bw = 4768 
Wasted_Col = 4474 
Wasted_Row = 1373 
Idle = 84968 

BW Util Bottlenecks: 
RCDc_limit = 3600 
RCDWRc_limit = 494 
WTRc_limit = 2202 
RTWc_limit = 3408 
CCDLc_limit = 1425 
rwq = 0 
CCDLc_limit_alone = 1061 
WTRc_limit_alone = 2026 
RTWc_limit_alone = 3220 

Commands details: 
total_CMD = 95583 
n_nop = 90110 
Read = 3309 
Write = 0 
L2_Alloc = 0 
L2_WB = 1459 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4483 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4768 
Row_Bus_Util =  0.012031 
CoL_Bus_Util = 0.049883 
Either_Row_CoL_Bus_Util = 0.057259 
Issued_on_Two_Bus_Simul_Util = 0.004656 
issued_two_Eff = 0.081308 
queue_avg = 1.717607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71761
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89886 n_act=583 n_pre=567 n_ref_event=0 n_req=4658 n_rd=3388 n_rd_L2_A=0 n_write=0 n_wr_bk=1587 bw_util=0.05205
n_activity=14625 dram_eff=0.3402
bk0: 283a 90809i bk1: 298a 91237i bk2: 222a 93210i bk3: 234a 93467i bk4: 295a 93292i bk5: 290a 92792i bk6: 219a 93723i bk7: 228a 93779i bk8: 216a 92041i bk9: 224a 92114i bk10: 160a 94735i bk11: 164a 94244i bk12: 155a 91880i bk13: 147a 91642i bk14: 122a 94452i bk15: 131a 94519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874839
Row_Buffer_Locality_read = 0.856257
Row_Buffer_Locality_write = 0.924409
Bank_Level_Parallism = 4.023591
Bank_Level_Parallism_Col = 3.741649
Bank_Level_Parallism_Ready = 2.052261
write_to_read_ratio_blp_rw_average = 0.356245
GrpLevelPara = 2.157526 

BW Util details:
bwutil = 0.052049 
total_CMD = 95583 
util_bw = 4975 
Wasted_Col = 4882 
Wasted_Row = 1588 
Idle = 84138 

BW Util Bottlenecks: 
RCDc_limit = 3716 
RCDWRc_limit = 482 
WTRc_limit = 2948 
RTWc_limit = 4300 
CCDLc_limit = 1893 
rwq = 0 
CCDLc_limit_alone = 1122 
WTRc_limit_alone = 2425 
RTWc_limit_alone = 4052 

Commands details: 
total_CMD = 95583 
n_nop = 89886 
Read = 3388 
Write = 0 
L2_Alloc = 0 
L2_WB = 1587 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4658 
total_req = 4975 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4975 
Row_Bus_Util =  0.012031 
CoL_Bus_Util = 0.052049 
Either_Row_CoL_Bus_Util = 0.059603 
Issued_on_Two_Bus_Simul_Util = 0.004478 
issued_two_Eff = 0.075127 
queue_avg = 1.757038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75704
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90011 n_act=595 n_pre=579 n_ref_event=0 n_req=4550 n_rd=3372 n_rd_L2_A=0 n_write=0 n_wr_bk=1480 bw_util=0.05076
n_activity=14148 dram_eff=0.3429
bk0: 277a 90864i bk1: 293a 90914i bk2: 224a 93862i bk3: 218a 93589i bk4: 290a 93628i bk5: 298a 93268i bk6: 226a 93595i bk7: 218a 93268i bk8: 216a 92341i bk9: 228a 92377i bk10: 160a 94118i bk11: 155a 94473i bk12: 153a 91599i bk13: 164a 92419i bk14: 123a 94283i bk15: 129a 94364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869231
Row_Buffer_Locality_read = 0.856168
Row_Buffer_Locality_write = 0.906621
Bank_Level_Parallism = 4.110176
Bank_Level_Parallism_Col = 3.770011
Bank_Level_Parallism_Ready = 2.029679
write_to_read_ratio_blp_rw_average = 0.361070
GrpLevelPara = 2.153722 

BW Util details:
bwutil = 0.050762 
total_CMD = 95583 
util_bw = 4852 
Wasted_Col = 4556 
Wasted_Row = 1520 
Idle = 84655 

BW Util Bottlenecks: 
RCDc_limit = 3485 
RCDWRc_limit = 520 
WTRc_limit = 2222 
RTWc_limit = 3915 
CCDLc_limit = 1487 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 1981 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 95583 
n_nop = 90011 
Read = 3372 
Write = 0 
L2_Alloc = 0 
L2_WB = 1480 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4550 
total_req = 4852 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4852 
Row_Bus_Util =  0.012283 
CoL_Bus_Util = 0.050762 
Either_Row_CoL_Bus_Util = 0.058295 
Issued_on_Two_Bus_Simul_Util = 0.004750 
issued_two_Eff = 0.081479 
queue_avg = 1.642520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64252
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89977 n_act=598 n_pre=582 n_ref_event=0 n_req=4610 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1501 bw_util=0.05109
n_activity=14719 dram_eff=0.3317
bk0: 308a 90620i bk1: 280a 91493i bk2: 226a 93613i bk3: 220a 93790i bk4: 295a 93068i bk5: 299a 93350i bk6: 221a 93737i bk7: 225a 93353i bk8: 208a 92427i bk9: 224a 92366i bk10: 160a 94639i bk11: 155a 94572i bk12: 163a 92372i bk13: 145a 92168i bk14: 127a 94340i bk15: 126a 94499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870282
Row_Buffer_Locality_read = 0.854228
Row_Buffer_Locality_write = 0.914495
Bank_Level_Parallism = 3.899928
Bank_Level_Parallism_Col = 3.575835
Bank_Level_Parallism_Ready = 1.941020
write_to_read_ratio_blp_rw_average = 0.326754
GrpLevelPara = 2.107318 

BW Util details:
bwutil = 0.051086 
total_CMD = 95583 
util_bw = 4883 
Wasted_Col = 4680 
Wasted_Row = 1599 
Idle = 84421 

BW Util Bottlenecks: 
RCDc_limit = 3589 
RCDWRc_limit = 510 
WTRc_limit = 2782 
RTWc_limit = 3327 
CCDLc_limit = 1801 
rwq = 0 
CCDLc_limit_alone = 1229 
WTRc_limit_alone = 2451 
RTWc_limit_alone = 3086 

Commands details: 
total_CMD = 95583 
n_nop = 89977 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1501 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 4610 
total_req = 4883 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 4883 
Row_Bus_Util =  0.012345 
CoL_Bus_Util = 0.051086 
Either_Row_CoL_Bus_Util = 0.058651 
Issued_on_Two_Bus_Simul_Util = 0.004781 
issued_two_Eff = 0.081520 
queue_avg = 1.798186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79819
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89946 n_act=594 n_pre=578 n_ref_event=0 n_req=4580 n_rd=3400 n_rd_L2_A=0 n_write=0 n_wr_bk=1486 bw_util=0.05112
n_activity=14297 dram_eff=0.3418
bk0: 295a 91127i bk1: 291a 91270i bk2: 228a 93685i bk3: 228a 93951i bk4: 285a 93241i bk5: 293a 93027i bk6: 221a 93540i bk7: 232a 93322i bk8: 228a 92109i bk9: 227a 92154i bk10: 151a 94500i bk11: 154a 94713i bk12: 154a 92294i bk13: 154a 92312i bk14: 131a 94239i bk15: 128a 94391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870306
Row_Buffer_Locality_read = 0.853824
Row_Buffer_Locality_write = 0.917797
Bank_Level_Parallism = 3.914392
Bank_Level_Parallism_Col = 3.596231
Bank_Level_Parallism_Ready = 2.056897
write_to_read_ratio_blp_rw_average = 0.340520
GrpLevelPara = 2.145776 

BW Util details:
bwutil = 0.051118 
total_CMD = 95583 
util_bw = 4886 
Wasted_Col = 4714 
Wasted_Row = 1649 
Idle = 84334 

BW Util Bottlenecks: 
RCDc_limit = 3697 
RCDWRc_limit = 478 
WTRc_limit = 2303 
RTWc_limit = 3785 
CCDLc_limit = 1623 
rwq = 0 
CCDLc_limit_alone = 1059 
WTRc_limit_alone = 1990 
RTWc_limit_alone = 3534 

Commands details: 
total_CMD = 95583 
n_nop = 89946 
Read = 3400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1486 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 4580 
total_req = 4886 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 4886 
Row_Bus_Util =  0.012262 
CoL_Bus_Util = 0.051118 
Either_Row_CoL_Bus_Util = 0.058975 
Issued_on_Two_Bus_Simul_Util = 0.004405 
issued_two_Eff = 0.074685 
queue_avg = 1.706161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70616
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90020 n_act=622 n_pre=606 n_ref_event=0 n_req=4505 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=1444 bw_util=0.05006
n_activity=13957 dram_eff=0.3428
bk0: 285a 91135i bk1: 300a 90725i bk2: 230a 93814i bk3: 220a 93607i bk4: 289a 92870i bk5: 286a 93058i bk6: 218a 93708i bk7: 218a 93603i bk8: 200a 92298i bk9: 212a 92254i bk10: 159a 94639i bk11: 159a 94684i bk12: 150a 92278i bk13: 162a 91741i bk14: 125a 94761i bk15: 128a 94391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861931
Row_Buffer_Locality_read = 0.845256
Row_Buffer_Locality_write = 0.909794
Bank_Level_Parallism = 3.955943
Bank_Level_Parallism_Col = 3.564489
Bank_Level_Parallism_Ready = 1.924347
write_to_read_ratio_blp_rw_average = 0.341686
GrpLevelPara = 2.148812 

BW Util details:
bwutil = 0.050061 
total_CMD = 95583 
util_bw = 4785 
Wasted_Col = 4794 
Wasted_Row = 1611 
Idle = 84393 

BW Util Bottlenecks: 
RCDc_limit = 3822 
RCDWRc_limit = 559 
WTRc_limit = 2466 
RTWc_limit = 3929 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1088 
WTRc_limit_alone = 2106 
RTWc_limit_alone = 3641 

Commands details: 
total_CMD = 95583 
n_nop = 90020 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1444 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 4505 
total_req = 4785 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 4785 
Row_Bus_Util =  0.012847 
CoL_Bus_Util = 0.050061 
Either_Row_CoL_Bus_Util = 0.058201 
Issued_on_Two_Bus_Simul_Util = 0.004708 
issued_two_Eff = 0.080892 
queue_avg = 1.685185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68518
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90017 n_act=605 n_pre=589 n_ref_event=0 n_req=4565 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1456 bw_util=0.05046
n_activity=14282 dram_eff=0.3377
bk0: 286a 91455i bk1: 288a 90817i bk2: 232a 93479i bk3: 227a 93977i bk4: 286a 93139i bk5: 295a 93281i bk6: 219a 93778i bk7: 225a 93675i bk8: 216a 92271i bk9: 212a 92301i bk10: 160a 94928i bk11: 162a 94925i bk12: 151a 91942i bk13: 151a 92008i bk14: 127a 94407i bk15: 130a 94407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867470
Row_Buffer_Locality_read = 0.851203
Row_Buffer_Locality_write = 0.913189
Bank_Level_Parallism = 3.975558
Bank_Level_Parallism_Col = 3.542980
Bank_Level_Parallism_Ready = 1.773378
write_to_read_ratio_blp_rw_average = 0.354117
GrpLevelPara = 2.156966 

BW Util details:
bwutil = 0.050459 
total_CMD = 95583 
util_bw = 4823 
Wasted_Col = 4615 
Wasted_Row = 1404 
Idle = 84741 

BW Util Bottlenecks: 
RCDc_limit = 3649 
RCDWRc_limit = 578 
WTRc_limit = 2654 
RTWc_limit = 4086 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1099 
WTRc_limit_alone = 2302 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 95583 
n_nop = 90017 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1456 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 4565 
total_req = 4823 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 4823 
Row_Bus_Util =  0.012492 
CoL_Bus_Util = 0.050459 
Either_Row_CoL_Bus_Util = 0.058232 
Issued_on_Two_Bus_Simul_Util = 0.004718 
issued_two_Eff = 0.081028 
queue_avg = 1.679148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67915
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90025 n_act=601 n_pre=585 n_ref_event=0 n_req=4511 n_rd=3352 n_rd_L2_A=0 n_write=0 n_wr_bk=1438 bw_util=0.05011
n_activity=15260 dram_eff=0.3139
bk0: 278a 90934i bk1: 286a 90261i bk2: 222a 93990i bk3: 229a 94037i bk4: 297a 93295i bk5: 297a 93339i bk6: 218a 93689i bk7: 218a 93573i bk8: 224a 92182i bk9: 208a 92019i bk10: 160a 94454i bk11: 153a 94649i bk12: 154a 92024i bk13: 155a 92199i bk14: 126a 94637i bk15: 127a 94656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866770
Row_Buffer_Locality_read = 0.854117
Row_Buffer_Locality_write = 0.903365
Bank_Level_Parallism = 3.802928
Bank_Level_Parallism_Col = 3.515708
Bank_Level_Parallism_Ready = 2.027349
write_to_read_ratio_blp_rw_average = 0.361925
GrpLevelPara = 2.078593 

BW Util details:
bwutil = 0.050114 
total_CMD = 95583 
util_bw = 4790 
Wasted_Col = 4968 
Wasted_Row = 1786 
Idle = 84039 

BW Util Bottlenecks: 
RCDc_limit = 3677 
RCDWRc_limit = 616 
WTRc_limit = 2402 
RTWc_limit = 4170 
CCDLc_limit = 1714 
rwq = 0 
CCDLc_limit_alone = 1132 
WTRc_limit_alone = 2091 
RTWc_limit_alone = 3899 

Commands details: 
total_CMD = 95583 
n_nop = 90025 
Read = 3352 
Write = 0 
L2_Alloc = 0 
L2_WB = 1438 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4511 
total_req = 4790 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4790 
Row_Bus_Util =  0.012408 
CoL_Bus_Util = 0.050114 
Either_Row_CoL_Bus_Util = 0.058148 
Issued_on_Two_Bus_Simul_Util = 0.004373 
issued_two_Eff = 0.075207 
queue_avg = 1.638168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63817
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89941 n_act=635 n_pre=619 n_ref_event=0 n_req=4537 n_rd=3339 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.05084
n_activity=14584 dram_eff=0.3332
bk0: 278a 90919i bk1: 288a 91065i bk2: 225a 93415i bk3: 224a 93602i bk4: 271a 93377i bk5: 281a 93166i bk6: 230a 93257i bk7: 222a 93001i bk8: 216a 92254i bk9: 220a 92125i bk10: 158a 94650i bk11: 162a 94594i bk12: 157a 91579i bk13: 150a 91287i bk14: 131a 94360i bk15: 126a 94659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860040
Row_Buffer_Locality_read = 0.843366
Row_Buffer_Locality_write = 0.906511
Bank_Level_Parallism = 4.169353
Bank_Level_Parallism_Col = 3.789256
Bank_Level_Parallism_Ready = 1.926734
write_to_read_ratio_blp_rw_average = 0.347003
GrpLevelPara = 2.204175 

BW Util details:
bwutil = 0.050835 
total_CMD = 95583 
util_bw = 4859 
Wasted_Col = 4731 
Wasted_Row = 1576 
Idle = 84417 

BW Util Bottlenecks: 
RCDc_limit = 3887 
RCDWRc_limit = 512 
WTRc_limit = 2779 
RTWc_limit = 4195 
CCDLc_limit = 1984 
rwq = 0 
CCDLc_limit_alone = 1218 
WTRc_limit_alone = 2356 
RTWc_limit_alone = 3852 

Commands details: 
total_CMD = 95583 
n_nop = 89941 
Read = 3339 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 4537 
total_req = 4859 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 4859 
Row_Bus_Util =  0.013119 
CoL_Bus_Util = 0.050835 
Either_Row_CoL_Bus_Util = 0.059027 
Issued_on_Two_Bus_Simul_Util = 0.004928 
issued_two_Eff = 0.083481 
queue_avg = 1.704016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70402
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90043 n_act=595 n_pre=579 n_ref_event=0 n_req=4502 n_rd=3315 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.05042
n_activity=14308 dram_eff=0.3368
bk0: 292a 90577i bk1: 285a 91705i bk2: 218a 93825i bk3: 224a 93697i bk4: 294a 93473i bk5: 285a 93130i bk6: 228a 93891i bk7: 217a 93666i bk8: 208a 92212i bk9: 212a 92225i bk10: 150a 94897i bk11: 158a 94529i bk12: 147a 92128i bk13: 150a 92381i bk14: 121a 94473i bk15: 126a 94483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867837
Row_Buffer_Locality_read = 0.853092
Row_Buffer_Locality_write = 0.909014
Bank_Level_Parallism = 3.845069
Bank_Level_Parallism_Col = 3.520953
Bank_Level_Parallism_Ready = 1.944802
write_to_read_ratio_blp_rw_average = 0.340444
GrpLevelPara = 2.136221 

BW Util details:
bwutil = 0.050417 
total_CMD = 95583 
util_bw = 4819 
Wasted_Col = 4574 
Wasted_Row = 1670 
Idle = 84520 

BW Util Bottlenecks: 
RCDc_limit = 3526 
RCDWRc_limit = 627 
WTRc_limit = 2353 
RTWc_limit = 3414 
CCDLc_limit = 1548 
rwq = 0 
CCDLc_limit_alone = 1028 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 3202 

Commands details: 
total_CMD = 95583 
n_nop = 90043 
Read = 3315 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4502 
total_req = 4819 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4819 
Row_Bus_Util =  0.012283 
CoL_Bus_Util = 0.050417 
Either_Row_CoL_Bus_Util = 0.057960 
Issued_on_Two_Bus_Simul_Util = 0.004739 
issued_two_Eff = 0.081769 
queue_avg = 1.571127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57113
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89898 n_act=615 n_pre=599 n_ref_event=0 n_req=4598 n_rd=3378 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.05124
n_activity=14481 dram_eff=0.3382
bk0: 299a 90968i bk1: 295a 91218i bk2: 226a 93495i bk3: 223a 93968i bk4: 289a 92995i bk5: 292a 92771i bk6: 223a 93005i bk7: 227a 93269i bk8: 208a 91803i bk9: 220a 92014i bk10: 148a 94568i bk11: 159a 94583i bk12: 160a 91385i bk13: 154a 91659i bk14: 120a 94757i bk15: 135a 94693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866246
Row_Buffer_Locality_read = 0.849615
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 4.167780
Bank_Level_Parallism_Col = 3.821110
Bank_Level_Parallism_Ready = 2.060229
write_to_read_ratio_blp_rw_average = 0.347754
GrpLevelPara = 2.211940 

BW Util details:
bwutil = 0.051243 
total_CMD = 95583 
util_bw = 4898 
Wasted_Col = 4785 
Wasted_Row = 1540 
Idle = 84360 

BW Util Bottlenecks: 
RCDc_limit = 3775 
RCDWRc_limit = 592 
WTRc_limit = 3481 
RTWc_limit = 3824 
CCDLc_limit = 2102 
rwq = 0 
CCDLc_limit_alone = 1276 
WTRc_limit_alone = 2983 
RTWc_limit_alone = 3496 

Commands details: 
total_CMD = 95583 
n_nop = 89898 
Read = 3378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 4598 
total_req = 4898 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 4898 
Row_Bus_Util =  0.012701 
CoL_Bus_Util = 0.051243 
Either_Row_CoL_Bus_Util = 0.059477 
Issued_on_Two_Bus_Simul_Util = 0.004467 
issued_two_Eff = 0.075110 
queue_avg = 1.694506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69451
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89970 n_act=608 n_pre=592 n_ref_event=0 n_req=4620 n_rd=3368 n_rd_L2_A=0 n_write=0 n_wr_bk=1522 bw_util=0.05116
n_activity=14311 dram_eff=0.3417
bk0: 305a 91097i bk1: 286a 91079i bk2: 224a 93722i bk3: 219a 93759i bk4: 288a 93013i bk5: 310a 93040i bk6: 228a 93619i bk7: 214a 93496i bk8: 204a 92038i bk9: 216a 92497i bk10: 155a 94623i bk11: 159a 94454i bk12: 153a 91684i bk13: 151a 91863i bk14: 124a 94490i bk15: 132a 94538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868398
Row_Buffer_Locality_read = 0.850059
Row_Buffer_Locality_write = 0.917732
Bank_Level_Parallism = 4.098878
Bank_Level_Parallism_Col = 3.700417
Bank_Level_Parallism_Ready = 1.897955
write_to_read_ratio_blp_rw_average = 0.358516
GrpLevelPara = 2.170427 

BW Util details:
bwutil = 0.051160 
total_CMD = 95583 
util_bw = 4890 
Wasted_Col = 4609 
Wasted_Row = 1464 
Idle = 84620 

BW Util Bottlenecks: 
RCDc_limit = 3608 
RCDWRc_limit = 539 
WTRc_limit = 2629 
RTWc_limit = 3965 
CCDLc_limit = 1869 
rwq = 0 
CCDLc_limit_alone = 1177 
WTRc_limit_alone = 2244 
RTWc_limit_alone = 3658 

Commands details: 
total_CMD = 95583 
n_nop = 89970 
Read = 3368 
Write = 0 
L2_Alloc = 0 
L2_WB = 1522 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4620 
total_req = 4890 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4890 
Row_Bus_Util =  0.012555 
CoL_Bus_Util = 0.051160 
Either_Row_CoL_Bus_Util = 0.058724 
Issued_on_Two_Bus_Simul_Util = 0.004990 
issued_two_Eff = 0.084981 
queue_avg = 2.013454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01345
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90002 n_act=564 n_pre=548 n_ref_event=0 n_req=4543 n_rd=3354 n_rd_L2_A=0 n_write=0 n_wr_bk=1499 bw_util=0.05077
n_activity=14205 dram_eff=0.3416
bk0: 292a 91115i bk1: 284a 91341i bk2: 224a 93300i bk3: 225a 93713i bk4: 278a 93183i bk5: 284a 93528i bk6: 219a 93691i bk7: 233a 93398i bk8: 216a 92692i bk9: 220a 92106i bk10: 156a 94525i bk11: 155a 94405i bk12: 154a 91854i bk13: 152a 92342i bk14: 132a 94504i bk15: 130a 94680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875853
Row_Buffer_Locality_read = 0.860763
Row_Buffer_Locality_write = 0.918419
Bank_Level_Parallism = 3.974232
Bank_Level_Parallism_Col = 3.684590
Bank_Level_Parallism_Ready = 1.913456
write_to_read_ratio_blp_rw_average = 0.339678
GrpLevelPara = 2.141843 

BW Util details:
bwutil = 0.050773 
total_CMD = 95583 
util_bw = 4853 
Wasted_Col = 4600 
Wasted_Row = 1491 
Idle = 84639 

BW Util Bottlenecks: 
RCDc_limit = 3411 
RCDWRc_limit = 528 
WTRc_limit = 2912 
RTWc_limit = 3477 
CCDLc_limit = 1881 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 2416 
RTWc_limit_alone = 3247 

Commands details: 
total_CMD = 95583 
n_nop = 90002 
Read = 3354 
Write = 0 
L2_Alloc = 0 
L2_WB = 1499 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 4543 
total_req = 4853 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 4853 
Row_Bus_Util =  0.011634 
CoL_Bus_Util = 0.050773 
Either_Row_CoL_Bus_Util = 0.058389 
Issued_on_Two_Bus_Simul_Util = 0.004017 
issued_two_Eff = 0.068805 
queue_avg = 1.669376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66938
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89910 n_act=589 n_pre=573 n_ref_event=0 n_req=4615 n_rd=3381 n_rd_L2_A=0 n_write=0 n_wr_bk=1555 bw_util=0.05164
n_activity=14872 dram_eff=0.3319
bk0: 288a 90807i bk1: 292a 90422i bk2: 231a 93291i bk3: 225a 93639i bk4: 293a 93411i bk5: 301a 93165i bk6: 223a 93044i bk7: 216a 93164i bk8: 204a 92535i bk9: 224a 92389i bk10: 158a 94541i bk11: 152a 94680i bk12: 155a 91610i bk13: 158a 91593i bk14: 129a 94330i bk15: 132a 94232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872373
Row_Buffer_Locality_read = 0.855664
Row_Buffer_Locality_write = 0.918152
Bank_Level_Parallism = 4.084483
Bank_Level_Parallism_Col = 3.856358
Bank_Level_Parallism_Ready = 2.048825
write_to_read_ratio_blp_rw_average = 0.332490
GrpLevelPara = 2.171313 

BW Util details:
bwutil = 0.051641 
total_CMD = 95583 
util_bw = 4936 
Wasted_Col = 4889 
Wasted_Row = 1704 
Idle = 84054 

BW Util Bottlenecks: 
RCDc_limit = 3611 
RCDWRc_limit = 522 
WTRc_limit = 3581 
RTWc_limit = 3588 
CCDLc_limit = 2089 
rwq = 0 
CCDLc_limit_alone = 1252 
WTRc_limit_alone = 3059 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 95583 
n_nop = 89910 
Read = 3381 
Write = 0 
L2_Alloc = 0 
L2_WB = 1555 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 4615 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 4936 
Row_Bus_Util =  0.012157 
CoL_Bus_Util = 0.051641 
Either_Row_CoL_Bus_Util = 0.059352 
Issued_on_Two_Bus_Simul_Util = 0.004446 
issued_two_Eff = 0.074916 
queue_avg = 1.878723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87872
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89989 n_act=567 n_pre=551 n_ref_event=0 n_req=4552 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.05071
n_activity=14586 dram_eff=0.3323
bk0: 291a 90844i bk1: 284a 91230i bk2: 221a 93951i bk3: 222a 93607i bk4: 295a 93420i bk5: 277a 93630i bk6: 220a 93576i bk7: 235a 93550i bk8: 212a 92101i bk9: 208a 92336i bk10: 150a 94666i bk11: 156a 94760i bk12: 161a 92292i bk13: 158a 91649i bk14: 122a 94533i bk15: 131a 94486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875439
Row_Buffer_Locality_read = 0.862100
Row_Buffer_Locality_write = 0.912324
Bank_Level_Parallism = 3.876053
Bank_Level_Parallism_Col = 3.583715
Bank_Level_Parallism_Ready = 1.951723
write_to_read_ratio_blp_rw_average = 0.358492
GrpLevelPara = 2.149122 

BW Util details:
bwutil = 0.050710 
total_CMD = 95583 
util_bw = 4847 
Wasted_Col = 4706 
Wasted_Row = 1605 
Idle = 84425 

BW Util Bottlenecks: 
RCDc_limit = 3482 
RCDWRc_limit = 596 
WTRc_limit = 2396 
RTWc_limit = 4134 
CCDLc_limit = 1666 
rwq = 0 
CCDLc_limit_alone = 1125 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 3864 

Commands details: 
total_CMD = 95583 
n_nop = 89989 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4552 
total_req = 4847 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4847 
Row_Bus_Util =  0.011697 
CoL_Bus_Util = 0.050710 
Either_Row_CoL_Bus_Util = 0.058525 
Issued_on_Two_Bus_Simul_Util = 0.003881 
issued_two_Eff = 0.066321 
queue_avg = 1.680403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6804
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90007 n_act=627 n_pre=611 n_ref_event=0 n_req=4551 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.05063
n_activity=14345 dram_eff=0.3373
bk0: 294a 90912i bk1: 292a 90586i bk2: 227a 93799i bk3: 233a 93763i bk4: 286a 93537i bk5: 288a 92889i bk6: 222a 93724i bk7: 220a 93088i bk8: 220a 92536i bk9: 212a 92095i bk10: 158a 94301i bk11: 160a 94524i bk12: 146a 92083i bk13: 161a 91656i bk14: 124a 94365i bk15: 131a 94673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862228
Row_Buffer_Locality_read = 0.849733
Row_Buffer_Locality_write = 0.898046
Bank_Level_Parallism = 4.179924
Bank_Level_Parallism_Col = 3.755288
Bank_Level_Parallism_Ready = 1.955776
write_to_read_ratio_blp_rw_average = 0.342844
GrpLevelPara = 2.182775 

BW Util details:
bwutil = 0.050626 
total_CMD = 95583 
util_bw = 4839 
Wasted_Col = 4515 
Wasted_Row = 1495 
Idle = 84734 

BW Util Bottlenecks: 
RCDc_limit = 3564 
RCDWRc_limit = 589 
WTRc_limit = 3166 
RTWc_limit = 3842 
CCDLc_limit = 1901 
rwq = 0 
CCDLc_limit_alone = 1171 
WTRc_limit_alone = 2710 
RTWc_limit_alone = 3568 

Commands details: 
total_CMD = 95583 
n_nop = 90007 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 4551 
total_req = 4839 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 4839 
Row_Bus_Util =  0.012952 
CoL_Bus_Util = 0.050626 
Either_Row_CoL_Bus_Util = 0.058337 
Issued_on_Two_Bus_Simul_Util = 0.005242 
issued_two_Eff = 0.089849 
queue_avg = 1.768055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76805
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89971 n_act=585 n_pre=569 n_ref_event=0 n_req=4601 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.05117
n_activity=14787 dram_eff=0.3308
bk0: 296a 91142i bk1: 288a 91149i bk2: 223a 93452i bk3: 225a 94040i bk4: 307a 93647i bk5: 286a 92957i bk6: 218a 93662i bk7: 230a 93727i bk8: 232a 92365i bk9: 220a 92261i bk10: 149a 94590i bk11: 163a 94468i bk12: 153a 92314i bk13: 155a 92069i bk14: 122a 94362i bk15: 126a 94494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872854
Row_Buffer_Locality_read = 0.857943
Row_Buffer_Locality_write = 0.914735
Bank_Level_Parallism = 3.821943
Bank_Level_Parallism_Col = 3.528352
Bank_Level_Parallism_Ready = 1.969127
write_to_read_ratio_blp_rw_average = 0.350899
GrpLevelPara = 2.089165 

BW Util details:
bwutil = 0.051170 
total_CMD = 95583 
util_bw = 4891 
Wasted_Col = 4766 
Wasted_Row = 1654 
Idle = 84272 

BW Util Bottlenecks: 
RCDc_limit = 3640 
RCDWRc_limit = 534 
WTRc_limit = 2588 
RTWc_limit = 3503 
CCDLc_limit = 1715 
rwq = 0 
CCDLc_limit_alone = 1181 
WTRc_limit_alone = 2268 
RTWc_limit_alone = 3289 

Commands details: 
total_CMD = 95583 
n_nop = 89971 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 585 
n_pre = 569 
n_ref = 0 
n_req = 4601 
total_req = 4891 

Dual Bus Interface Util: 
issued_total_row = 1154 
issued_total_col = 4891 
Row_Bus_Util =  0.012073 
CoL_Bus_Util = 0.051170 
Either_Row_CoL_Bus_Util = 0.058713 
Issued_on_Two_Bus_Simul_Util = 0.004530 
issued_two_Eff = 0.077156 
queue_avg = 1.704226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70423
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=89989 n_act=583 n_pre=567 n_ref_event=0 n_req=4564 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=1541 bw_util=0.05108
n_activity=14140 dram_eff=0.3453
bk0: 284a 91286i bk1: 292a 91255i bk2: 227a 93925i bk3: 220a 93516i bk4: 275a 93013i bk5: 293a 93358i bk6: 225a 93528i bk7: 222a 93521i bk8: 200a 92328i bk9: 232a 91823i bk10: 157a 94564i bk11: 153a 94717i bk12: 150a 92259i bk13: 157a 91920i bk14: 127a 94549i bk15: 127a 94641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872261
Row_Buffer_Locality_read = 0.855133
Row_Buffer_Locality_write = 0.919052
Bank_Level_Parallism = 4.059938
Bank_Level_Parallism_Col = 3.638838
Bank_Level_Parallism_Ready = 1.981155
write_to_read_ratio_blp_rw_average = 0.366937
GrpLevelPara = 2.156106 

BW Util details:
bwutil = 0.051076 
total_CMD = 95583 
util_bw = 4882 
Wasted_Col = 4547 
Wasted_Row = 1332 
Idle = 84822 

BW Util Bottlenecks: 
RCDc_limit = 3434 
RCDWRc_limit = 529 
WTRc_limit = 2314 
RTWc_limit = 4108 
CCDLc_limit = 1733 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 2025 
RTWc_limit_alone = 3833 

Commands details: 
total_CMD = 95583 
n_nop = 89989 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1541 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4564 
total_req = 4882 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4882 
Row_Bus_Util =  0.012031 
CoL_Bus_Util = 0.051076 
Either_Row_CoL_Bus_Util = 0.058525 
Issued_on_Two_Bus_Simul_Util = 0.004582 
issued_two_Eff = 0.078298 
queue_avg = 1.647469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64747
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95583 n_nop=90008 n_act=582 n_pre=566 n_ref_event=0 n_req=4573 n_rd=3370 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.05062
n_activity=14777 dram_eff=0.3274
bk0: 286a 90714i bk1: 287a 90854i bk2: 222a 93819i bk3: 221a 93459i bk4: 302a 93168i bk5: 292a 93548i bk6: 217a 93732i bk7: 226a 93392i bk8: 228a 91835i bk9: 208a 92232i bk10: 157a 94128i bk11: 156a 94637i bk12: 160a 92202i bk13: 163a 92146i bk14: 124a 94675i bk15: 121a 94546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872731
Row_Buffer_Locality_read = 0.857863
Row_Buffer_Locality_write = 0.914381
Bank_Level_Parallism = 3.989140
Bank_Level_Parallism_Col = 3.688295
Bank_Level_Parallism_Ready = 2.024804
write_to_read_ratio_blp_rw_average = 0.357974
GrpLevelPara = 2.141963 

BW Util details:
bwutil = 0.050616 
total_CMD = 95583 
util_bw = 4838 
Wasted_Col = 4756 
Wasted_Row = 1640 
Idle = 84349 

BW Util Bottlenecks: 
RCDc_limit = 3665 
RCDWRc_limit = 532 
WTRc_limit = 2500 
RTWc_limit = 3975 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1129 
WTRc_limit_alone = 2148 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 95583 
n_nop = 90008 
Read = 3370 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 582 
n_pre = 566 
n_ref = 0 
n_req = 4573 
total_req = 4838 

Dual Bus Interface Util: 
issued_total_row = 1148 
issued_total_col = 4838 
Row_Bus_Util =  0.012011 
CoL_Bus_Util = 0.050616 
Either_Row_CoL_Bus_Util = 0.058326 
Issued_on_Two_Bus_Simul_Util = 0.004300 
issued_two_Eff = 0.073722 
queue_avg = 1.757593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75759

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8439, Miss = 2878, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8519, Miss = 2952, Miss_rate = 0.347, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8557, Miss = 2949, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8592, Miss = 2969, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8434, Miss = 2814, Miss_rate = 0.334, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8525, Miss = 2956, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8447, Miss = 2956, Miss_rate = 0.350, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8454, Miss = 2995, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8564, Miss = 2909, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8602, Miss = 3001, Miss_rate = 0.349, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8557, Miss = 2971, Miss_rate = 0.347, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8545, Miss = 2998, Miss_rate = 0.351, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 8416, Miss = 2889, Miss_rate = 0.343, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8380, Miss = 2878, Miss_rate = 0.343, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 8461, Miss = 2902, Miss_rate = 0.343, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 8578, Miss = 3013, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 8522, Miss = 2909, Miss_rate = 0.341, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8446, Miss = 2899, Miss_rate = 0.343, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 8615, Miss = 2951, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 8555, Miss = 2939, Miss_rate = 0.344, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8495, Miss = 2896, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8524, Miss = 2928, Miss_rate = 0.344, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8662, Miss = 2991, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8756, Miss = 2995, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8410, Miss = 2795, Miss_rate = 0.332, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8426, Miss = 2948, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 8469, Miss = 2828, Miss_rate = 0.334, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8401, Miss = 2890, Miss_rate = 0.344, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8537, Miss = 3010, Miss_rate = 0.353, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8603, Miss = 2928, Miss_rate = 0.340, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8360, Miss = 2892, Miss_rate = 0.346, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8436, Miss = 2881, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 8589, Miss = 2968, Miss_rate = 0.346, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[33]: Access = 8483, Miss = 2904, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 8504, Miss = 2915, Miss_rate = 0.343, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8506, Miss = 2926, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8388, Miss = 2892, Miss_rate = 0.345, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8450, Miss = 2831, Miss_rate = 0.335, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8593, Miss = 2961, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8435, Miss = 2820, Miss_rate = 0.334, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8424, Miss = 2868, Miss_rate = 0.340, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8497, Miss = 2879, Miss_rate = 0.339, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8440, Miss = 2933, Miss_rate = 0.348, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[43]: Access = 8545, Miss = 2890, Miss_rate = 0.338, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8608, Miss = 2941, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8500, Miss = 2869, Miss_rate = 0.338, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8474, Miss = 2899, Miss_rate = 0.342, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8444, Miss = 2935, Miss_rate = 0.348, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 8597, Miss = 2978, Miss_rate = 0.346, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 8385, Miss = 2892, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8531, Miss = 2933, Miss_rate = 0.344, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8563, Miss = 2898, Miss_rate = 0.338, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8692, Miss = 3045, Miss_rate = 0.350, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 8569, Miss = 2895, Miss_rate = 0.338, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8416, Miss = 2857, Miss_rate = 0.339, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 8485, Miss = 2926, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8535, Miss = 2966, Miss_rate = 0.348, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[57]: Access = 8502, Miss = 2827, Miss_rate = 0.333, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8445, Miss = 2929, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8445, Miss = 2946, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8629, Miss = 2991, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8477, Miss = 2824, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8437, Miss = 2882, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8457, Miss = 2886, Miss_rate = 0.341, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 544332
L2_total_cache_misses = 186816
L2_total_cache_miss_rate = 0.3432
L2_total_cache_pending_hits = 297
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 296
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3202
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64338
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14558
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 462233
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82099
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=462233
icnt_total_pkts_simt_to_mem=544332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 534628
Req_Network_cycles = 162717
Req_Network_injected_packets_per_cycle =       3.2856 
Req_Network_conflicts_per_cycle =       1.2980
Req_Network_conflicts_per_cycle_util =       6.4575
Req_Bank_Level_Parallism =      16.3460
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6441
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6153

Reply_Network_injected_packets_num = 462233
Reply_Network_cycles = 162717
Reply_Network_injected_packets_per_cycle =        2.8407
Reply_Network_conflicts_per_cycle =        1.2240
Reply_Network_conflicts_per_cycle_util =       6.1103
Reply_Bank_Level_Parallism =      14.1815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2575
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0355
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 119840 (inst/sec)
gpgpu_simulation_rate = 940 (cycle/sec)
gpgpu_silicon_slowdown = 1539361x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-19.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 19
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-19.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 19
GPGPU-Sim uArch: Shader 64 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 6286
gpu_sim_insn = 655518
gpu_ipc =     104.2822
gpu_tot_sim_cycle = 169003
gpu_tot_sim_insn = 21387978
gpu_tot_ipc =     126.5538
gpu_tot_issued_cta = 2432
gpu_occupancy = 32.0101% 
gpu_tot_occupancy = 24.6490% 
max_total_param_size = 0
gpu_stall_dramfull = 43424
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3288
partiton_level_parallism_total  =       3.1757
partiton_level_parallism_util =      17.0826
partiton_level_parallism_util_total  =      16.3487
L2_BW  =      15.2260 GB/Sec
L2_BW_total  =     127.2104 GB/Sec
gpu_total_sim_rate=120836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16532, Miss = 8064, Miss_rate = 0.488, Pending_hits = 97, Reservation_fails = 483
	L1D_cache_core[1]: Access = 16231, Miss = 7866, Miss_rate = 0.485, Pending_hits = 93, Reservation_fails = 440
	L1D_cache_core[2]: Access = 14289, Miss = 6963, Miss_rate = 0.487, Pending_hits = 74, Reservation_fails = 405
	L1D_cache_core[3]: Access = 14442, Miss = 7107, Miss_rate = 0.492, Pending_hits = 62, Reservation_fails = 289
	L1D_cache_core[4]: Access = 15110, Miss = 7319, Miss_rate = 0.484, Pending_hits = 105, Reservation_fails = 449
	L1D_cache_core[5]: Access = 14826, Miss = 7172, Miss_rate = 0.484, Pending_hits = 85, Reservation_fails = 315
	L1D_cache_core[6]: Access = 14998, Miss = 7346, Miss_rate = 0.490, Pending_hits = 76, Reservation_fails = 524
	L1D_cache_core[7]: Access = 15041, Miss = 7374, Miss_rate = 0.490, Pending_hits = 67, Reservation_fails = 353
	L1D_cache_core[8]: Access = 15235, Miss = 7476, Miss_rate = 0.491, Pending_hits = 67, Reservation_fails = 433
	L1D_cache_core[9]: Access = 15051, Miss = 7358, Miss_rate = 0.489, Pending_hits = 70, Reservation_fails = 332
	L1D_cache_core[10]: Access = 15372, Miss = 7533, Miss_rate = 0.490, Pending_hits = 91, Reservation_fails = 457
	L1D_cache_core[11]: Access = 16003, Miss = 7875, Miss_rate = 0.492, Pending_hits = 87, Reservation_fails = 387
	L1D_cache_core[12]: Access = 14882, Miss = 7242, Miss_rate = 0.487, Pending_hits = 84, Reservation_fails = 463
	L1D_cache_core[13]: Access = 14478, Miss = 7051, Miss_rate = 0.487, Pending_hits = 81, Reservation_fails = 281
	L1D_cache_core[14]: Access = 14998, Miss = 7247, Miss_rate = 0.483, Pending_hits = 82, Reservation_fails = 277
	L1D_cache_core[15]: Access = 14741, Miss = 7158, Miss_rate = 0.486, Pending_hits = 75, Reservation_fails = 445
	L1D_cache_core[16]: Access = 19614, Miss = 9281, Miss_rate = 0.473, Pending_hits = 164, Reservation_fails = 589
	L1D_cache_core[17]: Access = 20183, Miss = 9552, Miss_rate = 0.473, Pending_hits = 186, Reservation_fails = 511
	L1D_cache_core[18]: Access = 20649, Miss = 9870, Miss_rate = 0.478, Pending_hits = 213, Reservation_fails = 769
	L1D_cache_core[19]: Access = 19937, Miss = 9528, Miss_rate = 0.478, Pending_hits = 219, Reservation_fails = 769
	L1D_cache_core[20]: Access = 19484, Miss = 9200, Miss_rate = 0.472, Pending_hits = 186, Reservation_fails = 741
	L1D_cache_core[21]: Access = 21014, Miss = 9934, Miss_rate = 0.473, Pending_hits = 195, Reservation_fails = 889
	L1D_cache_core[22]: Access = 19781, Miss = 9271, Miss_rate = 0.469, Pending_hits = 157, Reservation_fails = 741
	L1D_cache_core[23]: Access = 19623, Miss = 9361, Miss_rate = 0.477, Pending_hits = 186, Reservation_fails = 929
	L1D_cache_core[24]: Access = 19454, Miss = 9173, Miss_rate = 0.472, Pending_hits = 185, Reservation_fails = 851
	L1D_cache_core[25]: Access = 20451, Miss = 9677, Miss_rate = 0.473, Pending_hits = 186, Reservation_fails = 708
	L1D_cache_core[26]: Access = 19875, Miss = 9431, Miss_rate = 0.475, Pending_hits = 182, Reservation_fails = 1111
	L1D_cache_core[27]: Access = 20282, Miss = 9731, Miss_rate = 0.480, Pending_hits = 195, Reservation_fails = 878
	L1D_cache_core[28]: Access = 19373, Miss = 9217, Miss_rate = 0.476, Pending_hits = 177, Reservation_fails = 671
	L1D_cache_core[29]: Access = 20430, Miss = 9672, Miss_rate = 0.473, Pending_hits = 203, Reservation_fails = 908
	L1D_cache_core[30]: Access = 20659, Miss = 9727, Miss_rate = 0.471, Pending_hits = 182, Reservation_fails = 861
	L1D_cache_core[31]: Access = 19770, Miss = 9448, Miss_rate = 0.478, Pending_hits = 197, Reservation_fails = 1029
	L1D_cache_core[32]: Access = 21402, Miss = 10068, Miss_rate = 0.470, Pending_hits = 209, Reservation_fails = 1142
	L1D_cache_core[33]: Access = 20623, Miss = 9753, Miss_rate = 0.473, Pending_hits = 232, Reservation_fails = 1061
	L1D_cache_core[34]: Access = 20289, Miss = 9514, Miss_rate = 0.469, Pending_hits = 235, Reservation_fails = 1177
	L1D_cache_core[35]: Access = 21174, Miss = 9797, Miss_rate = 0.463, Pending_hits = 205, Reservation_fails = 1054
	L1D_cache_core[36]: Access = 21320, Miss = 9874, Miss_rate = 0.463, Pending_hits = 229, Reservation_fails = 1283
	L1D_cache_core[37]: Access = 21213, Miss = 10046, Miss_rate = 0.474, Pending_hits = 199, Reservation_fails = 856
	L1D_cache_core[38]: Access = 20893, Miss = 9801, Miss_rate = 0.469, Pending_hits = 211, Reservation_fails = 666
	L1D_cache_core[39]: Access = 20764, Miss = 9808, Miss_rate = 0.472, Pending_hits = 241, Reservation_fails = 1180
	L1D_cache_core[40]: Access = 20992, Miss = 9846, Miss_rate = 0.469, Pending_hits = 231, Reservation_fails = 968
	L1D_cache_core[41]: Access = 21947, Miss = 10463, Miss_rate = 0.477, Pending_hits = 245, Reservation_fails = 1204
	L1D_cache_core[42]: Access = 21121, Miss = 10011, Miss_rate = 0.474, Pending_hits = 220, Reservation_fails = 954
	L1D_cache_core[43]: Access = 21797, Miss = 10250, Miss_rate = 0.470, Pending_hits = 205, Reservation_fails = 1161
	L1D_cache_core[44]: Access = 21468, Miss = 9947, Miss_rate = 0.463, Pending_hits = 210, Reservation_fails = 1172
	L1D_cache_core[45]: Access = 22020, Miss = 10427, Miss_rate = 0.474, Pending_hits = 270, Reservation_fails = 1258
	L1D_cache_core[46]: Access = 21170, Miss = 10042, Miss_rate = 0.474, Pending_hits = 247, Reservation_fails = 1274
	L1D_cache_core[47]: Access = 21997, Miss = 10402, Miss_rate = 0.473, Pending_hits = 260, Reservation_fails = 1446
	L1D_cache_core[48]: Access = 18181, Miss = 8635, Miss_rate = 0.475, Pending_hits = 189, Reservation_fails = 891
	L1D_cache_core[49]: Access = 19201, Miss = 9023, Miss_rate = 0.470, Pending_hits = 206, Reservation_fails = 1208
	L1D_cache_core[50]: Access = 19061, Miss = 9046, Miss_rate = 0.475, Pending_hits = 197, Reservation_fails = 1120
	L1D_cache_core[51]: Access = 18820, Miss = 8867, Miss_rate = 0.471, Pending_hits = 211, Reservation_fails = 1121
	L1D_cache_core[52]: Access = 18822, Miss = 8736, Miss_rate = 0.464, Pending_hits = 193, Reservation_fails = 854
	L1D_cache_core[53]: Access = 18751, Miss = 8884, Miss_rate = 0.474, Pending_hits = 207, Reservation_fails = 1098
	L1D_cache_core[54]: Access = 18520, Miss = 8786, Miss_rate = 0.474, Pending_hits = 202, Reservation_fails = 922
	L1D_cache_core[55]: Access = 18663, Miss = 8901, Miss_rate = 0.477, Pending_hits = 209, Reservation_fails = 1012
	L1D_cache_core[56]: Access = 19231, Miss = 9146, Miss_rate = 0.476, Pending_hits = 235, Reservation_fails = 1278
	L1D_cache_core[57]: Access = 18180, Miss = 8450, Miss_rate = 0.465, Pending_hits = 199, Reservation_fails = 1049
	L1D_cache_core[58]: Access = 17798, Miss = 8452, Miss_rate = 0.475, Pending_hits = 189, Reservation_fails = 993
	L1D_cache_core[59]: Access = 17793, Miss = 8426, Miss_rate = 0.474, Pending_hits = 190, Reservation_fails = 964
	L1D_cache_core[60]: Access = 18497, Miss = 8818, Miss_rate = 0.477, Pending_hits = 223, Reservation_fails = 1160
	L1D_cache_core[61]: Access = 20063, Miss = 9548, Miss_rate = 0.476, Pending_hits = 225, Reservation_fails = 1044
	L1D_cache_core[62]: Access = 18360, Miss = 8823, Miss_rate = 0.481, Pending_hits = 217, Reservation_fails = 1010
	L1D_cache_core[63]: Access = 18054, Miss = 8528, Miss_rate = 0.472, Pending_hits = 201, Reservation_fails = 1286
	L1D_cache_core[64]: Access = 13764, Miss = 6748, Miss_rate = 0.490, Pending_hits = 88, Reservation_fails = 764
	L1D_cache_core[65]: Access = 14154, Miss = 6936, Miss_rate = 0.490, Pending_hits = 94, Reservation_fails = 523
	L1D_cache_core[66]: Access = 13950, Miss = 6782, Miss_rate = 0.486, Pending_hits = 86, Reservation_fails = 616
	L1D_cache_core[67]: Access = 14838, Miss = 7217, Miss_rate = 0.486, Pending_hits = 115, Reservation_fails = 801
	L1D_cache_core[68]: Access = 14774, Miss = 7121, Miss_rate = 0.482, Pending_hits = 99, Reservation_fails = 641
	L1D_cache_core[69]: Access = 13654, Miss = 6660, Miss_rate = 0.488, Pending_hits = 93, Reservation_fails = 534
	L1D_cache_core[70]: Access = 14882, Miss = 7238, Miss_rate = 0.486, Pending_hits = 90, Reservation_fails = 761
	L1D_cache_core[71]: Access = 14566, Miss = 7110, Miss_rate = 0.488, Pending_hits = 83, Reservation_fails = 615
	L1D_cache_core[72]: Access = 14081, Miss = 6895, Miss_rate = 0.490, Pending_hits = 86, Reservation_fails = 630
	L1D_cache_core[73]: Access = 14286, Miss = 6923, Miss_rate = 0.485, Pending_hits = 101, Reservation_fails = 683
	L1D_cache_core[74]: Access = 14858, Miss = 7245, Miss_rate = 0.488, Pending_hits = 89, Reservation_fails = 677
	L1D_cache_core[75]: Access = 14076, Miss = 6893, Miss_rate = 0.490, Pending_hits = 84, Reservation_fails = 591
	L1D_cache_core[76]: Access = 14548, Miss = 7023, Miss_rate = 0.483, Pending_hits = 106, Reservation_fails = 719
	L1D_cache_core[77]: Access = 13729, Miss = 6692, Miss_rate = 0.487, Pending_hits = 94, Reservation_fails = 663
	L1D_cache_core[78]: Access = 15280, Miss = 7381, Miss_rate = 0.483, Pending_hits = 91, Reservation_fails = 665
	L1D_cache_core[79]: Access = 14405, Miss = 6948, Miss_rate = 0.482, Pending_hits = 103, Reservation_fails = 685
	L1D_total_cache_accesses = 1430838
	L1D_total_cache_misses = 683154
	L1D_total_cache_miss_rate = 0.4775
	L1D_total_cache_pending_hits = 12753
	L1D_total_cache_reservation_fails = 64722
	L1D_cache_data_port_util = 0.218
	L1D_cache_fill_port_util = 0.128
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 667390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 244637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12721
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1144411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286427

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 64625
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1418, 1146, 1387, 1314, 1342, 1006, 1131, 1023, 1124, 1170, 1557, 1301, 1262, 1352, 1396, 1410, 678, 609, 754, 1004, 917, 741, 740, 596, 980, 846, 562, 703, 425, 413, 716, 368, 
gpgpu_n_tot_thrd_icount = 21387978
gpgpu_n_tot_w_icount = 2510425
gpgpu_n_stall_shd_mem = 318143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 464300
gpgpu_n_mem_write_global = 72395
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284677
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1088165	W0_Idle:2504640	W0_Scoreboard:8743210	W1:555719	W2:251894	W3:171439	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:812	W30:1380	W31:3317	W32:390837
single_issue_nums: WS0:628761	WS1:624483	WS2:627485	WS3:629696	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3714400 {8:464300,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3206328 {40:65448,72:5314,104:509,136:1124,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18572000 {40:464300,}
maxmflatency = 2029 
max_icnt2mem_latency = 925 
maxmrqlatency = 1636 
max_icnt2sh_latency = 176 
averagemflatency = 304 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 7 
mrq_lat_table:12390 	36529 	8585 	10286 	12971 	22503 	19673 	14398 	8250 	1015 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	308930 	99577 	45771 	10022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17175 	25765 	10738 	306322 	83437 	48581 	28882 	12189 	3606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	309655 	66996 	36276 	25159 	16148 	8982 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        31        29        43        53        33        32       101       123        36        40        51        65        34        38 
dram[1]:        49        61        28        31        50        47        32        26       109       156        33        33        51        37        33        28 
dram[2]:        33        42        28        31        43        50        26        28       129       123        32        35        38        48        44        34 
dram[3]:        35        32        29        31        47        42        27        33       145       118        36        37        49        45        26        31 
dram[4]:        43        32        35        31        45        44        31        34       109       121        29        35        55        46        35        29 
dram[5]:        42        42        32        30        48        49        31        28        95       130        40        37        45        77        34        31 
dram[6]:        65        39        28        29        46        48        32        29       118       131        32        36        67        38        42        33 
dram[7]:        42        48        35        31        45        48        36        33        99       163        32        29        31        60        28        34 
dram[8]:        41        48        32        30        47        51        27        26       148       165        32        46        57        67        43        35 
dram[9]:        41        52        27        34        44        53        29        39       183        96        33        37       111        38        36        38 
dram[10]:        40        37        30        36        45        46        30        30       163       139        32        33        37        36        41        33 
dram[11]:        53        49        31        34        48        45        31        30       135       104        39        37        40        78        31        35 
dram[12]:        45        38        34        30        49        52        29        28       109       141        36        37        44        78        27        35 
dram[13]:        45        45        28        35        53        52        25        29        93       118        34        32        87        46        35        30 
dram[14]:        51        48        31        30        54        47        29        30       109       117        36        43        64        77        28        34 
dram[15]:        49        42        30        29        46        51        30        30        96       140        34        33        30        82        35        37 
dram[16]:        43        42        25        30        46        46        30        33       121       104        31        36        59        66        33        39 
dram[17]:        51        42        39        29        46        49        28        34       139       106        38        27        47        51        26        36 
dram[18]:        49        44        29        31        51        49        30        30        99        85        33        36        60        60        35        41 
dram[19]:        48        47        36        28        51        44        29        29        98       103        31        37       112        66        35        25 
dram[20]:        48        37        31        32        47        48        26        28       138        90        38        40        48        37        32        34 
dram[21]:        41        50        34        29        44        49        32        35       121       148        31        34        27        67        33        28 
dram[22]:        51        47        36        28        48        46        28        32       107       111        37        32        44        43        35        26 
dram[23]:        44        45        30        33        48        47        39        31        92       105        34        41        33        40        39        28 
dram[24]:        53        47        32        35        42        51        32        32        98       170        42        34        50        53        34        33 
dram[25]:        48        57        30        30        43        45        32        36       193       109        40        36        71       121        34        31 
dram[26]:        47        52        33        28        49        54        36        31       141       123        38        35        52        47        29        32 
dram[27]:        41        44        28        32        45        46        32        31       100       103        39        34        68        41        34        30 
dram[28]:        46        41        30        32        47        47        28        30       108       110        29        35        52        44        32        30 
dram[29]:        45        44        27        28        53        42        31        32        87       141        32        40        55        43        27        38 
dram[30]:        45        51        32        29        43        47        30        30        75        89        28        44        34        51        34        32 
dram[31]:        49        44        35        31        51        50        27        30       104       140        35        38        98        37        35        33 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      6187 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  7.378378  6.404762  6.162162  5.186047  6.400000  7.921052  7.151515  6.909091 14.500000 24.647058  8.444445  6.346154 11.720000  8.969697  5.954545  6.789474 
dram[1]:  7.448718  7.784810  5.575000  5.550000  6.446808  7.292683  4.520833  6.382353 18.130434 18.130434  8.400000  6.772727  9.424242  8.000000  7.166667  8.800000 
dram[2]:  6.087912  5.797873  6.105263  5.820513  6.951220  8.324325  5.066667  6.542857 17.478260 17.652174  7.136364  6.863636  9.093750  9.064516  6.238095  8.312500 
dram[3]:  6.651685  6.113402  5.973684  7.366667  6.755556  5.692307  6.514286  5.868421 17.040001 20.428572  6.625000  8.150000  7.447369 10.000000  7.277778  8.375000 
dram[4]:  5.881721  5.708333  5.825000  5.066667  7.421052  7.435897  6.026316  7.419355 11.885715 21.190475 11.571428  7.272727  7.410256  7.864865  5.347826  6.666667 
dram[5]:  7.197369  6.566667  6.000000  7.466667  8.472222  8.285714  5.945946  5.404762 16.559999 18.347826  9.111111  9.000000  8.000000  8.628572  7.444445  7.222222 
dram[6]:  6.938272  8.500000  5.842105  5.219512  5.820000  6.104167  6.194445  6.194445 23.882353 20.095238  7.950000  8.777778  8.705882  8.580646  9.285714  6.300000 
dram[7]:  6.638554  7.448718  5.279070  5.575000  7.410256  5.920000  5.404762  6.371428 14.888889 28.066668  8.050000  8.100000  6.975610  8.757576  6.894737  7.777778 
dram[8]:  5.540816  6.679012  5.238095  7.689655  7.219512  7.384615  5.600000  4.695652 29.466667 21.947369  7.428571  6.590909 10.481482  9.033334 10.153846  8.000000 
dram[9]:  6.563219  6.692307  5.871795  4.632653  6.930233  7.022727  5.475000  5.209302 21.578947 21.894737 10.062500 11.285714 11.600000  7.657143  6.684210  5.700000 
dram[10]:  6.925000  6.054945  4.765957  5.868421  6.975610  5.803922  5.666667  5.815790 21.315790 17.719999  5.714286  6.954545  7.692307  8.935484  7.294117  8.133333 
dram[11]:  6.193548  6.122222  5.657895  5.725000  8.500000  7.073171  5.021276  5.439024 28.799999 18.695652  7.136364  6.423077  8.571428 11.333333  6.136364  6.523809 
dram[12]:  6.415730  6.033708  4.638298  5.921052  7.439024  7.512821  5.564103  5.609756 19.571428 19.000000  8.611111 11.500000  8.676471 10.653846  6.000000  7.687500 
dram[13]:  6.961039  7.821918  4.847826  5.285714  6.950000  7.615385  5.684210  4.260000 18.476191 16.959999  6.666667  7.750000 12.136364  8.709678  7.666667  7.352941 
dram[14]:  6.505618  7.826667  4.933333  5.441861  7.023809  6.041667  6.441176  8.444445 24.294117 22.842106  8.888889  7.130435  9.758620  8.228572  6.142857  7.388889 
dram[15]:  6.388235  7.410256  7.225806  6.411765  6.444445  7.842105  5.794872  5.069767 16.869566 21.736841  8.050000  8.611111  6.222222 10.310345  4.703704  6.285714 
dram[16]:  6.655172  7.407895  5.022222  6.470588  6.276596  7.119048  5.972973  5.357143 19.380953 16.840000  7.318182  7.900000  9.468750  8.903226  6.450000  7.470588 
dram[17]:  6.244186  7.102564  5.181818  6.909091  7.307693  6.104167  5.972973  5.523809 20.428572 21.190475  6.291667  8.555555 10.259259  8.906250  5.541667  6.400000 
dram[18]:  6.759036  6.064516  6.571429  5.116279  6.282609  6.651163  5.450000  5.069767 14.880000 13.758620  7.318182  6.625000 11.440000  7.675676  6.684210  8.733334 
dram[19]:  7.171052  6.131868  5.395349  6.676471  6.500000  6.555555  5.615385  5.357143 14.814815 23.823530  8.100000 11.857142  8.514286  7.702703  6.842105  6.000000 
dram[20]:  6.566265  5.427185  7.655172  6.189189  6.750000  7.615385  5.736842  5.891892 19.761906 16.791666  6.708333  8.500000  9.344828  6.232558  7.055555  9.142858 
dram[21]:  5.936842  6.937500  5.000000  5.090909  5.891304  7.394737  5.000000  4.440000 15.560000 19.857143  9.875000 10.125000  6.355556 10.250000  6.136364  7.277778 
dram[22]:  5.680000  7.521127  6.055555  6.588235  7.350000  6.333333  7.600000  5.425000 18.761906 15.037037  7.500000  7.900000  7.743590  7.263158  7.625000  7.000000 
dram[23]:  6.787500  6.857143  5.136364  5.717949  7.225000  6.083333  4.645833  5.536585 15.444445 19.000000  8.388889 11.571428  7.605263  9.096774  6.421052  6.619048 
dram[24]:  7.287500  7.666667  5.894737  4.760870  6.260870  6.326530  6.162162  5.095238 16.000000 22.157894  8.666667  7.409091  7.972973  8.171429  5.250000  8.800000 
dram[25]:  6.614458  7.298701  4.977778  6.617647  5.914894  8.352942  6.843750  5.825000 30.846153 16.520000  8.722222  8.611111  9.272727 10.760000  6.272727  7.222222 
dram[26]:  6.728395  6.311828  5.923077  5.769231  7.918919  7.341464  4.645833  6.967742 27.066668 22.526316  7.666667  8.500000  8.514286  9.258064  5.608696  7.333333 
dram[27]:  6.574713  7.076923  6.696970  5.692307  6.860465  7.486486  5.789474  6.911765 17.083334 18.857143  8.333333  8.666667  9.896552  9.151515  7.294117  7.388889 
dram[28]:  6.698795  6.213483  6.485714  5.825000  7.526316  5.052631  7.161290  4.782609 19.095238 15.037037  8.000000  8.888889  8.277778  6.195652  5.904762  6.947369 
dram[29]:  7.640000  8.041667  4.551021  7.500000  7.487805  5.607843  6.228571  7.931035 15.920000 16.639999  9.312500  8.150000  7.891892  7.891892  5.347826  6.350000 
dram[30]:  7.693333  8.147058  6.305555  5.500000  5.392157  6.511111  6.818182  6.166667 18.428572 16.037037  7.900000  9.687500  7.805555  7.868421  6.142857  6.450000 
dram[31]:  6.609195  7.112500  5.842105  5.666667  7.023256  7.487179  5.710526  5.947369 21.631578 21.315790  5.266667  9.875000  9.586206  8.818182  7.875000  6.777778 
average row locality = 146602/19121 = 7.667068
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       281       291       228       223       288       301       236       228       204       220       152       164       152       158       128       128 
dram[1]:       290       296       223       222       303       299       217       217       220       224       168       149       163       152       128       132 
dram[2]:       280       299       232       227       285       308       228       229       208       224       157       150       152       149       130       133 
dram[3]:       293       312       227       221       304       296       228       223       216       224       159       163       148       157       130       131 
dram[4]:       287       302       233       228       282       290       229       230       212       228       162       159       152       153       120       119 
dram[5]:       281       295       228       224       305       290       220       227       216       228       161       162       157       159       134       129 
dram[6]:       293       285       222       214       291       293       223       223       208       216       158       157       154       152       130       126 
dram[7]:       282       295       227       223       289       296       227       223       224       220       160       160       154       151       127       137 
dram[8]:       291       293       220       223       296       288       224       216       220       232       156       145       149       156       130       128 
dram[9]:       284       301       229       227       298       309       219       224       208       228       161       158       159       150       127       113 
dram[10]:       287       286       224       223       286       296       221       221       208       224       160       153       153       156       124       122 
dram[11]:       290       281       215       229       306       290       236       223       232       220       156       163       158       158       131       136 
dram[12]:       306       272       218       225       305       293       217       230       224       208       155       161       163       150       124       122 
dram[13]:       269       298       223       222       278       297       216       213       196       220       160       155       150       152       136       124 
dram[14]:       283       298       222       234       295       290       219       228       216       224       160       164       155       147       122       131 
dram[15]:       277       293       224       218       290       298       226       218       216       228       160       155       153       164       123       129 
dram[16]:       308       280       226       220       295       299       221       225       208       224       160       155       163       145       127       126 
dram[17]:       295       291       228       228       285       293       221       232       228       227       151       154       154       154       131       128 
dram[18]:       285       300       230       220       289       286       218       218       200       212       159       159       150       162       125       128 
dram[19]:       286       288       232       227       286       295       219       225       216       212       160       162       151       151       127       130 
dram[20]:       278       286       222       229       297       297       218       218       224       208       160       153       154       155       126       127 
dram[21]:       278       288       225       224       271       281       230       222       216       220       158       162       157       150       131       126 
dram[22]:       292       285       218       224       294       285       228       217       208       212       150       158       147       150       121       126 
dram[23]:       299       295       226       223       289       292       223       227       208       220       148       159       160       154       120       135 
dram[24]:       305       286       224       219       288       310       228       214       204       216       155       159       153       151       124       132 
dram[25]:       292       284       224       225       278       284       219       233       216       220       156       155       154       152       132       130 
dram[26]:       288       292       231       225       293       301       223       216       204       224       158       152       155       158       129       132 
dram[27]:       291       284       221       222       295       277       220       235       212       208       150       156       161       158       122       131 
dram[28]:       294       292       227       233       286       288       222       220       220       212       158       160       146       161       124       131 
dram[29]:       296       288       223       225       307       286       218       230       232       220       149       163       153       155       122       126 
dram[30]:       284       292       227       220       275       293       225       222       200       232       157       153       150       157       127       127 
dram[31]:       286       287       222       221       302       292       217       226       228       208       157       156       160       163       124       121 
total dram reads = 107920
bank skew: 312/113 = 2.76
chip skew: 3432/3309 = 1.04
number of total write accesses:
dram[0]:       302       278         0         0         0         0         0         0       299       292         0         1       148       152         3         1 
dram[1]:       316       352         0         0         0         0         0         0       300       307         0         0       162       128         1         0 
dram[2]:       298       268         0         0         0         0         0         0       278       269         0         1       149       143         1         0 
dram[3]:       341       319         0         0         0         0         0         0       313       303         0         0       147       143         1         3 
dram[4]:       301       277         0         0         0         0         0         0       310       328         0         1       146       151         3         1 
dram[5]:       296       331         0         0         0         0         0         0       302       306         3         0       167       154         0         1 
dram[6]:       303       308         0         0         0         0         0         0       310       291         1         1       153       122         0         0 
dram[7]:       293       315         0         0         0         0         0         0       282       317         1         2       147       143         4         3 
dram[8]:       290       270         0         0         0         0         0         0       350       283         0         0       144       128         2         0 
dram[9]:       325       353         0         0         0         0         0         0       298       288         0         0       146       126         0         1 
dram[10]:       298       282         0         0         0         0         0         0       310       318         0         0       154       136         0         0 
dram[11]:       314       305         0         0         0         0         0         0       321       331         1         5       154       164         4         1 
dram[12]:       294       292         0         0         0         0         0         0       274       286         0         0       143       138         2         1 
dram[13]:       301       310         0         0         0         0         0         0       304       289         0         0       125       127         2         1 
dram[14]:       331       332         0         0         0         0         0         0       308       318         0         0       137       152         7         2 
dram[15]:       302       312         0         0         0         0         0         0       278       294         1         0       135       150         5         3 
dram[16]:       307       318         0         0         0         0         0         0       277       297         1         3       152       143         2         1 
dram[17]:       273       296         0         0         0         0         0         0       308       335         0         0       127       145         2         0 
dram[18]:       313       303         0         0         0         0         0         0       256       282         2         0       145       138         2         3 
dram[19]:       290       305         0         0         0         0         0         0       286       266         2         4       159       139         3         2 
dram[20]:       299       301         0         0         0         0         0         0       282       307         1         0       124       122         1         1 
dram[21]:       324       303         0         0         0         0         0         0       271       321         0         0       140       150         5         6 
dram[22]:       312       294         0         0         0         0         0         0       282       309         0         0       167       139         1         0 
dram[23]:       278       313         0         0         0         0         0         0       316       315         3         4       140       144         2         5 
dram[24]:       313       318         0         0         0         0         0         0       293       288         1         5       155       147         2         0 
dram[25]:       286       325         0         0         0         0         0         0       300       296         1         0       154       130         7         0 
dram[26]:       295       323         0         0         0         0         0         0       319       322         3         1       151       141         0         0 
dram[27]:       322       299         0         0         0         0         0         0       306       280         0         0       135       157         3         2 
dram[28]:       287       290         0         0         0         0         0         0       276       315         2         0       162       132         0         1 
dram[29]:       320       328         0         0         0         0         0         0       238       308         0         0       149       153         1         1 
dram[30]:       331       292         0         0         0         0         0         0       298       325         1         2       139       149         2         2 
dram[31]:       309       320         0         0         0         0         0         0       283       294         1         2       124       132         2         1 
total dram writes = 48072
min_bank_accesses = 0!
chip skew: 1600/1407 = 1.14
average mf latency per bank:
dram[0]:        366       363       757       820       732       691       832       926       393       374      7014      6474       315       324       642       640
dram[1]:        367       348       802       780       705       692       883       945       368       352      6621      7471       300       357       628       582
dram[2]:        380       401       772       786       702       710       825       905       395       380      7021      7216       304       326       674       646
dram[3]:        351       401       764       806       700       731       855       925       386       365      6946      6623       278       339       559       584
dram[4]:        413       378       733       832       694       699       865       931       368       354      6990      6900       289       306       652       645
dram[5]:        446       339       749       871       699       703       957       862       367       347      6727      6668       268       325       651       640
dram[6]:        388       335       720       763       616       641       850       884       363       371      6390      6570       260       332       631       587
dram[7]:        354       327       680       750       626       663       790       861       374       354      6127      6106       288       295       594       587
dram[8]:        363       365       836       797       705       724       879       921       353       399      7342      7600       338       319       585       608
dram[9]:        318       309       809       791       660       671       860       900       377       385      6810      6822       315       339       570       656
dram[10]:        374       359       801       787       656       671       923       877       366       364      6638      7002       287       327       635       645
dram[11]:        326       357       864       876       657       690       881       876       362       354      7098      6737       297       297       587       633
dram[12]:        340       319       756       781       641       704       827       891       396       387      6608      6541       292       299       573       638
dram[13]:        324       320       749       732       657       693       809       897       381       377      6193      6401       308       323       607       627
dram[14]:        327       288       796       780       664       721       835       947       379       363      6681      6649       327       275       592       642
dram[15]:        345       328       794       831       643       733       829       910       375       358      6688      6867       328       296       573       604
dram[16]:        384       335       750       731       705       665       826       849       419       372      6579      6680       292       291       600       602
dram[17]:        377       385       742       711       701       665       846       850       369       360      6984      6971       311       297       562       645
dram[18]:        357       375       714       733       639       709       884       884       427       386      6524      6524       301       303       604       647
dram[19]:        393       350       759       698       708       671       876       839       384       415      6532      6363       285       311       609       607
dram[20]:        372       352       871       685       661       650       871       941       397       382      6656      7101       316       338       597       635
dram[21]:        348       369       751       706       654       626       811       919       392       358      6731      6386       313       311       554       568
dram[22]:        334       358       768       722       635       648       819       887       391       370      6933      6680       271       289       551       561
dram[23]:        395       345       763       717       642       629       866       860       381       375      7269      6828       297       320       587       597
dram[24]:        384       372       939       811       721       752       900       910       382       385      7267      6801       316       334       647       667
dram[25]:        332       302       868       736       673       730       892       815       379       373      6548      6613       290       297       550       580
dram[26]:        350       316       787       812       709       697       853       893       356       350      6655      6859       285       314       572       584
dram[27]:        339       321       800       749       694       689       780       797       369       376      6977      6640       315       282       636       550
dram[28]:        367       346       774       763       693       714       841       895       378       380      6800      6776       304       314       627       581
dram[29]:        324       310       781       801       644       687       816       785       396       361      6893      6273       300       282       580       595
dram[30]:        306       338       774       775       706       694       776       855       385       358      6805      6779       337       286       610       603
dram[31]:        322       329       808       768       698       702       814       816       381       382      6540      6514       363       311       620       639
maximum mf latency per bank:
dram[0]:       1568      1694      1415      1530      1482      1564      1625      1644      1763      1190      1028       975      1419      2013      1376      1271
dram[1]:       1774      1718      1654      1593      1604      1546      1674      1635      1625      1268      1030      1007      1778      1766      1573      1155
dram[2]:       1542      1639      1591      1602      1469      1640      1514      1541      1486      1341      1048       944      1401      1365      1518      1266
dram[3]:       1624      1881      1619      1593      1521      1561      1552      1621      1702      1330      1074       948      1199      1727      1539      1162
dram[4]:       1901      1962      1708      1590      1444      1538      1631      1625      1453      1018      1129      1125      1382      1354      1448      1413
dram[5]:       1979      2029      1861      1775      1741      1674      1866      1717      1741      1083      1130      1130      1188      1268      1562      1616
dram[6]:       1634      1696      1390      1356      1345      1352      1465      1485      1212      1196       893      1039      1090      1744      1203      1166
dram[7]:       1478      1696      1199      1354      1247      1268      1424      1370       924       986       861       913      1490       963      1040       999
dram[8]:       1731      1907      1637      1616      1715      1701      1786      1623      1332      1781      1234      1203      1364      1880      1295      1293
dram[9]:       1701      1676      1578      1539      1445      1480      1499      1546      1683      1714      1099      1061      1333      1955      1222      1249
dram[10]:       1702      1689      1584      1573      1457      1565      1669      1622      1687      1626      1187      1209      1180      1313      1327      1493
dram[11]:       1743      1921      1622      1528      1483      1502      1794      1806      1536      1751      1067      1364      1465      1448      1464      1516
dram[12]:       1528      1632      1328      1496      1295      1421      1496      1589      1459      1226       910      1072       921       936      1224      1214
dram[13]:       1446      1480      1274      1221      1161      1442      1369      1458      1579      1633       824       934      1473      1508      1155      1112
dram[14]:       1717      1749      1510      1512      1379      1523      1644      1706      1484      1134      1050      1212      1510      1234      1410      1227
dram[15]:       1803      1505      1531      1537      1535      1539      1616      1753      1505      1095      1059      1313      1519      1181      1552      1396
dram[16]:       1607      1457      1381      1269      1365      1310      1488      1420      1480      1496      1097      1026      1159      1195      1078      1262
dram[17]:       1758      1544      1422      1314      1453      1426      1513      1500      1522      1528      1023       990      1072      1201      1014      1362
dram[18]:       1612      1690      1352      1316      1355      1466      1610      1669      1349      1647       967       948      1324      1259      1054      1345
dram[19]:       1402      1442      1419      1120      1311      1434      1520      1478      1514      1567       914       913      1523      1529       968      1173
dram[20]:       1531      1709      1577      1373      1419      1544      1662      1575      1450      1732      1071      1029      1333      1395      1189      1349
dram[21]:       1849      1577      1580      1505      1403      1449      1533      1654      1322      1248       981       974      1417      1533      1411      1319
dram[22]:       1508      1632      1594      1374      1482      1429      1574      1621      1395      1564       965       951      1066      1014      1069      1347
dram[23]:       1813      1601      1513      1387      1472      1472      1733      1586      1587      1559      1024      1007      1349      1392      1177      1257
dram[24]:       1735      1871      1678      1532      1647      1648      1710      1724      1296      1440      1203      1220      1323      1478      1421      1473
dram[25]:       1354      1274      1399      1168      1249      1333      1413      1376      1226      1006       937       944      1391      1001      1270      1266
dram[26]:       1753      1634      1326      1514      1419      1369      1518      1524      1096      1137       924      1048      1721      1268      1167      1263
dram[27]:       1509      1358      1388      1516      1477      1528      1489      1461      1057      1348       952       984      1428       987      1290      1227
dram[28]:       1852      1685      1552      1410      1483      1722      1650      1670      1211      1356      1167      1119      1800      1847      1257      1273
dram[29]:       1613      1630      1422      1467      1297      1431      1429      1426       819      1362       947       911      1293      1309      1159      1131
dram[30]:       1520      1521      1481      1536      1626      1546      1349      1603      1571      1051      1025      1035      1531      1329      1095      1269
dram[31]:       1637      1719      1471      1382      1488      1432      1387      1477      1070      1127       973      1065      1609       999      1074      1313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93709 n_act=575 n_pre=559 n_ref_event=0 n_req=4579 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1476 bw_util=0.04893
n_activity=14098 dram_eff=0.3446
bk0: 281a 94992i bk1: 291a 94660i bk2: 228a 97498i bk3: 223a 97101i bk4: 288a 96739i bk5: 301a 96823i bk6: 236a 97237i bk7: 228a 97101i bk8: 204a 95757i bk9: 220a 95610i bk10: 152a 98371i bk11: 164a 97986i bk12: 152a 95521i bk13: 158a 94970i bk14: 128a 98049i bk15: 128a 98130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874427
Row_Buffer_Locality_read = 0.857776
Row_Buffer_Locality_write = 0.921470
Bank_Level_Parallism = 4.287033
Bank_Level_Parallism_Col = 3.968821
Bank_Level_Parallism_Ready = 2.072870
write_to_read_ratio_blp_rw_average = 0.349725
GrpLevelPara = 2.243176 

BW Util details:
bwutil = 0.048934 
total_CMD = 99276 
util_bw = 4858 
Wasted_Col = 4548 
Wasted_Row = 1429 
Idle = 88441 

BW Util Bottlenecks: 
RCDc_limit = 3477 
RCDWRc_limit = 455 
WTRc_limit = 3215 
RTWc_limit = 4236 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 2734 
RTWc_limit_alone = 3938 

Commands details: 
total_CMD = 99276 
n_nop = 93709 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 4579 
total_req = 4858 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 4858 
Row_Bus_Util =  0.011423 
CoL_Bus_Util = 0.048934 
Either_Row_CoL_Bus_Util = 0.056076 
Issued_on_Two_Bus_Simul_Util = 0.004281 
issued_two_Eff = 0.076343 
queue_avg = 1.834361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93608 n_act=595 n_pre=579 n_ref_event=0 n_req=4672 n_rd=3403 n_rd_L2_A=0 n_write=0 n_wr_bk=1566 bw_util=0.05005
n_activity=14445 dram_eff=0.344
bk0: 290a 94390i bk1: 296a 94448i bk2: 223a 97217i bk3: 222a 97229i bk4: 303a 96351i bk5: 299a 96677i bk6: 217a 96617i bk7: 217a 97306i bk8: 220a 95792i bk9: 224a 95908i bk10: 168a 98184i bk11: 149a 97894i bk12: 163a 94776i bk13: 152a 95051i bk14: 128a 97998i bk15: 132a 98327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872646
Row_Buffer_Locality_read = 0.852777
Row_Buffer_Locality_write = 0.925926
Bank_Level_Parallism = 4.394018
Bank_Level_Parallism_Col = 4.064301
Bank_Level_Parallism_Ready = 2.069028
write_to_read_ratio_blp_rw_average = 0.346810
GrpLevelPara = 2.260647 

BW Util details:
bwutil = 0.050052 
total_CMD = 99276 
util_bw = 4969 
Wasted_Col = 4751 
Wasted_Row = 1414 
Idle = 88142 

BW Util Bottlenecks: 
RCDc_limit = 3615 
RCDWRc_limit = 475 
WTRc_limit = 3631 
RTWc_limit = 4799 
CCDLc_limit = 2299 
rwq = 0 
CCDLc_limit_alone = 1502 
WTRc_limit_alone = 3165 
RTWc_limit_alone = 4468 

Commands details: 
total_CMD = 99276 
n_nop = 93608 
Read = 3403 
Write = 0 
L2_Alloc = 0 
L2_WB = 1566 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4672 
total_req = 4969 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4969 
Row_Bus_Util =  0.011826 
CoL_Bus_Util = 0.050052 
Either_Row_CoL_Bus_Util = 0.057093 
Issued_on_Two_Bus_Simul_Util = 0.004785 
issued_two_Eff = 0.083804 
queue_avg = 2.127775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12778
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93719 n_act=610 n_pre=594 n_ref_event=0 n_req=4560 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1407 bw_util=0.04833
n_activity=14980 dram_eff=0.3203
bk0: 280a 94297i bk1: 299a 94355i bk2: 232a 97506i bk3: 227a 97356i bk4: 285a 97246i bk5: 308a 97152i bk6: 228a 97354i bk7: 229a 97444i bk8: 208a 96047i bk9: 224a 96040i bk10: 157a 98091i bk11: 150a 98415i bk12: 152a 95836i bk13: 149a 96048i bk14: 130a 98297i bk15: 133a 98496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.855500
Row_Buffer_Locality_write = 0.897348
Bank_Level_Parallism = 3.765303
Bank_Level_Parallism_Col = 3.469515
Bank_Level_Parallism_Ready = 1.816590
write_to_read_ratio_blp_rw_average = 0.349240
GrpLevelPara = 2.092721 

BW Util details:
bwutil = 0.048330 
total_CMD = 99276 
util_bw = 4798 
Wasted_Col = 4857 
Wasted_Row = 1764 
Idle = 87857 

BW Util Bottlenecks: 
RCDc_limit = 3700 
RCDWRc_limit = 630 
WTRc_limit = 2533 
RTWc_limit = 4025 
CCDLc_limit = 1851 
rwq = 0 
CCDLc_limit_alone = 1261 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 3740 

Commands details: 
total_CMD = 99276 
n_nop = 93719 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1407 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 4560 
total_req = 4798 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 4798 
Row_Bus_Util =  0.012128 
CoL_Bus_Util = 0.048330 
Either_Row_CoL_Bus_Util = 0.055975 
Issued_on_Two_Bus_Simul_Util = 0.004482 
issued_two_Eff = 0.080079 
queue_avg = 1.679600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93511 n_act=615 n_pre=599 n_ref_event=0 n_req=4699 n_rd=3432 n_rd_L2_A=0 n_write=0 n_wr_bk=1570 bw_util=0.05038
n_activity=14891 dram_eff=0.3359
bk0: 293a 94611i bk1: 312a 93883i bk2: 227a 97416i bk3: 221a 97422i bk4: 304a 96916i bk5: 296a 96648i bk6: 228a 97069i bk7: 223a 97049i bk8: 216a 95575i bk9: 224a 95917i bk10: 159a 98128i bk11: 163a 98364i bk12: 148a 95606i bk13: 157a 96025i bk14: 130a 98340i bk15: 131a 98330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869121
Row_Buffer_Locality_read = 0.857517
Row_Buffer_Locality_write = 0.900553
Bank_Level_Parallism = 3.982269
Bank_Level_Parallism_Col = 3.614990
Bank_Level_Parallism_Ready = 1.994202
write_to_read_ratio_blp_rw_average = 0.359741
GrpLevelPara = 2.153388 

BW Util details:
bwutil = 0.050385 
total_CMD = 99276 
util_bw = 5002 
Wasted_Col = 4891 
Wasted_Row = 1612 
Idle = 87771 

BW Util Bottlenecks: 
RCDc_limit = 3583 
RCDWRc_limit = 625 
WTRc_limit = 3018 
RTWc_limit = 4004 
CCDLc_limit = 1698 
rwq = 0 
CCDLc_limit_alone = 1084 
WTRc_limit_alone = 2615 
RTWc_limit_alone = 3793 

Commands details: 
total_CMD = 99276 
n_nop = 93511 
Read = 3432 
Write = 0 
L2_Alloc = 0 
L2_WB = 1570 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 4699 
total_req = 5002 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 5002 
Row_Bus_Util =  0.012229 
CoL_Bus_Util = 0.050385 
Either_Row_CoL_Bus_Util = 0.058070 
Issued_on_Two_Bus_Simul_Util = 0.004543 
issued_two_Eff = 0.078231 
queue_avg = 1.796396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7964
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93623 n_act=629 n_pre=613 n_ref_event=0 n_req=4593 n_rd=3386 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.0494
n_activity=14504 dram_eff=0.3381
bk0: 287a 94037i bk1: 302a 94311i bk2: 233a 97196i bk3: 228a 97078i bk4: 282a 96897i bk5: 290a 97019i bk6: 229a 97333i bk7: 230a 97552i bk8: 212a 95419i bk9: 228a 95905i bk10: 162a 98599i bk11: 159a 98123i bk12: 152a 95716i bk13: 153a 95807i bk14: 120a 98338i bk15: 119a 98333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863052
Row_Buffer_Locality_read = 0.851447
Row_Buffer_Locality_write = 0.895609
Bank_Level_Parallism = 4.045860
Bank_Level_Parallism_Col = 3.589824
Bank_Level_Parallism_Ready = 1.932504
write_to_read_ratio_blp_rw_average = 0.369913
GrpLevelPara = 2.140285 

BW Util details:
bwutil = 0.049398 
total_CMD = 99276 
util_bw = 4904 
Wasted_Col = 4802 
Wasted_Row = 1502 
Idle = 88068 

BW Util Bottlenecks: 
RCDc_limit = 3725 
RCDWRc_limit = 591 
WTRc_limit = 2671 
RTWc_limit = 4014 
CCDLc_limit = 1653 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 2363 
RTWc_limit_alone = 3769 

Commands details: 
total_CMD = 99276 
n_nop = 93623 
Read = 3386 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4593 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 4904 
Row_Bus_Util =  0.012511 
CoL_Bus_Util = 0.049398 
Either_Row_CoL_Bus_Util = 0.056942 
Issued_on_Two_Bus_Simul_Util = 0.004966 
issued_two_Eff = 0.087210 
queue_avg = 1.704944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70494
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93562 n_act=578 n_pre=562 n_ref_event=0 n_req=4672 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=1560 bw_util=0.05012
n_activity=14130 dram_eff=0.3522
bk0: 281a 94588i bk1: 295a 94333i bk2: 228a 97434i bk3: 224a 97539i bk4: 305a 97003i bk5: 290a 97231i bk6: 220a 97383i bk7: 227a 97323i bk8: 216a 95639i bk9: 228a 95779i bk10: 161a 98295i bk11: 162a 98159i bk12: 157a 94985i bk13: 159a 95636i bk14: 134a 98234i bk15: 129a 98466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876284
Row_Buffer_Locality_read = 0.861534
Row_Buffer_Locality_write = 0.916401
Bank_Level_Parallism = 4.186269
Bank_Level_Parallism_Col = 3.782255
Bank_Level_Parallism_Ready = 1.962822
write_to_read_ratio_blp_rw_average = 0.366658
GrpLevelPara = 2.210673 

BW Util details:
bwutil = 0.050123 
total_CMD = 99276 
util_bw = 4976 
Wasted_Col = 4494 
Wasted_Row = 1294 
Idle = 88512 

BW Util Bottlenecks: 
RCDc_limit = 3528 
RCDWRc_limit = 561 
WTRc_limit = 2146 
RTWc_limit = 4505 
CCDLc_limit = 1597 
rwq = 0 
CCDLc_limit_alone = 992 
WTRc_limit_alone = 1901 
RTWc_limit_alone = 4145 

Commands details: 
total_CMD = 99276 
n_nop = 93562 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 1560 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4672 
total_req = 4976 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4976 
Row_Bus_Util =  0.011483 
CoL_Bus_Util = 0.050123 
Either_Row_CoL_Bus_Util = 0.057557 
Issued_on_Two_Bus_Simul_Util = 0.004049 
issued_two_Eff = 0.070354 
queue_avg = 1.823966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82397
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93751 n_act=571 n_pre=555 n_ref_event=0 n_req=4552 n_rd=3345 n_rd_L2_A=0 n_write=0 n_wr_bk=1489 bw_util=0.04869
n_activity=14531 dram_eff=0.3327
bk0: 293a 94661i bk1: 285a 94703i bk2: 222a 97279i bk3: 214a 97288i bk4: 291a 96721i bk5: 293a 96838i bk6: 223a 97478i bk7: 223a 97320i bk8: 208a 96006i bk9: 216a 95832i bk10: 158a 98269i bk11: 157a 97959i bk12: 154a 95755i bk13: 152a 95369i bk14: 130a 98272i bk15: 126a 98237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874561
Row_Buffer_Locality_read = 0.857997
Row_Buffer_Locality_write = 0.920464
Bank_Level_Parallism = 4.051977
Bank_Level_Parallism_Col = 3.764549
Bank_Level_Parallism_Ready = 1.987381
write_to_read_ratio_blp_rw_average = 0.346916
GrpLevelPara = 2.141654 

BW Util details:
bwutil = 0.048693 
total_CMD = 99276 
util_bw = 4834 
Wasted_Col = 4704 
Wasted_Row = 1563 
Idle = 88175 

BW Util Bottlenecks: 
RCDc_limit = 3492 
RCDWRc_limit = 524 
WTRc_limit = 3496 
RTWc_limit = 3738 
CCDLc_limit = 2028 
rwq = 0 
CCDLc_limit_alone = 1279 
WTRc_limit_alone = 3020 
RTWc_limit_alone = 3465 

Commands details: 
total_CMD = 99276 
n_nop = 93751 
Read = 3345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1489 
n_act = 571 
n_pre = 555 
n_ref = 0 
n_req = 4552 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 1126 
issued_total_col = 4834 
Row_Bus_Util =  0.011342 
CoL_Bus_Util = 0.048693 
Either_Row_CoL_Bus_Util = 0.055653 
Issued_on_Two_Bus_Simul_Util = 0.004382 
issued_two_Eff = 0.078733 
queue_avg = 1.820641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82064
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93615 n_act=603 n_pre=587 n_ref_event=0 n_req=4609 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.04938
n_activity=14211 dram_eff=0.3449
bk0: 282a 94800i bk1: 295a 94849i bk2: 227a 97362i bk3: 223a 97243i bk4: 289a 96755i bk5: 296a 96414i bk6: 227a 97014i bk7: 223a 97133i bk8: 224a 96015i bk9: 220a 96257i bk10: 160a 98360i bk11: 160a 98280i bk12: 154a 95532i bk13: 151a 95440i bk14: 127a 98184i bk15: 137a 97922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869169
Row_Buffer_Locality_read = 0.852430
Row_Buffer_Locality_write = 0.915980
Bank_Level_Parallism = 4.108531
Bank_Level_Parallism_Col = 3.709217
Bank_Level_Parallism_Ready = 2.064667
write_to_read_ratio_blp_rw_average = 0.338908
GrpLevelPara = 2.166387 

BW Util details:
bwutil = 0.049377 
total_CMD = 99276 
util_bw = 4902 
Wasted_Col = 4773 
Wasted_Row = 1391 
Idle = 88210 

BW Util Bottlenecks: 
RCDc_limit = 3804 
RCDWRc_limit = 522 
WTRc_limit = 2999 
RTWc_limit = 3742 
CCDLc_limit = 1841 
rwq = 0 
CCDLc_limit_alone = 1176 
WTRc_limit_alone = 2536 
RTWc_limit_alone = 3540 

Commands details: 
total_CMD = 99276 
n_nop = 93615 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4609 
total_req = 4902 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4902 
Row_Bus_Util =  0.011987 
CoL_Bus_Util = 0.049377 
Either_Row_CoL_Bus_Util = 0.057023 
Issued_on_Two_Bus_Simul_Util = 0.004341 
issued_two_Eff = 0.076135 
queue_avg = 1.713284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71328
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93728 n_act=579 n_pre=563 n_ref_event=0 n_req=4525 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1467 bw_util=0.04869
n_activity=14346 dram_eff=0.337
bk0: 291a 94186i bk1: 293a 94907i bk2: 220a 97243i bk3: 223a 97496i bk4: 296a 96787i bk5: 288a 96990i bk6: 224a 97167i bk7: 216a 96654i bk8: 220a 96041i bk9: 232a 96008i bk10: 156a 98044i bk11: 145a 98121i bk12: 149a 96155i bk13: 156a 95975i bk14: 130a 98367i bk15: 128a 98265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872044
Row_Buffer_Locality_read = 0.857440
Row_Buffer_Locality_write = 0.914508
Bank_Level_Parallism = 4.029952
Bank_Level_Parallism_Col = 3.733019
Bank_Level_Parallism_Ready = 2.154737
write_to_read_ratio_blp_rw_average = 0.344256
GrpLevelPara = 2.187915 

BW Util details:
bwutil = 0.048693 
total_CMD = 99276 
util_bw = 4834 
Wasted_Col = 4656 
Wasted_Row = 1561 
Idle = 88225 

BW Util Bottlenecks: 
RCDc_limit = 3525 
RCDWRc_limit = 511 
WTRc_limit = 2577 
RTWc_limit = 3605 
CCDLc_limit = 1587 
rwq = 0 
CCDLc_limit_alone = 1082 
WTRc_limit_alone = 2264 
RTWc_limit_alone = 3413 

Commands details: 
total_CMD = 99276 
n_nop = 93728 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1467 
n_act = 579 
n_pre = 563 
n_ref = 0 
n_req = 4525 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 1142 
issued_total_col = 4834 
Row_Bus_Util =  0.011503 
CoL_Bus_Util = 0.048693 
Either_Row_CoL_Bus_Util = 0.055885 
Issued_on_Two_Bus_Simul_Util = 0.004311 
issued_two_Eff = 0.077145 
queue_avg = 1.583595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5836
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93611 n_act=603 n_pre=587 n_ref_event=0 n_req=4630 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=1537 bw_util=0.04968
n_activity=14156 dram_eff=0.3484
bk0: 284a 94471i bk1: 301a 94123i bk2: 229a 97087i bk3: 227a 97068i bk4: 298a 96994i bk5: 309a 97003i bk6: 219a 96883i bk7: 224a 96972i bk8: 208a 96121i bk9: 228a 95898i bk10: 161a 98305i bk11: 158a 98378i bk12: 159a 95782i bk13: 150a 95587i bk14: 127a 98399i bk15: 113a 98258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869762
Row_Buffer_Locality_read = 0.853608
Row_Buffer_Locality_write = 0.914170
Bank_Level_Parallism = 4.140657
Bank_Level_Parallism_Col = 3.783624
Bank_Level_Parallism_Ready = 1.954988
write_to_read_ratio_blp_rw_average = 0.353191
GrpLevelPara = 2.218090 

BW Util details:
bwutil = 0.049680 
total_CMD = 99276 
util_bw = 4932 
Wasted_Col = 4547 
Wasted_Row = 1562 
Idle = 88235 

BW Util Bottlenecks: 
RCDc_limit = 3484 
RCDWRc_limit = 555 
WTRc_limit = 2647 
RTWc_limit = 4040 
CCDLc_limit = 1618 
rwq = 0 
CCDLc_limit_alone = 1054 
WTRc_limit_alone = 2310 
RTWc_limit_alone = 3813 

Commands details: 
total_CMD = 99276 
n_nop = 93611 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1537 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4630 
total_req = 4932 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4932 
Row_Bus_Util =  0.011987 
CoL_Bus_Util = 0.049680 
Either_Row_CoL_Bus_Util = 0.057063 
Issued_on_Two_Bus_Simul_Util = 0.004603 
issued_two_Eff = 0.080671 
queue_avg = 1.626294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62629
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93656 n_act=621 n_pre=605 n_ref_event=0 n_req=4560 n_rd=3344 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.04877
n_activity=14734 dram_eff=0.3286
bk0: 287a 94498i bk1: 286a 94566i bk2: 224a 97190i bk3: 223a 97372i bk4: 286a 97057i bk5: 296a 96556i bk6: 221a 96941i bk7: 221a 97000i bk8: 208a 96475i bk9: 224a 95854i bk10: 160a 97972i bk11: 153a 98117i bk12: 153a 95705i bk13: 156a 95709i bk14: 124a 98185i bk15: 122a 98239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863816
Row_Buffer_Locality_read = 0.844199
Row_Buffer_Locality_write = 0.917763
Bank_Level_Parallism = 3.982858
Bank_Level_Parallism_Col = 3.700349
Bank_Level_Parallism_Ready = 1.962206
write_to_read_ratio_blp_rw_average = 0.315272
GrpLevelPara = 2.176172 

BW Util details:
bwutil = 0.048773 
total_CMD = 99276 
util_bw = 4842 
Wasted_Col = 4775 
Wasted_Row = 1817 
Idle = 87842 

BW Util Bottlenecks: 
RCDc_limit = 3772 
RCDWRc_limit = 485 
WTRc_limit = 3287 
RTWc_limit = 3392 
CCDLc_limit = 1824 
rwq = 0 
CCDLc_limit_alone = 1133 
WTRc_limit_alone = 2830 
RTWc_limit_alone = 3158 

Commands details: 
total_CMD = 99276 
n_nop = 93656 
Read = 3344 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 4560 
total_req = 4842 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 4842 
Row_Bus_Util =  0.012349 
CoL_Bus_Util = 0.048773 
Either_Row_CoL_Bus_Util = 0.056610 
Issued_on_Two_Bus_Simul_Util = 0.004513 
issued_two_Eff = 0.079715 
queue_avg = 1.773722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77372
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93510 n_act=617 n_pre=601 n_ref_event=0 n_req=4690 n_rd=3424 n_rd_L2_A=0 n_write=0 n_wr_bk=1600 bw_util=0.05061
n_activity=14171 dram_eff=0.3545
bk0: 290a 94433i bk1: 281a 94274i bk2: 215a 97537i bk3: 229a 96866i bk4: 306a 96881i bk5: 290a 96858i bk6: 236a 96685i bk7: 223a 96770i bk8: 232a 96128i bk9: 220a 95761i bk10: 156a 98018i bk11: 163a 97779i bk12: 158a 95003i bk13: 158a 95206i bk14: 131a 98150i bk15: 136a 97916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868443
Row_Buffer_Locality_read = 0.852512
Row_Buffer_Locality_write = 0.911532
Bank_Level_Parallism = 4.504381
Bank_Level_Parallism_Col = 4.047886
Bank_Level_Parallism_Ready = 2.007763
write_to_read_ratio_blp_rw_average = 0.336336
GrpLevelPara = 2.297886 

BW Util details:
bwutil = 0.050606 
total_CMD = 99276 
util_bw = 5024 
Wasted_Col = 4570 
Wasted_Row = 1249 
Idle = 88433 

BW Util Bottlenecks: 
RCDc_limit = 3659 
RCDWRc_limit = 565 
WTRc_limit = 3360 
RTWc_limit = 4140 
CCDLc_limit = 1943 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 2899 
RTWc_limit_alone = 3894 

Commands details: 
total_CMD = 99276 
n_nop = 93510 
Read = 3424 
Write = 0 
L2_Alloc = 0 
L2_WB = 1600 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 4690 
total_req = 5024 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 5024 
Row_Bus_Util =  0.012269 
CoL_Bus_Util = 0.050606 
Either_Row_CoL_Bus_Util = 0.058081 
Issued_on_Two_Bus_Simul_Util = 0.004795 
issued_two_Eff = 0.082553 
queue_avg = 1.986432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98643
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93742 n_act=594 n_pre=578 n_ref_event=0 n_req=4543 n_rd=3373 n_rd_L2_A=0 n_write=0 n_wr_bk=1430 bw_util=0.04838
n_activity=13978 dram_eff=0.3436
bk0: 306a 94827i bk1: 272a 94253i bk2: 218a 97415i bk3: 225a 97431i bk4: 305a 96836i bk5: 293a 97195i bk6: 217a 97285i bk7: 230a 97053i bk8: 224a 96119i bk9: 208a 95941i bk10: 155a 98284i bk11: 161a 98432i bk12: 163a 95827i bk13: 150a 96289i bk14: 124a 97872i bk15: 122a 98402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869249
Row_Buffer_Locality_read = 0.855915
Row_Buffer_Locality_write = 0.907692
Bank_Level_Parallism = 4.057271
Bank_Level_Parallism_Col = 3.648431
Bank_Level_Parallism_Ready = 1.960858
write_to_read_ratio_blp_rw_average = 0.344397
GrpLevelPara = 2.196273 

BW Util details:
bwutil = 0.048380 
total_CMD = 99276 
util_bw = 4803 
Wasted_Col = 4515 
Wasted_Row = 1403 
Idle = 88555 

BW Util Bottlenecks: 
RCDc_limit = 3622 
RCDWRc_limit = 562 
WTRc_limit = 2494 
RTWc_limit = 3979 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1153 
WTRc_limit_alone = 2147 
RTWc_limit_alone = 3743 

Commands details: 
total_CMD = 99276 
n_nop = 93742 
Read = 3373 
Write = 0 
L2_Alloc = 0 
L2_WB = 1430 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 4543 
total_req = 4803 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 4803 
Row_Bus_Util =  0.011805 
CoL_Bus_Util = 0.048380 
Either_Row_CoL_Bus_Util = 0.055744 
Issued_on_Two_Bus_Simul_Util = 0.004442 
issued_two_Eff = 0.079689 
queue_avg = 1.586990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58699
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93803 n_act=583 n_pre=567 n_ref_event=0 n_req=4483 n_rd=3309 n_rd_L2_A=0 n_write=0 n_wr_bk=1459 bw_util=0.04803
n_activity=13707 dram_eff=0.3479
bk0: 269a 95078i bk1: 298a 95127i bk2: 223a 97147i bk3: 222a 97291i bk4: 278a 97291i bk5: 297a 97154i bk6: 216a 97221i bk7: 213a 96656i bk8: 196a 96022i bk9: 220a 95863i bk10: 160a 98267i bk11: 155a 98224i bk12: 150a 96617i bk13: 152a 95844i bk14: 136a 98224i bk15: 124a 98281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869953
Row_Buffer_Locality_read = 0.851617
Row_Buffer_Locality_write = 0.921635
Bank_Level_Parallism = 4.012435
Bank_Level_Parallism_Col = 3.593781
Bank_Level_Parallism_Ready = 1.930579
write_to_read_ratio_blp_rw_average = 0.342740
GrpLevelPara = 2.197011 

BW Util details:
bwutil = 0.048028 
total_CMD = 99276 
util_bw = 4768 
Wasted_Col = 4474 
Wasted_Row = 1373 
Idle = 88661 

BW Util Bottlenecks: 
RCDc_limit = 3600 
RCDWRc_limit = 494 
WTRc_limit = 2202 
RTWc_limit = 3408 
CCDLc_limit = 1425 
rwq = 0 
CCDLc_limit_alone = 1061 
WTRc_limit_alone = 2026 
RTWc_limit_alone = 3220 

Commands details: 
total_CMD = 99276 
n_nop = 93803 
Read = 3309 
Write = 0 
L2_Alloc = 0 
L2_WB = 1459 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4483 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4768 
Row_Bus_Util =  0.011584 
CoL_Bus_Util = 0.048028 
Either_Row_CoL_Bus_Util = 0.055129 
Issued_on_Two_Bus_Simul_Util = 0.004482 
issued_two_Eff = 0.081308 
queue_avg = 1.653713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65371
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93579 n_act=583 n_pre=567 n_ref_event=0 n_req=4658 n_rd=3388 n_rd_L2_A=0 n_write=0 n_wr_bk=1587 bw_util=0.05011
n_activity=14625 dram_eff=0.3402
bk0: 283a 94502i bk1: 298a 94930i bk2: 222a 96903i bk3: 234a 97160i bk4: 295a 96985i bk5: 290a 96485i bk6: 219a 97416i bk7: 228a 97472i bk8: 216a 95734i bk9: 224a 95807i bk10: 160a 98428i bk11: 164a 97937i bk12: 155a 95573i bk13: 147a 95335i bk14: 122a 98145i bk15: 131a 98212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874839
Row_Buffer_Locality_read = 0.856257
Row_Buffer_Locality_write = 0.924409
Bank_Level_Parallism = 4.023591
Bank_Level_Parallism_Col = 3.741649
Bank_Level_Parallism_Ready = 2.052261
write_to_read_ratio_blp_rw_average = 0.356245
GrpLevelPara = 2.157526 

BW Util details:
bwutil = 0.050113 
total_CMD = 99276 
util_bw = 4975 
Wasted_Col = 4882 
Wasted_Row = 1588 
Idle = 87831 

BW Util Bottlenecks: 
RCDc_limit = 3716 
RCDWRc_limit = 482 
WTRc_limit = 2948 
RTWc_limit = 4300 
CCDLc_limit = 1893 
rwq = 0 
CCDLc_limit_alone = 1122 
WTRc_limit_alone = 2425 
RTWc_limit_alone = 4052 

Commands details: 
total_CMD = 99276 
n_nop = 93579 
Read = 3388 
Write = 0 
L2_Alloc = 0 
L2_WB = 1587 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4658 
total_req = 4975 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4975 
Row_Bus_Util =  0.011584 
CoL_Bus_Util = 0.050113 
Either_Row_CoL_Bus_Util = 0.057385 
Issued_on_Two_Bus_Simul_Util = 0.004311 
issued_two_Eff = 0.075127 
queue_avg = 1.691678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69168
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93704 n_act=595 n_pre=579 n_ref_event=0 n_req=4550 n_rd=3372 n_rd_L2_A=0 n_write=0 n_wr_bk=1480 bw_util=0.04887
n_activity=14148 dram_eff=0.3429
bk0: 277a 94557i bk1: 293a 94607i bk2: 224a 97555i bk3: 218a 97282i bk4: 290a 97321i bk5: 298a 96961i bk6: 226a 97288i bk7: 218a 96961i bk8: 216a 96034i bk9: 228a 96070i bk10: 160a 97811i bk11: 155a 98166i bk12: 153a 95292i bk13: 164a 96112i bk14: 123a 97976i bk15: 129a 98057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869231
Row_Buffer_Locality_read = 0.856168
Row_Buffer_Locality_write = 0.906621
Bank_Level_Parallism = 4.110176
Bank_Level_Parallism_Col = 3.770011
Bank_Level_Parallism_Ready = 2.029679
write_to_read_ratio_blp_rw_average = 0.361070
GrpLevelPara = 2.153722 

BW Util details:
bwutil = 0.048874 
total_CMD = 99276 
util_bw = 4852 
Wasted_Col = 4556 
Wasted_Row = 1520 
Idle = 88348 

BW Util Bottlenecks: 
RCDc_limit = 3485 
RCDWRc_limit = 520 
WTRc_limit = 2222 
RTWc_limit = 3915 
CCDLc_limit = 1487 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 1981 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 99276 
n_nop = 93704 
Read = 3372 
Write = 0 
L2_Alloc = 0 
L2_WB = 1480 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4550 
total_req = 4852 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4852 
Row_Bus_Util =  0.011826 
CoL_Bus_Util = 0.048874 
Either_Row_CoL_Bus_Util = 0.056126 
Issued_on_Two_Bus_Simul_Util = 0.004573 
issued_two_Eff = 0.081479 
queue_avg = 1.581419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58142
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93670 n_act=598 n_pre=582 n_ref_event=0 n_req=4610 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1501 bw_util=0.04919
n_activity=14719 dram_eff=0.3317
bk0: 308a 94313i bk1: 280a 95186i bk2: 226a 97306i bk3: 220a 97483i bk4: 295a 96761i bk5: 299a 97043i bk6: 221a 97430i bk7: 225a 97046i bk8: 208a 96120i bk9: 224a 96059i bk10: 160a 98332i bk11: 155a 98265i bk12: 163a 96065i bk13: 145a 95861i bk14: 127a 98033i bk15: 126a 98192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870282
Row_Buffer_Locality_read = 0.854228
Row_Buffer_Locality_write = 0.914495
Bank_Level_Parallism = 3.899928
Bank_Level_Parallism_Col = 3.575835
Bank_Level_Parallism_Ready = 1.941020
write_to_read_ratio_blp_rw_average = 0.326754
GrpLevelPara = 2.107318 

BW Util details:
bwutil = 0.049186 
total_CMD = 99276 
util_bw = 4883 
Wasted_Col = 4680 
Wasted_Row = 1599 
Idle = 88114 

BW Util Bottlenecks: 
RCDc_limit = 3589 
RCDWRc_limit = 510 
WTRc_limit = 2782 
RTWc_limit = 3327 
CCDLc_limit = 1801 
rwq = 0 
CCDLc_limit_alone = 1229 
WTRc_limit_alone = 2451 
RTWc_limit_alone = 3086 

Commands details: 
total_CMD = 99276 
n_nop = 93670 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1501 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 4610 
total_req = 4883 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 4883 
Row_Bus_Util =  0.011886 
CoL_Bus_Util = 0.049186 
Either_Row_CoL_Bus_Util = 0.056469 
Issued_on_Two_Bus_Simul_Util = 0.004603 
issued_two_Eff = 0.081520 
queue_avg = 1.731295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73129
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93639 n_act=594 n_pre=578 n_ref_event=0 n_req=4580 n_rd=3400 n_rd_L2_A=0 n_write=0 n_wr_bk=1486 bw_util=0.04922
n_activity=14297 dram_eff=0.3418
bk0: 295a 94820i bk1: 291a 94963i bk2: 228a 97378i bk3: 228a 97644i bk4: 285a 96934i bk5: 293a 96720i bk6: 221a 97233i bk7: 232a 97015i bk8: 228a 95802i bk9: 227a 95847i bk10: 151a 98193i bk11: 154a 98406i bk12: 154a 95987i bk13: 154a 96005i bk14: 131a 97932i bk15: 128a 98084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870306
Row_Buffer_Locality_read = 0.853824
Row_Buffer_Locality_write = 0.917797
Bank_Level_Parallism = 3.914392
Bank_Level_Parallism_Col = 3.596231
Bank_Level_Parallism_Ready = 2.056897
write_to_read_ratio_blp_rw_average = 0.340520
GrpLevelPara = 2.145776 

BW Util details:
bwutil = 0.049216 
total_CMD = 99276 
util_bw = 4886 
Wasted_Col = 4714 
Wasted_Row = 1649 
Idle = 88027 

BW Util Bottlenecks: 
RCDc_limit = 3697 
RCDWRc_limit = 478 
WTRc_limit = 2303 
RTWc_limit = 3785 
CCDLc_limit = 1623 
rwq = 0 
CCDLc_limit_alone = 1059 
WTRc_limit_alone = 1990 
RTWc_limit_alone = 3534 

Commands details: 
total_CMD = 99276 
n_nop = 93639 
Read = 3400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1486 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 4580 
total_req = 4886 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 4886 
Row_Bus_Util =  0.011805 
CoL_Bus_Util = 0.049216 
Either_Row_CoL_Bus_Util = 0.056781 
Issued_on_Two_Bus_Simul_Util = 0.004241 
issued_two_Eff = 0.074685 
queue_avg = 1.642693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64269
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93713 n_act=622 n_pre=606 n_ref_event=0 n_req=4505 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=1444 bw_util=0.0482
n_activity=13957 dram_eff=0.3428
bk0: 285a 94828i bk1: 300a 94418i bk2: 230a 97507i bk3: 220a 97300i bk4: 289a 96563i bk5: 286a 96751i bk6: 218a 97401i bk7: 218a 97296i bk8: 200a 95991i bk9: 212a 95947i bk10: 159a 98332i bk11: 159a 98377i bk12: 150a 95971i bk13: 162a 95434i bk14: 125a 98454i bk15: 128a 98084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861931
Row_Buffer_Locality_read = 0.845256
Row_Buffer_Locality_write = 0.909794
Bank_Level_Parallism = 3.955943
Bank_Level_Parallism_Col = 3.564489
Bank_Level_Parallism_Ready = 1.924347
write_to_read_ratio_blp_rw_average = 0.341686
GrpLevelPara = 2.148812 

BW Util details:
bwutil = 0.048199 
total_CMD = 99276 
util_bw = 4785 
Wasted_Col = 4794 
Wasted_Row = 1611 
Idle = 88086 

BW Util Bottlenecks: 
RCDc_limit = 3822 
RCDWRc_limit = 559 
WTRc_limit = 2466 
RTWc_limit = 3929 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1088 
WTRc_limit_alone = 2106 
RTWc_limit_alone = 3641 

Commands details: 
total_CMD = 99276 
n_nop = 93713 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1444 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 4505 
total_req = 4785 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 4785 
Row_Bus_Util =  0.012370 
CoL_Bus_Util = 0.048199 
Either_Row_CoL_Bus_Util = 0.056036 
Issued_on_Two_Bus_Simul_Util = 0.004533 
issued_two_Eff = 0.080892 
queue_avg = 1.622497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6225
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93710 n_act=605 n_pre=589 n_ref_event=0 n_req=4565 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1456 bw_util=0.04858
n_activity=14282 dram_eff=0.3377
bk0: 286a 95148i bk1: 288a 94510i bk2: 232a 97172i bk3: 227a 97670i bk4: 286a 96832i bk5: 295a 96974i bk6: 219a 97471i bk7: 225a 97368i bk8: 216a 95964i bk9: 212a 95994i bk10: 160a 98621i bk11: 162a 98618i bk12: 151a 95635i bk13: 151a 95701i bk14: 127a 98100i bk15: 130a 98100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867470
Row_Buffer_Locality_read = 0.851203
Row_Buffer_Locality_write = 0.913189
Bank_Level_Parallism = 3.975558
Bank_Level_Parallism_Col = 3.542980
Bank_Level_Parallism_Ready = 1.773378
write_to_read_ratio_blp_rw_average = 0.354117
GrpLevelPara = 2.156966 

BW Util details:
bwutil = 0.048582 
total_CMD = 99276 
util_bw = 4823 
Wasted_Col = 4615 
Wasted_Row = 1404 
Idle = 88434 

BW Util Bottlenecks: 
RCDc_limit = 3649 
RCDWRc_limit = 578 
WTRc_limit = 2654 
RTWc_limit = 4086 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1099 
WTRc_limit_alone = 2302 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 99276 
n_nop = 93710 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1456 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 4565 
total_req = 4823 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 4823 
Row_Bus_Util =  0.012027 
CoL_Bus_Util = 0.048582 
Either_Row_CoL_Bus_Util = 0.056066 
Issued_on_Two_Bus_Simul_Util = 0.004543 
issued_two_Eff = 0.081028 
queue_avg = 1.616685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61668
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93718 n_act=601 n_pre=585 n_ref_event=0 n_req=4511 n_rd=3352 n_rd_L2_A=0 n_write=0 n_wr_bk=1438 bw_util=0.04825
n_activity=15260 dram_eff=0.3139
bk0: 278a 94627i bk1: 286a 93954i bk2: 222a 97683i bk3: 229a 97730i bk4: 297a 96988i bk5: 297a 97032i bk6: 218a 97382i bk7: 218a 97266i bk8: 224a 95875i bk9: 208a 95712i bk10: 160a 98147i bk11: 153a 98342i bk12: 154a 95717i bk13: 155a 95892i bk14: 126a 98330i bk15: 127a 98349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866770
Row_Buffer_Locality_read = 0.854117
Row_Buffer_Locality_write = 0.903365
Bank_Level_Parallism = 3.802928
Bank_Level_Parallism_Col = 3.515708
Bank_Level_Parallism_Ready = 2.027349
write_to_read_ratio_blp_rw_average = 0.361925
GrpLevelPara = 2.078593 

BW Util details:
bwutil = 0.048249 
total_CMD = 99276 
util_bw = 4790 
Wasted_Col = 4968 
Wasted_Row = 1786 
Idle = 87732 

BW Util Bottlenecks: 
RCDc_limit = 3677 
RCDWRc_limit = 616 
WTRc_limit = 2402 
RTWc_limit = 4170 
CCDLc_limit = 1714 
rwq = 0 
CCDLc_limit_alone = 1132 
WTRc_limit_alone = 2091 
RTWc_limit_alone = 3899 

Commands details: 
total_CMD = 99276 
n_nop = 93718 
Read = 3352 
Write = 0 
L2_Alloc = 0 
L2_WB = 1438 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4511 
total_req = 4790 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4790 
Row_Bus_Util =  0.011946 
CoL_Bus_Util = 0.048249 
Either_Row_CoL_Bus_Util = 0.055985 
Issued_on_Two_Bus_Simul_Util = 0.004210 
issued_two_Eff = 0.075207 
queue_avg = 1.577229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57723
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93634 n_act=635 n_pre=619 n_ref_event=0 n_req=4537 n_rd=3339 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.04894
n_activity=14584 dram_eff=0.3332
bk0: 278a 94612i bk1: 288a 94758i bk2: 225a 97108i bk3: 224a 97295i bk4: 271a 97070i bk5: 281a 96859i bk6: 230a 96950i bk7: 222a 96694i bk8: 216a 95947i bk9: 220a 95818i bk10: 158a 98343i bk11: 162a 98287i bk12: 157a 95272i bk13: 150a 94980i bk14: 131a 98053i bk15: 126a 98352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860040
Row_Buffer_Locality_read = 0.843366
Row_Buffer_Locality_write = 0.906511
Bank_Level_Parallism = 4.169353
Bank_Level_Parallism_Col = 3.789256
Bank_Level_Parallism_Ready = 1.926734
write_to_read_ratio_blp_rw_average = 0.347003
GrpLevelPara = 2.204175 

BW Util details:
bwutil = 0.048944 
total_CMD = 99276 
util_bw = 4859 
Wasted_Col = 4731 
Wasted_Row = 1576 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 3887 
RCDWRc_limit = 512 
WTRc_limit = 2779 
RTWc_limit = 4195 
CCDLc_limit = 1984 
rwq = 0 
CCDLc_limit_alone = 1218 
WTRc_limit_alone = 2356 
RTWc_limit_alone = 3852 

Commands details: 
total_CMD = 99276 
n_nop = 93634 
Read = 3339 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 4537 
total_req = 4859 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 4859 
Row_Bus_Util =  0.012631 
CoL_Bus_Util = 0.048944 
Either_Row_CoL_Bus_Util = 0.056831 
Issued_on_Two_Bus_Simul_Util = 0.004744 
issued_two_Eff = 0.083481 
queue_avg = 1.640628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64063
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93736 n_act=595 n_pre=579 n_ref_event=0 n_req=4502 n_rd=3315 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.04854
n_activity=14308 dram_eff=0.3368
bk0: 292a 94270i bk1: 285a 95398i bk2: 218a 97518i bk3: 224a 97390i bk4: 294a 97166i bk5: 285a 96823i bk6: 228a 97584i bk7: 217a 97359i bk8: 208a 95905i bk9: 212a 95918i bk10: 150a 98590i bk11: 158a 98222i bk12: 147a 95821i bk13: 150a 96074i bk14: 121a 98166i bk15: 126a 98176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867837
Row_Buffer_Locality_read = 0.853092
Row_Buffer_Locality_write = 0.909014
Bank_Level_Parallism = 3.845069
Bank_Level_Parallism_Col = 3.520953
Bank_Level_Parallism_Ready = 1.944802
write_to_read_ratio_blp_rw_average = 0.340444
GrpLevelPara = 2.136221 

BW Util details:
bwutil = 0.048541 
total_CMD = 99276 
util_bw = 4819 
Wasted_Col = 4574 
Wasted_Row = 1670 
Idle = 88213 

BW Util Bottlenecks: 
RCDc_limit = 3526 
RCDWRc_limit = 627 
WTRc_limit = 2353 
RTWc_limit = 3414 
CCDLc_limit = 1548 
rwq = 0 
CCDLc_limit_alone = 1028 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 3202 

Commands details: 
total_CMD = 99276 
n_nop = 93736 
Read = 3315 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4502 
total_req = 4819 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4819 
Row_Bus_Util =  0.011826 
CoL_Bus_Util = 0.048541 
Either_Row_CoL_Bus_Util = 0.055804 
Issued_on_Two_Bus_Simul_Util = 0.004563 
issued_two_Eff = 0.081769 
queue_avg = 1.512682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51268
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93591 n_act=615 n_pre=599 n_ref_event=0 n_req=4598 n_rd=3378 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.04934
n_activity=14481 dram_eff=0.3382
bk0: 299a 94661i bk1: 295a 94911i bk2: 226a 97188i bk3: 223a 97661i bk4: 289a 96688i bk5: 292a 96464i bk6: 223a 96698i bk7: 227a 96962i bk8: 208a 95496i bk9: 220a 95707i bk10: 148a 98261i bk11: 159a 98276i bk12: 160a 95078i bk13: 154a 95352i bk14: 120a 98450i bk15: 135a 98386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866246
Row_Buffer_Locality_read = 0.849615
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 4.167780
Bank_Level_Parallism_Col = 3.821110
Bank_Level_Parallism_Ready = 2.060229
write_to_read_ratio_blp_rw_average = 0.347754
GrpLevelPara = 2.211940 

BW Util details:
bwutil = 0.049337 
total_CMD = 99276 
util_bw = 4898 
Wasted_Col = 4785 
Wasted_Row = 1540 
Idle = 88053 

BW Util Bottlenecks: 
RCDc_limit = 3775 
RCDWRc_limit = 592 
WTRc_limit = 3481 
RTWc_limit = 3824 
CCDLc_limit = 2102 
rwq = 0 
CCDLc_limit_alone = 1276 
WTRc_limit_alone = 2983 
RTWc_limit_alone = 3496 

Commands details: 
total_CMD = 99276 
n_nop = 93591 
Read = 3378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 4598 
total_req = 4898 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 4898 
Row_Bus_Util =  0.012229 
CoL_Bus_Util = 0.049337 
Either_Row_CoL_Bus_Util = 0.057265 
Issued_on_Two_Bus_Simul_Util = 0.004301 
issued_two_Eff = 0.075110 
queue_avg = 1.631472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63147
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93663 n_act=608 n_pre=592 n_ref_event=0 n_req=4620 n_rd=3368 n_rd_L2_A=0 n_write=0 n_wr_bk=1522 bw_util=0.04926
n_activity=14311 dram_eff=0.3417
bk0: 305a 94790i bk1: 286a 94772i bk2: 224a 97415i bk3: 219a 97452i bk4: 288a 96706i bk5: 310a 96733i bk6: 228a 97312i bk7: 214a 97189i bk8: 204a 95731i bk9: 216a 96190i bk10: 155a 98316i bk11: 159a 98147i bk12: 153a 95377i bk13: 151a 95556i bk14: 124a 98183i bk15: 132a 98231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868398
Row_Buffer_Locality_read = 0.850059
Row_Buffer_Locality_write = 0.917732
Bank_Level_Parallism = 4.098878
Bank_Level_Parallism_Col = 3.700417
Bank_Level_Parallism_Ready = 1.897955
write_to_read_ratio_blp_rw_average = 0.358516
GrpLevelPara = 2.170427 

BW Util details:
bwutil = 0.049257 
total_CMD = 99276 
util_bw = 4890 
Wasted_Col = 4609 
Wasted_Row = 1464 
Idle = 88313 

BW Util Bottlenecks: 
RCDc_limit = 3608 
RCDWRc_limit = 539 
WTRc_limit = 2629 
RTWc_limit = 3965 
CCDLc_limit = 1869 
rwq = 0 
CCDLc_limit_alone = 1177 
WTRc_limit_alone = 2244 
RTWc_limit_alone = 3658 

Commands details: 
total_CMD = 99276 
n_nop = 93663 
Read = 3368 
Write = 0 
L2_Alloc = 0 
L2_WB = 1522 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4620 
total_req = 4890 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4890 
Row_Bus_Util =  0.012088 
CoL_Bus_Util = 0.049257 
Either_Row_CoL_Bus_Util = 0.056539 
Issued_on_Two_Bus_Simul_Util = 0.004805 
issued_two_Eff = 0.084981 
queue_avg = 1.938555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93856
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93695 n_act=564 n_pre=548 n_ref_event=0 n_req=4543 n_rd=3354 n_rd_L2_A=0 n_write=0 n_wr_bk=1499 bw_util=0.04888
n_activity=14205 dram_eff=0.3416
bk0: 292a 94808i bk1: 284a 95034i bk2: 224a 96993i bk3: 225a 97406i bk4: 278a 96876i bk5: 284a 97221i bk6: 219a 97384i bk7: 233a 97091i bk8: 216a 96385i bk9: 220a 95799i bk10: 156a 98218i bk11: 155a 98098i bk12: 154a 95547i bk13: 152a 96035i bk14: 132a 98197i bk15: 130a 98373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875853
Row_Buffer_Locality_read = 0.860763
Row_Buffer_Locality_write = 0.918419
Bank_Level_Parallism = 3.974232
Bank_Level_Parallism_Col = 3.684590
Bank_Level_Parallism_Ready = 1.913456
write_to_read_ratio_blp_rw_average = 0.339678
GrpLevelPara = 2.141843 

BW Util details:
bwutil = 0.048884 
total_CMD = 99276 
util_bw = 4853 
Wasted_Col = 4600 
Wasted_Row = 1491 
Idle = 88332 

BW Util Bottlenecks: 
RCDc_limit = 3411 
RCDWRc_limit = 528 
WTRc_limit = 2912 
RTWc_limit = 3477 
CCDLc_limit = 1881 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 2416 
RTWc_limit_alone = 3247 

Commands details: 
total_CMD = 99276 
n_nop = 93695 
Read = 3354 
Write = 0 
L2_Alloc = 0 
L2_WB = 1499 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 4543 
total_req = 4853 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 4853 
Row_Bus_Util =  0.011201 
CoL_Bus_Util = 0.048884 
Either_Row_CoL_Bus_Util = 0.056217 
Issued_on_Two_Bus_Simul_Util = 0.003868 
issued_two_Eff = 0.068805 
queue_avg = 1.607277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60728
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93603 n_act=589 n_pre=573 n_ref_event=0 n_req=4615 n_rd=3381 n_rd_L2_A=0 n_write=0 n_wr_bk=1555 bw_util=0.04972
n_activity=14872 dram_eff=0.3319
bk0: 288a 94500i bk1: 292a 94115i bk2: 231a 96984i bk3: 225a 97332i bk4: 293a 97104i bk5: 301a 96858i bk6: 223a 96737i bk7: 216a 96857i bk8: 204a 96228i bk9: 224a 96082i bk10: 158a 98234i bk11: 152a 98373i bk12: 155a 95303i bk13: 158a 95286i bk14: 129a 98023i bk15: 132a 97925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872373
Row_Buffer_Locality_read = 0.855664
Row_Buffer_Locality_write = 0.918152
Bank_Level_Parallism = 4.084483
Bank_Level_Parallism_Col = 3.856358
Bank_Level_Parallism_Ready = 2.048825
write_to_read_ratio_blp_rw_average = 0.332490
GrpLevelPara = 2.171313 

BW Util details:
bwutil = 0.049720 
total_CMD = 99276 
util_bw = 4936 
Wasted_Col = 4889 
Wasted_Row = 1704 
Idle = 87747 

BW Util Bottlenecks: 
RCDc_limit = 3611 
RCDWRc_limit = 522 
WTRc_limit = 3581 
RTWc_limit = 3588 
CCDLc_limit = 2089 
rwq = 0 
CCDLc_limit_alone = 1252 
WTRc_limit_alone = 3059 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 99276 
n_nop = 93603 
Read = 3381 
Write = 0 
L2_Alloc = 0 
L2_WB = 1555 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 4615 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 4936 
Row_Bus_Util =  0.011705 
CoL_Bus_Util = 0.049720 
Either_Row_CoL_Bus_Util = 0.057144 
Issued_on_Two_Bus_Simul_Util = 0.004281 
issued_two_Eff = 0.074916 
queue_avg = 1.808836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80884
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93682 n_act=567 n_pre=551 n_ref_event=0 n_req=4552 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.04882
n_activity=14586 dram_eff=0.3323
bk0: 291a 94537i bk1: 284a 94923i bk2: 221a 97644i bk3: 222a 97300i bk4: 295a 97113i bk5: 277a 97323i bk6: 220a 97269i bk7: 235a 97243i bk8: 212a 95794i bk9: 208a 96029i bk10: 150a 98359i bk11: 156a 98453i bk12: 161a 95985i bk13: 158a 95342i bk14: 122a 98226i bk15: 131a 98179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875439
Row_Buffer_Locality_read = 0.862100
Row_Buffer_Locality_write = 0.912324
Bank_Level_Parallism = 3.876053
Bank_Level_Parallism_Col = 3.583715
Bank_Level_Parallism_Ready = 1.951723
write_to_read_ratio_blp_rw_average = 0.358492
GrpLevelPara = 2.149122 

BW Util details:
bwutil = 0.048823 
total_CMD = 99276 
util_bw = 4847 
Wasted_Col = 4706 
Wasted_Row = 1605 
Idle = 88118 

BW Util Bottlenecks: 
RCDc_limit = 3482 
RCDWRc_limit = 596 
WTRc_limit = 2396 
RTWc_limit = 4134 
CCDLc_limit = 1666 
rwq = 0 
CCDLc_limit_alone = 1125 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 3864 

Commands details: 
total_CMD = 99276 
n_nop = 93682 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4552 
total_req = 4847 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4847 
Row_Bus_Util =  0.011262 
CoL_Bus_Util = 0.048823 
Either_Row_CoL_Bus_Util = 0.056348 
Issued_on_Two_Bus_Simul_Util = 0.003737 
issued_two_Eff = 0.066321 
queue_avg = 1.617894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61789
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93700 n_act=627 n_pre=611 n_ref_event=0 n_req=4551 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.04874
n_activity=14345 dram_eff=0.3373
bk0: 294a 94605i bk1: 292a 94279i bk2: 227a 97492i bk3: 233a 97456i bk4: 286a 97230i bk5: 288a 96582i bk6: 222a 97417i bk7: 220a 96781i bk8: 220a 96229i bk9: 212a 95788i bk10: 158a 97994i bk11: 160a 98217i bk12: 146a 95776i bk13: 161a 95349i bk14: 124a 98058i bk15: 131a 98366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862228
Row_Buffer_Locality_read = 0.849733
Row_Buffer_Locality_write = 0.898046
Bank_Level_Parallism = 4.179924
Bank_Level_Parallism_Col = 3.755288
Bank_Level_Parallism_Ready = 1.955776
write_to_read_ratio_blp_rw_average = 0.342844
GrpLevelPara = 2.182775 

BW Util details:
bwutil = 0.048743 
total_CMD = 99276 
util_bw = 4839 
Wasted_Col = 4515 
Wasted_Row = 1495 
Idle = 88427 

BW Util Bottlenecks: 
RCDc_limit = 3564 
RCDWRc_limit = 589 
WTRc_limit = 3166 
RTWc_limit = 3842 
CCDLc_limit = 1901 
rwq = 0 
CCDLc_limit_alone = 1171 
WTRc_limit_alone = 2710 
RTWc_limit_alone = 3568 

Commands details: 
total_CMD = 99276 
n_nop = 93700 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 4551 
total_req = 4839 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 4839 
Row_Bus_Util =  0.012470 
CoL_Bus_Util = 0.048743 
Either_Row_CoL_Bus_Util = 0.056167 
Issued_on_Two_Bus_Simul_Util = 0.005047 
issued_two_Eff = 0.089849 
queue_avg = 1.702285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70228
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93664 n_act=585 n_pre=569 n_ref_event=0 n_req=4601 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.04927
n_activity=14787 dram_eff=0.3308
bk0: 296a 94835i bk1: 288a 94842i bk2: 223a 97145i bk3: 225a 97733i bk4: 307a 97340i bk5: 286a 96650i bk6: 218a 97355i bk7: 230a 97420i bk8: 232a 96058i bk9: 220a 95954i bk10: 149a 98283i bk11: 163a 98161i bk12: 153a 96007i bk13: 155a 95762i bk14: 122a 98055i bk15: 126a 98187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872854
Row_Buffer_Locality_read = 0.857943
Row_Buffer_Locality_write = 0.914735
Bank_Level_Parallism = 3.821943
Bank_Level_Parallism_Col = 3.528352
Bank_Level_Parallism_Ready = 1.969127
write_to_read_ratio_blp_rw_average = 0.350899
GrpLevelPara = 2.089165 

BW Util details:
bwutil = 0.049267 
total_CMD = 99276 
util_bw = 4891 
Wasted_Col = 4766 
Wasted_Row = 1654 
Idle = 87965 

BW Util Bottlenecks: 
RCDc_limit = 3640 
RCDWRc_limit = 534 
WTRc_limit = 2588 
RTWc_limit = 3503 
CCDLc_limit = 1715 
rwq = 0 
CCDLc_limit_alone = 1181 
WTRc_limit_alone = 2268 
RTWc_limit_alone = 3289 

Commands details: 
total_CMD = 99276 
n_nop = 93664 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 585 
n_pre = 569 
n_ref = 0 
n_req = 4601 
total_req = 4891 

Dual Bus Interface Util: 
issued_total_row = 1154 
issued_total_col = 4891 
Row_Bus_Util =  0.011624 
CoL_Bus_Util = 0.049267 
Either_Row_CoL_Bus_Util = 0.056529 
Issued_on_Two_Bus_Simul_Util = 0.004362 
issued_two_Eff = 0.077156 
queue_avg = 1.640830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64083
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93682 n_act=583 n_pre=567 n_ref_event=0 n_req=4564 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=1541 bw_util=0.04918
n_activity=14140 dram_eff=0.3453
bk0: 284a 94979i bk1: 292a 94948i bk2: 227a 97618i bk3: 220a 97209i bk4: 275a 96706i bk5: 293a 97051i bk6: 225a 97221i bk7: 222a 97214i bk8: 200a 96021i bk9: 232a 95516i bk10: 157a 98257i bk11: 153a 98410i bk12: 150a 95952i bk13: 157a 95613i bk14: 127a 98242i bk15: 127a 98334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872261
Row_Buffer_Locality_read = 0.855133
Row_Buffer_Locality_write = 0.919052
Bank_Level_Parallism = 4.059938
Bank_Level_Parallism_Col = 3.638838
Bank_Level_Parallism_Ready = 1.981155
write_to_read_ratio_blp_rw_average = 0.366937
GrpLevelPara = 2.156106 

BW Util details:
bwutil = 0.049176 
total_CMD = 99276 
util_bw = 4882 
Wasted_Col = 4547 
Wasted_Row = 1332 
Idle = 88515 

BW Util Bottlenecks: 
RCDc_limit = 3434 
RCDWRc_limit = 529 
WTRc_limit = 2314 
RTWc_limit = 4108 
CCDLc_limit = 1733 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 2025 
RTWc_limit_alone = 3833 

Commands details: 
total_CMD = 99276 
n_nop = 93682 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1541 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4564 
total_req = 4882 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4882 
Row_Bus_Util =  0.011584 
CoL_Bus_Util = 0.049176 
Either_Row_CoL_Bus_Util = 0.056348 
Issued_on_Two_Bus_Simul_Util = 0.004412 
issued_two_Eff = 0.078298 
queue_avg = 1.586184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58618
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99276 n_nop=93701 n_act=582 n_pre=566 n_ref_event=0 n_req=4573 n_rd=3370 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.04873
n_activity=14777 dram_eff=0.3274
bk0: 286a 94407i bk1: 287a 94547i bk2: 222a 97512i bk3: 221a 97152i bk4: 302a 96861i bk5: 292a 97241i bk6: 217a 97425i bk7: 226a 97085i bk8: 228a 95528i bk9: 208a 95925i bk10: 157a 97821i bk11: 156a 98330i bk12: 160a 95895i bk13: 163a 95839i bk14: 124a 98368i bk15: 121a 98239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872731
Row_Buffer_Locality_read = 0.857863
Row_Buffer_Locality_write = 0.914381
Bank_Level_Parallism = 3.989140
Bank_Level_Parallism_Col = 3.688295
Bank_Level_Parallism_Ready = 2.024804
write_to_read_ratio_blp_rw_average = 0.357974
GrpLevelPara = 2.141963 

BW Util details:
bwutil = 0.048733 
total_CMD = 99276 
util_bw = 4838 
Wasted_Col = 4756 
Wasted_Row = 1640 
Idle = 88042 

BW Util Bottlenecks: 
RCDc_limit = 3665 
RCDWRc_limit = 532 
WTRc_limit = 2500 
RTWc_limit = 3975 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1129 
WTRc_limit_alone = 2148 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 99276 
n_nop = 93701 
Read = 3370 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 582 
n_pre = 566 
n_ref = 0 
n_req = 4573 
total_req = 4838 

Dual Bus Interface Util: 
issued_total_row = 1148 
issued_total_col = 4838 
Row_Bus_Util =  0.011564 
CoL_Bus_Util = 0.048733 
Either_Row_CoL_Bus_Util = 0.056157 
Issued_on_Two_Bus_Simul_Util = 0.004140 
issued_two_Eff = 0.073722 
queue_avg = 1.692212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8472, Miss = 2878, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8551, Miss = 2952, Miss_rate = 0.345, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8589, Miss = 2949, Miss_rate = 0.343, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8624, Miss = 2969, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8466, Miss = 2814, Miss_rate = 0.332, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8558, Miss = 2956, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8479, Miss = 2956, Miss_rate = 0.349, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8486, Miss = 2995, Miss_rate = 0.353, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8597, Miss = 2909, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8634, Miss = 3001, Miss_rate = 0.348, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8589, Miss = 2971, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8578, Miss = 2998, Miss_rate = 0.349, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 8448, Miss = 2889, Miss_rate = 0.342, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8412, Miss = 2878, Miss_rate = 0.342, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 8493, Miss = 2902, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 8610, Miss = 3013, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 8554, Miss = 2909, Miss_rate = 0.340, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 2899, Miss_rate = 0.342, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 8647, Miss = 2951, Miss_rate = 0.341, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 8587, Miss = 2939, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8527, Miss = 2896, Miss_rate = 0.340, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8556, Miss = 2928, Miss_rate = 0.342, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8694, Miss = 2991, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8788, Miss = 2995, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8442, Miss = 2795, Miss_rate = 0.331, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8458, Miss = 2948, Miss_rate = 0.349, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 8501, Miss = 2828, Miss_rate = 0.333, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8433, Miss = 2890, Miss_rate = 0.343, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8569, Miss = 3010, Miss_rate = 0.351, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8635, Miss = 2928, Miss_rate = 0.339, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8392, Miss = 2892, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8468, Miss = 2881, Miss_rate = 0.340, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 8621, Miss = 2968, Miss_rate = 0.344, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[33]: Access = 8516, Miss = 2904, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 8536, Miss = 2915, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8538, Miss = 2926, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8420, Miss = 2892, Miss_rate = 0.343, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8482, Miss = 2831, Miss_rate = 0.334, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8626, Miss = 2961, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8468, Miss = 2820, Miss_rate = 0.333, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8457, Miss = 2868, Miss_rate = 0.339, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8530, Miss = 2879, Miss_rate = 0.338, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8472, Miss = 2933, Miss_rate = 0.346, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[43]: Access = 8577, Miss = 2890, Miss_rate = 0.337, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8640, Miss = 2941, Miss_rate = 0.340, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8532, Miss = 2869, Miss_rate = 0.336, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8507, Miss = 2899, Miss_rate = 0.341, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8479, Miss = 2935, Miss_rate = 0.346, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 8629, Miss = 2978, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 8419, Miss = 2892, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8563, Miss = 2933, Miss_rate = 0.343, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8595, Miss = 2898, Miss_rate = 0.337, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8724, Miss = 3045, Miss_rate = 0.349, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 8601, Miss = 2895, Miss_rate = 0.337, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8448, Miss = 2857, Miss_rate = 0.338, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 8518, Miss = 2926, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8568, Miss = 2966, Miss_rate = 0.346, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[57]: Access = 8534, Miss = 2827, Miss_rate = 0.331, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8477, Miss = 2929, Miss_rate = 0.346, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8477, Miss = 2946, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8661, Miss = 2991, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8510, Miss = 2824, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8470, Miss = 2882, Miss_rate = 0.340, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8489, Miss = 2886, Miss_rate = 0.340, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 546399
L2_total_cache_misses = 186816
L2_total_cache_miss_rate = 0.3419
L2_total_cache_pending_hits = 297
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 356084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 296
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3202
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64338
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14558
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 464300
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82099
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=464300
icnt_total_pkts_simt_to_mem=546399
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 536695
Req_Network_cycles = 169003
Req_Network_injected_packets_per_cycle =       3.1757 
Req_Network_conflicts_per_cycle =       1.2538
Req_Network_conflicts_per_cycle_util =       6.4548
Req_Bank_Level_Parallism =      16.3487
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6203
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5926

Reply_Network_injected_packets_num = 464300
Reply_Network_cycles = 169003
Reply_Network_injected_packets_per_cycle =        2.7473
Reply_Network_conflicts_per_cycle =        1.1786
Reply_Network_conflicts_per_cycle_util =       6.0885
Reply_Bank_Level_Parallism =      14.1923
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2480
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0343
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 57 sec (177 sec)
gpgpu_simulation_rate = 120836 (inst/sec)
gpgpu_simulation_rate = 954 (cycle/sec)
gpgpu_silicon_slowdown = 1516771x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-20.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 20
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-20.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 20
GPGPU-Sim uArch: Shader 32 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 5368
gpu_sim_insn = 720896
gpu_ipc =     134.2951
gpu_tot_sim_cycle = 174371
gpu_tot_sim_insn = 22108874
gpu_tot_ipc =     126.7922
gpu_tot_issued_cta = 2560
gpu_occupancy = 35.6745% 
gpu_tot_occupancy = 24.7296% 
max_total_param_size = 0
gpu_stall_dramfull = 43424
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3815
partiton_level_parallism_total  =       3.0896
partiton_level_parallism_util =      17.8087
partiton_level_parallism_util_total  =      16.3538
L2_BW  =      17.6659 GB/Sec
L2_BW_total  =     123.8381 GB/Sec
gpu_total_sim_rate=122827

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16548, Miss = 8080, Miss_rate = 0.488, Pending_hits = 97, Reservation_fails = 483
	L1D_cache_core[1]: Access = 16247, Miss = 7882, Miss_rate = 0.485, Pending_hits = 93, Reservation_fails = 440
	L1D_cache_core[2]: Access = 14305, Miss = 6979, Miss_rate = 0.488, Pending_hits = 74, Reservation_fails = 405
	L1D_cache_core[3]: Access = 14458, Miss = 7123, Miss_rate = 0.493, Pending_hits = 62, Reservation_fails = 289
	L1D_cache_core[4]: Access = 15126, Miss = 7335, Miss_rate = 0.485, Pending_hits = 105, Reservation_fails = 449
	L1D_cache_core[5]: Access = 14842, Miss = 7188, Miss_rate = 0.484, Pending_hits = 85, Reservation_fails = 315
	L1D_cache_core[6]: Access = 15014, Miss = 7362, Miss_rate = 0.490, Pending_hits = 76, Reservation_fails = 524
	L1D_cache_core[7]: Access = 15057, Miss = 7390, Miss_rate = 0.491, Pending_hits = 67, Reservation_fails = 353
	L1D_cache_core[8]: Access = 15251, Miss = 7492, Miss_rate = 0.491, Pending_hits = 67, Reservation_fails = 433
	L1D_cache_core[9]: Access = 15067, Miss = 7374, Miss_rate = 0.489, Pending_hits = 70, Reservation_fails = 332
	L1D_cache_core[10]: Access = 15388, Miss = 7549, Miss_rate = 0.491, Pending_hits = 91, Reservation_fails = 457
	L1D_cache_core[11]: Access = 16019, Miss = 7891, Miss_rate = 0.493, Pending_hits = 87, Reservation_fails = 387
	L1D_cache_core[12]: Access = 14898, Miss = 7258, Miss_rate = 0.487, Pending_hits = 84, Reservation_fails = 463
	L1D_cache_core[13]: Access = 14494, Miss = 7067, Miss_rate = 0.488, Pending_hits = 81, Reservation_fails = 281
	L1D_cache_core[14]: Access = 15014, Miss = 7263, Miss_rate = 0.484, Pending_hits = 82, Reservation_fails = 277
	L1D_cache_core[15]: Access = 14757, Miss = 7174, Miss_rate = 0.486, Pending_hits = 75, Reservation_fails = 445
	L1D_cache_core[16]: Access = 19630, Miss = 9297, Miss_rate = 0.474, Pending_hits = 164, Reservation_fails = 589
	L1D_cache_core[17]: Access = 20199, Miss = 9568, Miss_rate = 0.474, Pending_hits = 186, Reservation_fails = 511
	L1D_cache_core[18]: Access = 20665, Miss = 9886, Miss_rate = 0.478, Pending_hits = 213, Reservation_fails = 769
	L1D_cache_core[19]: Access = 19953, Miss = 9544, Miss_rate = 0.478, Pending_hits = 219, Reservation_fails = 769
	L1D_cache_core[20]: Access = 19500, Miss = 9216, Miss_rate = 0.473, Pending_hits = 186, Reservation_fails = 741
	L1D_cache_core[21]: Access = 21030, Miss = 9950, Miss_rate = 0.473, Pending_hits = 195, Reservation_fails = 889
	L1D_cache_core[22]: Access = 19797, Miss = 9287, Miss_rate = 0.469, Pending_hits = 157, Reservation_fails = 741
	L1D_cache_core[23]: Access = 19639, Miss = 9377, Miss_rate = 0.477, Pending_hits = 186, Reservation_fails = 929
	L1D_cache_core[24]: Access = 19470, Miss = 9189, Miss_rate = 0.472, Pending_hits = 185, Reservation_fails = 851
	L1D_cache_core[25]: Access = 20467, Miss = 9693, Miss_rate = 0.474, Pending_hits = 186, Reservation_fails = 708
	L1D_cache_core[26]: Access = 19891, Miss = 9447, Miss_rate = 0.475, Pending_hits = 182, Reservation_fails = 1111
	L1D_cache_core[27]: Access = 20298, Miss = 9747, Miss_rate = 0.480, Pending_hits = 195, Reservation_fails = 878
	L1D_cache_core[28]: Access = 19389, Miss = 9233, Miss_rate = 0.476, Pending_hits = 177, Reservation_fails = 671
	L1D_cache_core[29]: Access = 20446, Miss = 9688, Miss_rate = 0.474, Pending_hits = 203, Reservation_fails = 908
	L1D_cache_core[30]: Access = 20675, Miss = 9743, Miss_rate = 0.471, Pending_hits = 182, Reservation_fails = 861
	L1D_cache_core[31]: Access = 19786, Miss = 9464, Miss_rate = 0.478, Pending_hits = 197, Reservation_fails = 1029
	L1D_cache_core[32]: Access = 21434, Miss = 10100, Miss_rate = 0.471, Pending_hits = 209, Reservation_fails = 1142
	L1D_cache_core[33]: Access = 20655, Miss = 9785, Miss_rate = 0.474, Pending_hits = 232, Reservation_fails = 1061
	L1D_cache_core[34]: Access = 20321, Miss = 9546, Miss_rate = 0.470, Pending_hits = 235, Reservation_fails = 1177
	L1D_cache_core[35]: Access = 21206, Miss = 9829, Miss_rate = 0.464, Pending_hits = 205, Reservation_fails = 1054
	L1D_cache_core[36]: Access = 21352, Miss = 9906, Miss_rate = 0.464, Pending_hits = 229, Reservation_fails = 1283
	L1D_cache_core[37]: Access = 21245, Miss = 10078, Miss_rate = 0.474, Pending_hits = 199, Reservation_fails = 856
	L1D_cache_core[38]: Access = 20925, Miss = 9833, Miss_rate = 0.470, Pending_hits = 211, Reservation_fails = 666
	L1D_cache_core[39]: Access = 20796, Miss = 9840, Miss_rate = 0.473, Pending_hits = 241, Reservation_fails = 1180
	L1D_cache_core[40]: Access = 21024, Miss = 9878, Miss_rate = 0.470, Pending_hits = 231, Reservation_fails = 968
	L1D_cache_core[41]: Access = 21979, Miss = 10495, Miss_rate = 0.478, Pending_hits = 245, Reservation_fails = 1204
	L1D_cache_core[42]: Access = 21153, Miss = 10043, Miss_rate = 0.475, Pending_hits = 220, Reservation_fails = 954
	L1D_cache_core[43]: Access = 21829, Miss = 10282, Miss_rate = 0.471, Pending_hits = 205, Reservation_fails = 1161
	L1D_cache_core[44]: Access = 21500, Miss = 9979, Miss_rate = 0.464, Pending_hits = 210, Reservation_fails = 1172
	L1D_cache_core[45]: Access = 22052, Miss = 10459, Miss_rate = 0.474, Pending_hits = 270, Reservation_fails = 1258
	L1D_cache_core[46]: Access = 21202, Miss = 10074, Miss_rate = 0.475, Pending_hits = 247, Reservation_fails = 1274
	L1D_cache_core[47]: Access = 22029, Miss = 10434, Miss_rate = 0.474, Pending_hits = 260, Reservation_fails = 1446
	L1D_cache_core[48]: Access = 18213, Miss = 8667, Miss_rate = 0.476, Pending_hits = 189, Reservation_fails = 891
	L1D_cache_core[49]: Access = 19233, Miss = 9055, Miss_rate = 0.471, Pending_hits = 206, Reservation_fails = 1208
	L1D_cache_core[50]: Access = 19093, Miss = 9078, Miss_rate = 0.475, Pending_hits = 197, Reservation_fails = 1120
	L1D_cache_core[51]: Access = 18852, Miss = 8899, Miss_rate = 0.472, Pending_hits = 211, Reservation_fails = 1121
	L1D_cache_core[52]: Access = 18854, Miss = 8768, Miss_rate = 0.465, Pending_hits = 193, Reservation_fails = 854
	L1D_cache_core[53]: Access = 18783, Miss = 8916, Miss_rate = 0.475, Pending_hits = 207, Reservation_fails = 1098
	L1D_cache_core[54]: Access = 18552, Miss = 8818, Miss_rate = 0.475, Pending_hits = 202, Reservation_fails = 922
	L1D_cache_core[55]: Access = 18695, Miss = 8933, Miss_rate = 0.478, Pending_hits = 209, Reservation_fails = 1012
	L1D_cache_core[56]: Access = 19263, Miss = 9178, Miss_rate = 0.476, Pending_hits = 235, Reservation_fails = 1278
	L1D_cache_core[57]: Access = 18212, Miss = 8482, Miss_rate = 0.466, Pending_hits = 199, Reservation_fails = 1049
	L1D_cache_core[58]: Access = 17830, Miss = 8484, Miss_rate = 0.476, Pending_hits = 189, Reservation_fails = 993
	L1D_cache_core[59]: Access = 17825, Miss = 8458, Miss_rate = 0.475, Pending_hits = 190, Reservation_fails = 964
	L1D_cache_core[60]: Access = 18529, Miss = 8850, Miss_rate = 0.478, Pending_hits = 223, Reservation_fails = 1160
	L1D_cache_core[61]: Access = 20095, Miss = 9580, Miss_rate = 0.477, Pending_hits = 225, Reservation_fails = 1044
	L1D_cache_core[62]: Access = 18392, Miss = 8855, Miss_rate = 0.481, Pending_hits = 217, Reservation_fails = 1010
	L1D_cache_core[63]: Access = 18086, Miss = 8560, Miss_rate = 0.473, Pending_hits = 201, Reservation_fails = 1286
	L1D_cache_core[64]: Access = 13796, Miss = 6780, Miss_rate = 0.491, Pending_hits = 88, Reservation_fails = 764
	L1D_cache_core[65]: Access = 14186, Miss = 6968, Miss_rate = 0.491, Pending_hits = 94, Reservation_fails = 523
	L1D_cache_core[66]: Access = 13982, Miss = 6814, Miss_rate = 0.487, Pending_hits = 86, Reservation_fails = 616
	L1D_cache_core[67]: Access = 14870, Miss = 7249, Miss_rate = 0.487, Pending_hits = 115, Reservation_fails = 801
	L1D_cache_core[68]: Access = 14806, Miss = 7153, Miss_rate = 0.483, Pending_hits = 99, Reservation_fails = 641
	L1D_cache_core[69]: Access = 13686, Miss = 6692, Miss_rate = 0.489, Pending_hits = 93, Reservation_fails = 534
	L1D_cache_core[70]: Access = 14914, Miss = 7270, Miss_rate = 0.487, Pending_hits = 90, Reservation_fails = 761
	L1D_cache_core[71]: Access = 14598, Miss = 7142, Miss_rate = 0.489, Pending_hits = 83, Reservation_fails = 615
	L1D_cache_core[72]: Access = 14113, Miss = 6927, Miss_rate = 0.491, Pending_hits = 86, Reservation_fails = 630
	L1D_cache_core[73]: Access = 14318, Miss = 6955, Miss_rate = 0.486, Pending_hits = 101, Reservation_fails = 683
	L1D_cache_core[74]: Access = 14890, Miss = 7277, Miss_rate = 0.489, Pending_hits = 89, Reservation_fails = 677
	L1D_cache_core[75]: Access = 14108, Miss = 6925, Miss_rate = 0.491, Pending_hits = 84, Reservation_fails = 591
	L1D_cache_core[76]: Access = 14580, Miss = 7055, Miss_rate = 0.484, Pending_hits = 106, Reservation_fails = 719
	L1D_cache_core[77]: Access = 13761, Miss = 6724, Miss_rate = 0.489, Pending_hits = 94, Reservation_fails = 663
	L1D_cache_core[78]: Access = 15312, Miss = 7413, Miss_rate = 0.484, Pending_hits = 91, Reservation_fails = 665
	L1D_cache_core[79]: Access = 14437, Miss = 6980, Miss_rate = 0.483, Pending_hits = 103, Reservation_fails = 685
	L1D_total_cache_accesses = 1432886
	L1D_total_cache_misses = 685202
	L1D_total_cache_miss_rate = 0.4782
	L1D_total_cache_pending_hits = 12753
	L1D_total_cache_reservation_fails = 64722
	L1D_cache_data_port_util = 0.216
	L1D_cache_fill_port_util = 0.128
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 667390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 246173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12721
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 184380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1146459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286427

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 64625
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 97
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1431, 1159, 1400, 1327, 1355, 1019, 1144, 1036, 1137, 1183, 1570, 1314, 1275, 1365, 1409, 1423, 678, 609, 754, 1004, 917, 741, 740, 596, 980, 846, 562, 703, 425, 413, 716, 368, 
gpgpu_n_tot_thrd_icount = 22108874
gpgpu_n_tot_w_icount = 2537049
gpgpu_n_stall_shd_mem = 318143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 466348
gpgpu_n_mem_write_global = 72395
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 284677
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1105985	W0_Idle:2508092	W0_Scoreboard:8806474	W1:555719	W2:251894	W3:171439	W4:137941	W5:110113	W6:80568	W7:64874	W8:51266	W9:44824	W10:40352	W11:38319	W12:36371	W13:34386	W14:30871	W15:31482	W16:26605	W17:21532	W18:16049	W19:9632	W20:7005	W21:3629	W22:2292	W23:1430	W24:911	W25:708	W26:803	W27:918	W28:886	W29:812	W30:1380	W31:3317	W32:413365
single_issue_nums: WS0:635417	WS1:631139	WS2:634141	WS3:636352	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3730784 {8:466348,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 3206328 {40:65448,72:5314,104:509,136:1124,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18653920 {40:466348,}
maxmflatency = 2029 
max_icnt2mem_latency = 925 
maxmrqlatency = 1636 
max_icnt2sh_latency = 176 
averagemflatency = 304 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 7 
mrq_lat_table:12390 	36529 	8585 	10286 	12971 	22503 	19673 	14398 	8250 	1015 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310978 	99577 	45771 	10022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17175 	25765 	10738 	308369 	83438 	48581 	28882 	12189 	3606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	311703 	66996 	36276 	25159 	16148 	8982 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        31        29        43        53        33        32       101       123        36        40        51        65        34        38 
dram[1]:        49        61        28        31        50        47        32        26       109       156        33        33        51        37        33        28 
dram[2]:        33        42        28        31        43        50        26        28       129       123        32        35        38        48        44        34 
dram[3]:        35        32        29        31        47        42        27        33       145       118        36        37        49        45        26        31 
dram[4]:        43        32        35        31        45        44        31        34       109       121        29        35        55        46        35        29 
dram[5]:        42        42        32        30        48        49        31        28        95       130        40        37        45        77        34        31 
dram[6]:        65        39        28        29        46        48        32        29       118       131        32        36        67        38        42        33 
dram[7]:        42        48        35        31        45        48        36        33        99       163        32        29        31        60        28        34 
dram[8]:        41        48        32        30        47        51        27        26       148       165        32        46        57        67        43        35 
dram[9]:        41        52        27        34        44        53        29        39       183        96        33        37       111        38        36        38 
dram[10]:        40        37        30        36        45        46        30        30       163       139        32        33        37        36        41        33 
dram[11]:        53        49        31        34        48        45        31        30       135       104        39        37        40        78        31        35 
dram[12]:        45        38        34        30        49        52        29        28       109       141        36        37        44        78        27        35 
dram[13]:        45        45        28        35        53        52        25        29        93       118        34        32        87        46        35        30 
dram[14]:        51        48        31        30        54        47        29        30       109       117        36        43        64        77        28        34 
dram[15]:        49        42        30        29        46        51        30        30        96       140        34        33        30        82        35        37 
dram[16]:        43        42        25        30        46        46        30        33       121       104        31        36        59        66        33        39 
dram[17]:        51        42        39        29        46        49        28        34       139       106        38        27        47        51        26        36 
dram[18]:        49        44        29        31        51        49        30        30        99        85        33        36        60        60        35        41 
dram[19]:        48        47        36        28        51        44        29        29        98       103        31        37       112        66        35        25 
dram[20]:        48        37        31        32        47        48        26        28       138        90        38        40        48        37        32        34 
dram[21]:        41        50        34        29        44        49        32        35       121       148        31        34        27        67        33        28 
dram[22]:        51        47        36        28        48        46        28        32       107       111        37        32        44        43        35        26 
dram[23]:        44        45        30        33        48        47        39        31        92       105        34        41        33        40        39        28 
dram[24]:        53        47        32        35        42        51        32        32        98       170        42        34        50        53        34        33 
dram[25]:        48        57        30        30        43        45        32        36       193       109        40        36        71       121        34        31 
dram[26]:        47        52        33        28        49        54        36        31       141       123        38        35        52        47        29        32 
dram[27]:        41        44        28        32        45        46        32        31       100       103        39        34        68        41        34        30 
dram[28]:        46        41        30        32        47        47        28        30       108       110        29        35        52        44        32        30 
dram[29]:        45        44        27        28        53        42        31        32        87       141        32        40        55        43        27        38 
dram[30]:        45        51        32        29        43        47        30        30        75        89        28        44        34        51        34        32 
dram[31]:        49        44        35        31        51        50        27        30       104       140        35        38        98        37        35        33 
maximum service time to same row:
dram[0]:      5600      5954      6005      5557      5559      6012      5985      5631      5342      5344      9402      6347      6664      6608      6695      5976 
dram[1]:      5576      6007      5549      5551      5559      5600      5637      5634      5341      5339     10950      6650      6896      5936      6681      5973 
dram[2]:      5578      5578      5561      5987      5561      5971      5643      5648      5798      5968      8519      7045      5964      6626      5959      6673 
dram[3]:      5964      5583      5966      6000      5556      5557      5964      5631      5341      5339      6308      6376      5920      7239      6668      6550 
dram[4]:      5581      5571      5959      5568      5649      5620      5643      5990      5342      5344      6772      9128      6642      6618      5961      6647 
dram[5]:      5602      5583      5556      5930      5551      5619      5631      5654      5341      5339      7487      7119      6625      6669      6710      6718 
dram[6]:      5580      5576      6022      5551      5552      5951      5648      5643      5342      5344      6313      7632      5961      6686      6972      6596 
dram[7]:      5578      5575      5951      5552      6005      5549      5627      5993      5341      5339      7377      7819      6637      6625      6007      6707 
dram[8]:      5939      5561      5578      5583      5578      5585      5624      5607      5342      5344      7959      6599      6494      5923      5954      6654 
dram[9]:      5554      5568      5576      5576      6003      5580      5602      5617      5689      5887      6339      6368      6644      6702      5963      6685 
dram[10]:      5571      5566      5585      5586      5641      5578      5645      5607      5342      5344      6651      6332      6671      6689      9565      5951 
dram[11]:      6080      5561      5576      5591      5944      5934      8752      5602      5341      5339      6327      7634      6685      6649      6659      5968 
dram[12]:      5937      5983      5585      5576      5575      5587      5644      5629      5342      5344      6715      6308      5934      5934      7498      6659 
dram[13]:      5566      5966      5586      5571      5646      5573      5624      5620      5341      5339      9404      6298      5951      6555      6606      5978 
dram[14]:      5554      5946      5586      5578      5573      5980      6036      5627      5342      5344      6300      6291      6555      6506      5964      6686 
dram[15]:      5573      5947      5580      5951      5561      5643      5998      5600      5828      5809      7696      8076      6642      6502      5968      5944 
dram[16]:      5580      5578      5559      5563      5600      5604      6009      5636      5342      5344      7051      7072      5952      6654      6652      6187 
dram[17]:      5578      5580      5556      5952      5958      5602      5648      5968      5341      5339      6942      9145      6666      5939      6712      6713 
dram[18]:      5583      5588      5563      5564      5644      5559      5626      5648      5342      5344      9847     11427      6599      6587      6012      5976 
dram[19]:      5576      5591      5941      5566      5561      5612      5650      6014      5341      5339      7088      7135      6655      6506      5951      6684 
dram[20]:      5577      5580      5554      5568      5554      5995      5626      5647      5342      5344      7516      6373      6901      6615      6712      6671 
dram[21]:      5556      5564      5552      5566      6029      5631      5958      5634      6059      5339      9134      6608      6499      5935      6955      6679 
dram[22]:      5580      5604      5556      5551      5983      5549      5633      5632      5342      5679      6354      6284      6630      5917      6705      6708 
dram[23]:      5580      5581      5551      5554      5552      5556      5927      6027      5341      5339      6300      6430      7028      6615      5999      6031 
dram[24]:      5947      5549      5584      6010      5627      6019      5619      5607      5342      5344      6716      7191      6650      6654      6553      6000 
dram[25]:      5552      5573      5576      5963      6012      5597      5617      5615      5487      5339      7579      7078      6633      6645      6982      6696 
dram[26]:      5971      5561      6039      5578      6000      5583      5598      5629      5657      5344      5963      7132      6633      6702      5978      7058 
dram[27]:      5564      6026      5580      5576      5629      5585      5602      5600      5341      5339      8620      8228      6499      6659      6012      6960 
dram[28]:      5568      5573      5957      5576      5574      5578      5942      5620      5342      5344      8962      8230      5942      5951      5961      5987 
dram[29]:      5554      5580      5588      6014      5583      5585      5600      5602      5341      5339      7098      8262      6643      6494      5952      7238 
dram[30]:      5551      5552      8193      5585      5573      5644      5942      5622      5342      5344      6301      7477      5939      5944      5961      6713 
dram[31]:      5700      9124      6004      5934      5573      5990      5602      5617      5450      5339      7920      8919      6679      6695      6698      7013 
average row accesses per activate:
dram[0]:  7.378378  6.404762  6.162162  5.186047  6.400000  7.921052  7.151515  6.909091 14.500000 24.647058  8.444445  6.346154 11.720000  8.969697  5.954545  6.789474 
dram[1]:  7.448718  7.784810  5.575000  5.550000  6.446808  7.292683  4.520833  6.382353 18.130434 18.130434  8.400000  6.772727  9.424242  8.000000  7.166667  8.800000 
dram[2]:  6.087912  5.797873  6.105263  5.820513  6.951220  8.324325  5.066667  6.542857 17.478260 17.652174  7.136364  6.863636  9.093750  9.064516  6.238095  8.312500 
dram[3]:  6.651685  6.113402  5.973684  7.366667  6.755556  5.692307  6.514286  5.868421 17.040001 20.428572  6.625000  8.150000  7.447369 10.000000  7.277778  8.375000 
dram[4]:  5.881721  5.708333  5.825000  5.066667  7.421052  7.435897  6.026316  7.419355 11.885715 21.190475 11.571428  7.272727  7.410256  7.864865  5.347826  6.666667 
dram[5]:  7.197369  6.566667  6.000000  7.466667  8.472222  8.285714  5.945946  5.404762 16.559999 18.347826  9.111111  9.000000  8.000000  8.628572  7.444445  7.222222 
dram[6]:  6.938272  8.500000  5.842105  5.219512  5.820000  6.104167  6.194445  6.194445 23.882353 20.095238  7.950000  8.777778  8.705882  8.580646  9.285714  6.300000 
dram[7]:  6.638554  7.448718  5.279070  5.575000  7.410256  5.920000  5.404762  6.371428 14.888889 28.066668  8.050000  8.100000  6.975610  8.757576  6.894737  7.777778 
dram[8]:  5.540816  6.679012  5.238095  7.689655  7.219512  7.384615  5.600000  4.695652 29.466667 21.947369  7.428571  6.590909 10.481482  9.033334 10.153846  8.000000 
dram[9]:  6.563219  6.692307  5.871795  4.632653  6.930233  7.022727  5.475000  5.209302 21.578947 21.894737 10.062500 11.285714 11.600000  7.657143  6.684210  5.700000 
dram[10]:  6.925000  6.054945  4.765957  5.868421  6.975610  5.803922  5.666667  5.815790 21.315790 17.719999  5.714286  6.954545  7.692307  8.935484  7.294117  8.133333 
dram[11]:  6.193548  6.122222  5.657895  5.725000  8.500000  7.073171  5.021276  5.439024 28.799999 18.695652  7.136364  6.423077  8.571428 11.333333  6.136364  6.523809 
dram[12]:  6.415730  6.033708  4.638298  5.921052  7.439024  7.512821  5.564103  5.609756 19.571428 19.000000  8.611111 11.500000  8.676471 10.653846  6.000000  7.687500 
dram[13]:  6.961039  7.821918  4.847826  5.285714  6.950000  7.615385  5.684210  4.260000 18.476191 16.959999  6.666667  7.750000 12.136364  8.709678  7.666667  7.352941 
dram[14]:  6.505618  7.826667  4.933333  5.441861  7.023809  6.041667  6.441176  8.444445 24.294117 22.842106  8.888889  7.130435  9.758620  8.228572  6.142857  7.388889 
dram[15]:  6.388235  7.410256  7.225806  6.411765  6.444445  7.842105  5.794872  5.069767 16.869566 21.736841  8.050000  8.611111  6.222222 10.310345  4.703704  6.285714 
dram[16]:  6.655172  7.407895  5.022222  6.470588  6.276596  7.119048  5.972973  5.357143 19.380953 16.840000  7.318182  7.900000  9.468750  8.903226  6.450000  7.470588 
dram[17]:  6.244186  7.102564  5.181818  6.909091  7.307693  6.104167  5.972973  5.523809 20.428572 21.190475  6.291667  8.555555 10.259259  8.906250  5.541667  6.400000 
dram[18]:  6.759036  6.064516  6.571429  5.116279  6.282609  6.651163  5.450000  5.069767 14.880000 13.758620  7.318182  6.625000 11.440000  7.675676  6.684210  8.733334 
dram[19]:  7.171052  6.131868  5.395349  6.676471  6.500000  6.555555  5.615385  5.357143 14.814815 23.823530  8.100000 11.857142  8.514286  7.702703  6.842105  6.000000 
dram[20]:  6.566265  5.427185  7.655172  6.189189  6.750000  7.615385  5.736842  5.891892 19.761906 16.791666  6.708333  8.500000  9.344828  6.232558  7.055555  9.142858 
dram[21]:  5.936842  6.937500  5.000000  5.090909  5.891304  7.394737  5.000000  4.440000 15.560000 19.857143  9.875000 10.125000  6.355556 10.250000  6.136364  7.277778 
dram[22]:  5.680000  7.521127  6.055555  6.588235  7.350000  6.333333  7.600000  5.425000 18.761906 15.037037  7.500000  7.900000  7.743590  7.263158  7.625000  7.000000 
dram[23]:  6.787500  6.857143  5.136364  5.717949  7.225000  6.083333  4.645833  5.536585 15.444445 19.000000  8.388889 11.571428  7.605263  9.096774  6.421052  6.619048 
dram[24]:  7.287500  7.666667  5.894737  4.760870  6.260870  6.326530  6.162162  5.095238 16.000000 22.157894  8.666667  7.409091  7.972973  8.171429  5.250000  8.800000 
dram[25]:  6.614458  7.298701  4.977778  6.617647  5.914894  8.352942  6.843750  5.825000 30.846153 16.520000  8.722222  8.611111  9.272727 10.760000  6.272727  7.222222 
dram[26]:  6.728395  6.311828  5.923077  5.769231  7.918919  7.341464  4.645833  6.967742 27.066668 22.526316  7.666667  8.500000  8.514286  9.258064  5.608696  7.333333 
dram[27]:  6.574713  7.076923  6.696970  5.692307  6.860465  7.486486  5.789474  6.911765 17.083334 18.857143  8.333333  8.666667  9.896552  9.151515  7.294117  7.388889 
dram[28]:  6.698795  6.213483  6.485714  5.825000  7.526316  5.052631  7.161290  4.782609 19.095238 15.037037  8.000000  8.888889  8.277778  6.195652  5.904762  6.947369 
dram[29]:  7.640000  8.041667  4.551021  7.500000  7.487805  5.607843  6.228571  7.931035 15.920000 16.639999  9.312500  8.150000  7.891892  7.891892  5.347826  6.350000 
dram[30]:  7.693333  8.147058  6.305555  5.500000  5.392157  6.511111  6.818182  6.166667 18.428572 16.037037  7.900000  9.687500  7.805555  7.868421  6.142857  6.450000 
dram[31]:  6.609195  7.112500  5.842105  5.666667  7.023256  7.487179  5.710526  5.947369 21.631578 21.315790  5.266667  9.875000  9.586206  8.818182  7.875000  6.777778 
average row locality = 146602/19121 = 7.667068
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       281       291       228       223       288       301       236       228       204       220       152       164       152       158       128       128 
dram[1]:       290       296       223       222       303       299       217       217       220       224       168       149       163       152       128       132 
dram[2]:       280       299       232       227       285       308       228       229       208       224       157       150       152       149       130       133 
dram[3]:       293       312       227       221       304       296       228       223       216       224       159       163       148       157       130       131 
dram[4]:       287       302       233       228       282       290       229       230       212       228       162       159       152       153       120       119 
dram[5]:       281       295       228       224       305       290       220       227       216       228       161       162       157       159       134       129 
dram[6]:       293       285       222       214       291       293       223       223       208       216       158       157       154       152       130       126 
dram[7]:       282       295       227       223       289       296       227       223       224       220       160       160       154       151       127       137 
dram[8]:       291       293       220       223       296       288       224       216       220       232       156       145       149       156       130       128 
dram[9]:       284       301       229       227       298       309       219       224       208       228       161       158       159       150       127       113 
dram[10]:       287       286       224       223       286       296       221       221       208       224       160       153       153       156       124       122 
dram[11]:       290       281       215       229       306       290       236       223       232       220       156       163       158       158       131       136 
dram[12]:       306       272       218       225       305       293       217       230       224       208       155       161       163       150       124       122 
dram[13]:       269       298       223       222       278       297       216       213       196       220       160       155       150       152       136       124 
dram[14]:       283       298       222       234       295       290       219       228       216       224       160       164       155       147       122       131 
dram[15]:       277       293       224       218       290       298       226       218       216       228       160       155       153       164       123       129 
dram[16]:       308       280       226       220       295       299       221       225       208       224       160       155       163       145       127       126 
dram[17]:       295       291       228       228       285       293       221       232       228       227       151       154       154       154       131       128 
dram[18]:       285       300       230       220       289       286       218       218       200       212       159       159       150       162       125       128 
dram[19]:       286       288       232       227       286       295       219       225       216       212       160       162       151       151       127       130 
dram[20]:       278       286       222       229       297       297       218       218       224       208       160       153       154       155       126       127 
dram[21]:       278       288       225       224       271       281       230       222       216       220       158       162       157       150       131       126 
dram[22]:       292       285       218       224       294       285       228       217       208       212       150       158       147       150       121       126 
dram[23]:       299       295       226       223       289       292       223       227       208       220       148       159       160       154       120       135 
dram[24]:       305       286       224       219       288       310       228       214       204       216       155       159       153       151       124       132 
dram[25]:       292       284       224       225       278       284       219       233       216       220       156       155       154       152       132       130 
dram[26]:       288       292       231       225       293       301       223       216       204       224       158       152       155       158       129       132 
dram[27]:       291       284       221       222       295       277       220       235       212       208       150       156       161       158       122       131 
dram[28]:       294       292       227       233       286       288       222       220       220       212       158       160       146       161       124       131 
dram[29]:       296       288       223       225       307       286       218       230       232       220       149       163       153       155       122       126 
dram[30]:       284       292       227       220       275       293       225       222       200       232       157       153       150       157       127       127 
dram[31]:       286       287       222       221       302       292       217       226       228       208       157       156       160       163       124       121 
total dram reads = 107920
bank skew: 312/113 = 2.76
chip skew: 3432/3309 = 1.04
number of total write accesses:
dram[0]:       302       278         0         0         0         0         0         0       299       292         0         1       148       152         3         1 
dram[1]:       316       352         0         0         0         0         0         0       300       307         0         0       162       128         1         0 
dram[2]:       298       268         0         0         0         0         0         0       278       269         0         1       149       143         1         0 
dram[3]:       341       319         0         0         0         0         0         0       313       303         0         0       147       143         1         3 
dram[4]:       301       277         0         0         0         0         0         0       310       328         0         1       146       151         3         1 
dram[5]:       296       331         0         0         0         0         0         0       302       306         3         0       167       154         0         1 
dram[6]:       303       308         0         0         0         0         0         0       310       291         1         1       153       122         0         0 
dram[7]:       293       315         0         0         0         0         0         0       282       317         1         2       147       143         4         3 
dram[8]:       290       270         0         0         0         0         0         0       350       283         0         0       144       128         2         0 
dram[9]:       325       353         0         0         0         0         0         0       298       288         0         0       146       126         0         1 
dram[10]:       298       282         0         0         0         0         0         0       310       318         0         0       154       136         0         0 
dram[11]:       314       305         0         0         0         0         0         0       321       331         1         5       154       164         4         1 
dram[12]:       294       292         0         0         0         0         0         0       274       286         0         0       143       138         2         1 
dram[13]:       301       310         0         0         0         0         0         0       304       289         0         0       125       127         2         1 
dram[14]:       331       332         0         0         0         0         0         0       308       318         0         0       137       152         7         2 
dram[15]:       302       312         0         0         0         0         0         0       278       294         1         0       135       150         5         3 
dram[16]:       307       318         0         0         0         0         0         0       277       297         1         3       152       143         2         1 
dram[17]:       273       296         0         0         0         0         0         0       308       335         0         0       127       145         2         0 
dram[18]:       313       303         0         0         0         0         0         0       256       282         2         0       145       138         2         3 
dram[19]:       290       305         0         0         0         0         0         0       286       266         2         4       159       139         3         2 
dram[20]:       299       301         0         0         0         0         0         0       282       307         1         0       124       122         1         1 
dram[21]:       324       303         0         0         0         0         0         0       271       321         0         0       140       150         5         6 
dram[22]:       312       294         0         0         0         0         0         0       282       309         0         0       167       139         1         0 
dram[23]:       278       313         0         0         0         0         0         0       316       315         3         4       140       144         2         5 
dram[24]:       313       318         0         0         0         0         0         0       293       288         1         5       155       147         2         0 
dram[25]:       286       325         0         0         0         0         0         0       300       296         1         0       154       130         7         0 
dram[26]:       295       323         0         0         0         0         0         0       319       322         3         1       151       141         0         0 
dram[27]:       322       299         0         0         0         0         0         0       306       280         0         0       135       157         3         2 
dram[28]:       287       290         0         0         0         0         0         0       276       315         2         0       162       132         0         1 
dram[29]:       320       328         0         0         0         0         0         0       238       308         0         0       149       153         1         1 
dram[30]:       331       292         0         0         0         0         0         0       298       325         1         2       139       149         2         2 
dram[31]:       309       320         0         0         0         0         0         0       283       294         1         2       124       132         2         1 
total dram writes = 48072
min_bank_accesses = 0!
chip skew: 1600/1407 = 1.14
average mf latency per bank:
dram[0]:        366       363       757       820       732       691       832       926       405       385      7014      6474       315       324       642       640
dram[1]:        367       348       802       780       705       692       883       945       379       363      6621      7471       300       357       628       582
dram[2]:        380       401       772       786       702       710       825       905       407       392      7021      7216       304       326       674       646
dram[3]:        351       401       764       806       700       731       855       925       397       377      6946      6623       278       339       559       584
dram[4]:        413       378       733       832       694       699       865       931       379       365      6990      6900       289       306       652       645
dram[5]:        446       339       749       871       699       703       957       862       379       358      6727      6668       268       325       651       640
dram[6]:        388       335       720       763       616       641       850       884       375       383      6390      6570       260       332       631       587
dram[7]:        354       327       680       750       626       663       790       861       385       365      6127      6106       288       295       594       587
dram[8]:        363       365       836       797       705       724       879       921       364       411      7342      7600       338       319       585       608
dram[9]:        318       309       809       791       660       671       860       900       389       396      6810      6822       315       339       570       656
dram[10]:        374       359       801       787       656       671       923       877       378       375      6638      7002       287       327       635       645
dram[11]:        326       357       864       876       657       690       881       876       373       365      7098      6737       297       297       587       633
dram[12]:        340       319       756       781       641       704       827       891       408       399      6608      6541       292       299       573       638
dram[13]:        324       320       749       732       657       693       809       897       393       389      6193      6401       308       323       607       627
dram[14]:        327       288       796       780       664       721       835       947       391       374      6681      6649       327       275       592       642
dram[15]:        345       328       794       831       643       733       829       910       387       369      6688      6867       328       296       573       604
dram[16]:        384       335       750       731       705       665       826       849       431       384      6579      6680       292       291       600       602
dram[17]:        377       385       742       711       701       665       846       850       380       371      6984      6971       311       297       562       645
dram[18]:        357       375       714       733       639       709       884       884       441       398      6524      6524       301       303       604       647
dram[19]:        393       350       759       698       708       671       876       839       396       428      6532      6363       285       311       609       607
dram[20]:        372       352       871       685       661       650       871       941       409       394      6656      7101       316       338       597       635
dram[21]:        348       369       751       706       654       626       811       919       404       369      6731      6386       313       311       554       568
dram[22]:        334       358       768       722       635       648       819       887       404       381      6933      6680       271       289       551       561
dram[23]:        395       345       763       717       642       629       866       860       392       386      7269      6828       297       320       587       597
dram[24]:        384       372       939       811       721       752       900       910       394       397      7267      6801       316       334       647       667
dram[25]:        332       302       868       736       673       730       892       815       390       384      6548      6613       290       297       550       580
dram[26]:        350       316       787       812       709       697       853       893       368       361      6655      6859       285       314       572       584
dram[27]:        339       321       800       749       694       689       780       797       381       388      6977      6640       315       282       636       550
dram[28]:        367       346       774       763       693       714       841       895       390       391      6800      6776       304       314       627       581
dram[29]:        324       310       781       801       644       687       816       785       409       372      6893      6273       300       282       580       595
dram[30]:        306       338       774       775       706       694       776       855       397       369      6805      6779       337       286       610       603
dram[31]:        322       329       808       768       698       702       814       816       393       394      6540      6514       363       311       620       639
maximum mf latency per bank:
dram[0]:       1568      1694      1415      1530      1482      1564      1625      1644      1763      1190      1028       975      1419      2013      1376      1271
dram[1]:       1774      1718      1654      1593      1604      1546      1674      1635      1625      1268      1030      1007      1778      1766      1573      1155
dram[2]:       1542      1639      1591      1602      1469      1640      1514      1541      1486      1341      1048       944      1401      1365      1518      1266
dram[3]:       1624      1881      1619      1593      1521      1561      1552      1621      1702      1330      1074       948      1199      1727      1539      1162
dram[4]:       1901      1962      1708      1590      1444      1538      1631      1625      1453      1018      1129      1125      1382      1354      1448      1413
dram[5]:       1979      2029      1861      1775      1741      1674      1866      1717      1741      1083      1130      1130      1188      1268      1562      1616
dram[6]:       1634      1696      1390      1356      1345      1352      1465      1485      1212      1196       893      1039      1090      1744      1203      1166
dram[7]:       1478      1696      1199      1354      1247      1268      1424      1370       924       986       861       913      1490       963      1040       999
dram[8]:       1731      1907      1637      1616      1715      1701      1786      1623      1332      1781      1234      1203      1364      1880      1295      1293
dram[9]:       1701      1676      1578      1539      1445      1480      1499      1546      1683      1714      1099      1061      1333      1955      1222      1249
dram[10]:       1702      1689      1584      1573      1457      1565      1669      1622      1687      1626      1187      1209      1180      1313      1327      1493
dram[11]:       1743      1921      1622      1528      1483      1502      1794      1806      1536      1751      1067      1364      1465      1448      1464      1516
dram[12]:       1528      1632      1328      1496      1295      1421      1496      1589      1459      1226       910      1072       921       936      1224      1214
dram[13]:       1446      1480      1274      1221      1161      1442      1369      1458      1579      1633       824       934      1473      1508      1155      1112
dram[14]:       1717      1749      1510      1512      1379      1523      1644      1706      1484      1134      1050      1212      1510      1234      1410      1227
dram[15]:       1803      1505      1531      1537      1535      1539      1616      1753      1505      1095      1059      1313      1519      1181      1552      1396
dram[16]:       1607      1457      1381      1269      1365      1310      1488      1420      1480      1496      1097      1026      1159      1195      1078      1262
dram[17]:       1758      1544      1422      1314      1453      1426      1513      1500      1522      1528      1023       990      1072      1201      1014      1362
dram[18]:       1612      1690      1352      1316      1355      1466      1610      1669      1349      1647       967       948      1324      1259      1054      1345
dram[19]:       1402      1442      1419      1120      1311      1434      1520      1478      1514      1567       914       913      1523      1529       968      1173
dram[20]:       1531      1709      1577      1373      1419      1544      1662      1575      1450      1732      1071      1029      1333      1395      1189      1349
dram[21]:       1849      1577      1580      1505      1403      1449      1533      1654      1322      1248       981       974      1417      1533      1411      1319
dram[22]:       1508      1632      1594      1374      1482      1429      1574      1621      1395      1564       965       951      1066      1014      1069      1347
dram[23]:       1813      1601      1513      1387      1472      1472      1733      1586      1587      1559      1024      1007      1349      1392      1177      1257
dram[24]:       1735      1871      1678      1532      1647      1648      1710      1724      1296      1440      1203      1220      1323      1478      1421      1473
dram[25]:       1354      1274      1399      1168      1249      1333      1413      1376      1226      1006       937       944      1391      1001      1270      1266
dram[26]:       1753      1634      1326      1514      1419      1369      1518      1524      1096      1137       924      1048      1721      1268      1167      1263
dram[27]:       1509      1358      1388      1516      1477      1528      1489      1461      1057      1348       952       984      1428       987      1290      1227
dram[28]:       1852      1685      1552      1410      1483      1722      1650      1670      1211      1356      1167      1119      1800      1847      1257      1273
dram[29]:       1613      1630      1422      1467      1297      1431      1429      1426       819      1362       947       911      1293      1309      1159      1131
dram[30]:       1520      1521      1481      1536      1626      1546      1349      1603      1571      1051      1025      1035      1531      1329      1095      1269
dram[31]:       1637      1719      1471      1382      1488      1432      1387      1477      1070      1127       973      1065      1609       999      1074      1313
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96862 n_act=575 n_pre=559 n_ref_event=0 n_req=4579 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1476 bw_util=0.04743
n_activity=14098 dram_eff=0.3446
bk0: 281a 98145i bk1: 291a 97813i bk2: 228a 100651i bk3: 223a 100254i bk4: 288a 99892i bk5: 301a 99976i bk6: 236a 100390i bk7: 228a 100254i bk8: 204a 98910i bk9: 220a 98763i bk10: 152a 101524i bk11: 164a 101139i bk12: 152a 98674i bk13: 158a 98123i bk14: 128a 101202i bk15: 128a 101283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874427
Row_Buffer_Locality_read = 0.857776
Row_Buffer_Locality_write = 0.921470
Bank_Level_Parallism = 4.287033
Bank_Level_Parallism_Col = 3.968821
Bank_Level_Parallism_Ready = 2.072870
write_to_read_ratio_blp_rw_average = 0.349725
GrpLevelPara = 2.243176 

BW Util details:
bwutil = 0.047428 
total_CMD = 102429 
util_bw = 4858 
Wasted_Col = 4548 
Wasted_Row = 1429 
Idle = 91594 

BW Util Bottlenecks: 
RCDc_limit = 3477 
RCDWRc_limit = 455 
WTRc_limit = 3215 
RTWc_limit = 4236 
CCDLc_limit = 1967 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 2734 
RTWc_limit_alone = 3938 

Commands details: 
total_CMD = 102429 
n_nop = 96862 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1476 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 4579 
total_req = 4858 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 4858 
Row_Bus_Util =  0.011071 
CoL_Bus_Util = 0.047428 
Either_Row_CoL_Bus_Util = 0.054350 
Issued_on_Two_Bus_Simul_Util = 0.004149 
issued_two_Eff = 0.076343 
queue_avg = 1.777895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96761 n_act=595 n_pre=579 n_ref_event=0 n_req=4672 n_rd=3403 n_rd_L2_A=0 n_write=0 n_wr_bk=1566 bw_util=0.04851
n_activity=14445 dram_eff=0.344
bk0: 290a 97543i bk1: 296a 97601i bk2: 223a 100370i bk3: 222a 100382i bk4: 303a 99504i bk5: 299a 99830i bk6: 217a 99770i bk7: 217a 100459i bk8: 220a 98945i bk9: 224a 99061i bk10: 168a 101337i bk11: 149a 101047i bk12: 163a 97929i bk13: 152a 98204i bk14: 128a 101151i bk15: 132a 101480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872646
Row_Buffer_Locality_read = 0.852777
Row_Buffer_Locality_write = 0.925926
Bank_Level_Parallism = 4.394018
Bank_Level_Parallism_Col = 4.064301
Bank_Level_Parallism_Ready = 2.069028
write_to_read_ratio_blp_rw_average = 0.346810
GrpLevelPara = 2.260647 

BW Util details:
bwutil = 0.048512 
total_CMD = 102429 
util_bw = 4969 
Wasted_Col = 4751 
Wasted_Row = 1414 
Idle = 91295 

BW Util Bottlenecks: 
RCDc_limit = 3615 
RCDWRc_limit = 475 
WTRc_limit = 3631 
RTWc_limit = 4799 
CCDLc_limit = 2299 
rwq = 0 
CCDLc_limit_alone = 1502 
WTRc_limit_alone = 3165 
RTWc_limit_alone = 4468 

Commands details: 
total_CMD = 102429 
n_nop = 96761 
Read = 3403 
Write = 0 
L2_Alloc = 0 
L2_WB = 1566 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4672 
total_req = 4969 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4969 
Row_Bus_Util =  0.011462 
CoL_Bus_Util = 0.048512 
Either_Row_CoL_Bus_Util = 0.055336 
Issued_on_Two_Bus_Simul_Util = 0.004637 
issued_two_Eff = 0.083804 
queue_avg = 2.062277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96872 n_act=610 n_pre=594 n_ref_event=0 n_req=4560 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=1407 bw_util=0.04684
n_activity=14980 dram_eff=0.3203
bk0: 280a 97450i bk1: 299a 97508i bk2: 232a 100659i bk3: 227a 100509i bk4: 285a 100399i bk5: 308a 100305i bk6: 228a 100507i bk7: 229a 100597i bk8: 208a 99200i bk9: 224a 99193i bk10: 157a 101244i bk11: 150a 101568i bk12: 152a 98989i bk13: 149a 99201i bk14: 130a 101450i bk15: 133a 101649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.855500
Row_Buffer_Locality_write = 0.897348
Bank_Level_Parallism = 3.765303
Bank_Level_Parallism_Col = 3.469515
Bank_Level_Parallism_Ready = 1.816590
write_to_read_ratio_blp_rw_average = 0.349240
GrpLevelPara = 2.092721 

BW Util details:
bwutil = 0.046842 
total_CMD = 102429 
util_bw = 4798 
Wasted_Col = 4857 
Wasted_Row = 1764 
Idle = 91010 

BW Util Bottlenecks: 
RCDc_limit = 3700 
RCDWRc_limit = 630 
WTRc_limit = 2533 
RTWc_limit = 4025 
CCDLc_limit = 1851 
rwq = 0 
CCDLc_limit_alone = 1261 
WTRc_limit_alone = 2228 
RTWc_limit_alone = 3740 

Commands details: 
total_CMD = 102429 
n_nop = 96872 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 1407 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 4560 
total_req = 4798 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 4798 
Row_Bus_Util =  0.011754 
CoL_Bus_Util = 0.046842 
Either_Row_CoL_Bus_Util = 0.054252 
Issued_on_Two_Bus_Simul_Util = 0.004344 
issued_two_Eff = 0.080079 
queue_avg = 1.627898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96664 n_act=615 n_pre=599 n_ref_event=0 n_req=4699 n_rd=3432 n_rd_L2_A=0 n_write=0 n_wr_bk=1570 bw_util=0.04883
n_activity=14891 dram_eff=0.3359
bk0: 293a 97764i bk1: 312a 97036i bk2: 227a 100569i bk3: 221a 100575i bk4: 304a 100069i bk5: 296a 99801i bk6: 228a 100222i bk7: 223a 100202i bk8: 216a 98728i bk9: 224a 99070i bk10: 159a 101281i bk11: 163a 101517i bk12: 148a 98759i bk13: 157a 99178i bk14: 130a 101493i bk15: 131a 101483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869121
Row_Buffer_Locality_read = 0.857517
Row_Buffer_Locality_write = 0.900553
Bank_Level_Parallism = 3.982269
Bank_Level_Parallism_Col = 3.614990
Bank_Level_Parallism_Ready = 1.994202
write_to_read_ratio_blp_rw_average = 0.359741
GrpLevelPara = 2.153388 

BW Util details:
bwutil = 0.048834 
total_CMD = 102429 
util_bw = 5002 
Wasted_Col = 4891 
Wasted_Row = 1612 
Idle = 90924 

BW Util Bottlenecks: 
RCDc_limit = 3583 
RCDWRc_limit = 625 
WTRc_limit = 3018 
RTWc_limit = 4004 
CCDLc_limit = 1698 
rwq = 0 
CCDLc_limit_alone = 1084 
WTRc_limit_alone = 2615 
RTWc_limit_alone = 3793 

Commands details: 
total_CMD = 102429 
n_nop = 96664 
Read = 3432 
Write = 0 
L2_Alloc = 0 
L2_WB = 1570 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 4699 
total_req = 5002 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 5002 
Row_Bus_Util =  0.011852 
CoL_Bus_Util = 0.048834 
Either_Row_CoL_Bus_Util = 0.056283 
Issued_on_Two_Bus_Simul_Util = 0.004403 
issued_two_Eff = 0.078231 
queue_avg = 1.741099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7411
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96776 n_act=629 n_pre=613 n_ref_event=0 n_req=4593 n_rd=3386 n_rd_L2_A=0 n_write=0 n_wr_bk=1518 bw_util=0.04788
n_activity=14504 dram_eff=0.3381
bk0: 287a 97190i bk1: 302a 97464i bk2: 233a 100349i bk3: 228a 100231i bk4: 282a 100050i bk5: 290a 100172i bk6: 229a 100486i bk7: 230a 100705i bk8: 212a 98572i bk9: 228a 99058i bk10: 162a 101752i bk11: 159a 101276i bk12: 152a 98869i bk13: 153a 98960i bk14: 120a 101491i bk15: 119a 101486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863052
Row_Buffer_Locality_read = 0.851447
Row_Buffer_Locality_write = 0.895609
Bank_Level_Parallism = 4.045860
Bank_Level_Parallism_Col = 3.589824
Bank_Level_Parallism_Ready = 1.932504
write_to_read_ratio_blp_rw_average = 0.369913
GrpLevelPara = 2.140285 

BW Util details:
bwutil = 0.047877 
total_CMD = 102429 
util_bw = 4904 
Wasted_Col = 4802 
Wasted_Row = 1502 
Idle = 91221 

BW Util Bottlenecks: 
RCDc_limit = 3725 
RCDWRc_limit = 591 
WTRc_limit = 2671 
RTWc_limit = 4014 
CCDLc_limit = 1653 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 2363 
RTWc_limit_alone = 3769 

Commands details: 
total_CMD = 102429 
n_nop = 96776 
Read = 3386 
Write = 0 
L2_Alloc = 0 
L2_WB = 1518 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4593 
total_req = 4904 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 4904 
Row_Bus_Util =  0.012125 
CoL_Bus_Util = 0.047877 
Either_Row_CoL_Bus_Util = 0.055189 
Issued_on_Two_Bus_Simul_Util = 0.004813 
issued_two_Eff = 0.087210 
queue_avg = 1.652462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96715 n_act=578 n_pre=562 n_ref_event=0 n_req=4672 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=1560 bw_util=0.04858
n_activity=14130 dram_eff=0.3522
bk0: 281a 97741i bk1: 295a 97486i bk2: 228a 100587i bk3: 224a 100692i bk4: 305a 100156i bk5: 290a 100384i bk6: 220a 100536i bk7: 227a 100476i bk8: 216a 98792i bk9: 228a 98932i bk10: 161a 101448i bk11: 162a 101312i bk12: 157a 98138i bk13: 159a 98789i bk14: 134a 101387i bk15: 129a 101619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876284
Row_Buffer_Locality_read = 0.861534
Row_Buffer_Locality_write = 0.916401
Bank_Level_Parallism = 4.186269
Bank_Level_Parallism_Col = 3.782255
Bank_Level_Parallism_Ready = 1.962822
write_to_read_ratio_blp_rw_average = 0.366658
GrpLevelPara = 2.210673 

BW Util details:
bwutil = 0.048580 
total_CMD = 102429 
util_bw = 4976 
Wasted_Col = 4494 
Wasted_Row = 1294 
Idle = 91665 

BW Util Bottlenecks: 
RCDc_limit = 3528 
RCDWRc_limit = 561 
WTRc_limit = 2146 
RTWc_limit = 4505 
CCDLc_limit = 1597 
rwq = 0 
CCDLc_limit_alone = 992 
WTRc_limit_alone = 1901 
RTWc_limit_alone = 4145 

Commands details: 
total_CMD = 102429 
n_nop = 96715 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 1560 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4672 
total_req = 4976 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4976 
Row_Bus_Util =  0.011130 
CoL_Bus_Util = 0.048580 
Either_Row_CoL_Bus_Util = 0.055785 
Issued_on_Two_Bus_Simul_Util = 0.003925 
issued_two_Eff = 0.070354 
queue_avg = 1.767820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76782
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96904 n_act=571 n_pre=555 n_ref_event=0 n_req=4552 n_rd=3345 n_rd_L2_A=0 n_write=0 n_wr_bk=1489 bw_util=0.04719
n_activity=14531 dram_eff=0.3327
bk0: 293a 97814i bk1: 285a 97856i bk2: 222a 100432i bk3: 214a 100441i bk4: 291a 99874i bk5: 293a 99991i bk6: 223a 100631i bk7: 223a 100473i bk8: 208a 99159i bk9: 216a 98985i bk10: 158a 101422i bk11: 157a 101112i bk12: 154a 98908i bk13: 152a 98522i bk14: 130a 101425i bk15: 126a 101390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874561
Row_Buffer_Locality_read = 0.857997
Row_Buffer_Locality_write = 0.920464
Bank_Level_Parallism = 4.051977
Bank_Level_Parallism_Col = 3.764549
Bank_Level_Parallism_Ready = 1.987381
write_to_read_ratio_blp_rw_average = 0.346916
GrpLevelPara = 2.141654 

BW Util details:
bwutil = 0.047194 
total_CMD = 102429 
util_bw = 4834 
Wasted_Col = 4704 
Wasted_Row = 1563 
Idle = 91328 

BW Util Bottlenecks: 
RCDc_limit = 3492 
RCDWRc_limit = 524 
WTRc_limit = 3496 
RTWc_limit = 3738 
CCDLc_limit = 2028 
rwq = 0 
CCDLc_limit_alone = 1279 
WTRc_limit_alone = 3020 
RTWc_limit_alone = 3465 

Commands details: 
total_CMD = 102429 
n_nop = 96904 
Read = 3345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1489 
n_act = 571 
n_pre = 555 
n_ref = 0 
n_req = 4552 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 1126 
issued_total_col = 4834 
Row_Bus_Util =  0.010993 
CoL_Bus_Util = 0.047194 
Either_Row_CoL_Bus_Util = 0.053940 
Issued_on_Two_Bus_Simul_Util = 0.004247 
issued_two_Eff = 0.078733 
queue_avg = 1.764598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7646
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96768 n_act=603 n_pre=587 n_ref_event=0 n_req=4609 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=1507 bw_util=0.04786
n_activity=14211 dram_eff=0.3449
bk0: 282a 97953i bk1: 295a 98002i bk2: 227a 100515i bk3: 223a 100396i bk4: 289a 99908i bk5: 296a 99567i bk6: 227a 100167i bk7: 223a 100286i bk8: 224a 99168i bk9: 220a 99410i bk10: 160a 101513i bk11: 160a 101433i bk12: 154a 98685i bk13: 151a 98593i bk14: 127a 101337i bk15: 137a 101075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869169
Row_Buffer_Locality_read = 0.852430
Row_Buffer_Locality_write = 0.915980
Bank_Level_Parallism = 4.108531
Bank_Level_Parallism_Col = 3.709217
Bank_Level_Parallism_Ready = 2.064667
write_to_read_ratio_blp_rw_average = 0.338908
GrpLevelPara = 2.166387 

BW Util details:
bwutil = 0.047858 
total_CMD = 102429 
util_bw = 4902 
Wasted_Col = 4773 
Wasted_Row = 1391 
Idle = 91363 

BW Util Bottlenecks: 
RCDc_limit = 3804 
RCDWRc_limit = 522 
WTRc_limit = 2999 
RTWc_limit = 3742 
CCDLc_limit = 1841 
rwq = 0 
CCDLc_limit_alone = 1176 
WTRc_limit_alone = 2536 
RTWc_limit_alone = 3540 

Commands details: 
total_CMD = 102429 
n_nop = 96768 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1507 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4609 
total_req = 4902 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4902 
Row_Bus_Util =  0.011618 
CoL_Bus_Util = 0.047858 
Either_Row_CoL_Bus_Util = 0.055268 
Issued_on_Two_Bus_Simul_Util = 0.004208 
issued_two_Eff = 0.076135 
queue_avg = 1.660545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66055
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96881 n_act=579 n_pre=563 n_ref_event=0 n_req=4525 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1467 bw_util=0.04719
n_activity=14346 dram_eff=0.337
bk0: 291a 97339i bk1: 293a 98060i bk2: 220a 100396i bk3: 223a 100649i bk4: 296a 99940i bk5: 288a 100143i bk6: 224a 100320i bk7: 216a 99807i bk8: 220a 99194i bk9: 232a 99161i bk10: 156a 101197i bk11: 145a 101274i bk12: 149a 99308i bk13: 156a 99128i bk14: 130a 101520i bk15: 128a 101418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872044
Row_Buffer_Locality_read = 0.857440
Row_Buffer_Locality_write = 0.914508
Bank_Level_Parallism = 4.029952
Bank_Level_Parallism_Col = 3.733019
Bank_Level_Parallism_Ready = 2.154737
write_to_read_ratio_blp_rw_average = 0.344256
GrpLevelPara = 2.187915 

BW Util details:
bwutil = 0.047194 
total_CMD = 102429 
util_bw = 4834 
Wasted_Col = 4656 
Wasted_Row = 1561 
Idle = 91378 

BW Util Bottlenecks: 
RCDc_limit = 3525 
RCDWRc_limit = 511 
WTRc_limit = 2577 
RTWc_limit = 3605 
CCDLc_limit = 1587 
rwq = 0 
CCDLc_limit_alone = 1082 
WTRc_limit_alone = 2264 
RTWc_limit_alone = 3413 

Commands details: 
total_CMD = 102429 
n_nop = 96881 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1467 
n_act = 579 
n_pre = 563 
n_ref = 0 
n_req = 4525 
total_req = 4834 

Dual Bus Interface Util: 
issued_total_row = 1142 
issued_total_col = 4834 
Row_Bus_Util =  0.011149 
CoL_Bus_Util = 0.047194 
Either_Row_CoL_Bus_Util = 0.054164 
Issued_on_Two_Bus_Simul_Util = 0.004179 
issued_two_Eff = 0.077145 
queue_avg = 1.534849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96764 n_act=603 n_pre=587 n_ref_event=0 n_req=4630 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=1537 bw_util=0.04815
n_activity=14156 dram_eff=0.3484
bk0: 284a 97624i bk1: 301a 97276i bk2: 229a 100240i bk3: 227a 100221i bk4: 298a 100147i bk5: 309a 100156i bk6: 219a 100036i bk7: 224a 100125i bk8: 208a 99274i bk9: 228a 99051i bk10: 161a 101458i bk11: 158a 101531i bk12: 159a 98935i bk13: 150a 98740i bk14: 127a 101552i bk15: 113a 101411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869762
Row_Buffer_Locality_read = 0.853608
Row_Buffer_Locality_write = 0.914170
Bank_Level_Parallism = 4.140657
Bank_Level_Parallism_Col = 3.783624
Bank_Level_Parallism_Ready = 1.954988
write_to_read_ratio_blp_rw_average = 0.353191
GrpLevelPara = 2.218090 

BW Util details:
bwutil = 0.048150 
total_CMD = 102429 
util_bw = 4932 
Wasted_Col = 4547 
Wasted_Row = 1562 
Idle = 91388 

BW Util Bottlenecks: 
RCDc_limit = 3484 
RCDWRc_limit = 555 
WTRc_limit = 2647 
RTWc_limit = 4040 
CCDLc_limit = 1618 
rwq = 0 
CCDLc_limit_alone = 1054 
WTRc_limit_alone = 2310 
RTWc_limit_alone = 3813 

Commands details: 
total_CMD = 102429 
n_nop = 96764 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1537 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 4630 
total_req = 4932 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 4932 
Row_Bus_Util =  0.011618 
CoL_Bus_Util = 0.048150 
Either_Row_CoL_Bus_Util = 0.055307 
Issued_on_Two_Bus_Simul_Util = 0.004462 
issued_two_Eff = 0.080671 
queue_avg = 1.576233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57623
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96809 n_act=621 n_pre=605 n_ref_event=0 n_req=4560 n_rd=3344 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.04727
n_activity=14734 dram_eff=0.3286
bk0: 287a 97651i bk1: 286a 97719i bk2: 224a 100343i bk3: 223a 100525i bk4: 286a 100210i bk5: 296a 99709i bk6: 221a 100094i bk7: 221a 100153i bk8: 208a 99628i bk9: 224a 99007i bk10: 160a 101125i bk11: 153a 101270i bk12: 153a 98858i bk13: 156a 98862i bk14: 124a 101338i bk15: 122a 101392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863816
Row_Buffer_Locality_read = 0.844199
Row_Buffer_Locality_write = 0.917763
Bank_Level_Parallism = 3.982858
Bank_Level_Parallism_Col = 3.700349
Bank_Level_Parallism_Ready = 1.962206
write_to_read_ratio_blp_rw_average = 0.315272
GrpLevelPara = 2.176172 

BW Util details:
bwutil = 0.047272 
total_CMD = 102429 
util_bw = 4842 
Wasted_Col = 4775 
Wasted_Row = 1817 
Idle = 90995 

BW Util Bottlenecks: 
RCDc_limit = 3772 
RCDWRc_limit = 485 
WTRc_limit = 3287 
RTWc_limit = 3392 
CCDLc_limit = 1824 
rwq = 0 
CCDLc_limit_alone = 1133 
WTRc_limit_alone = 2830 
RTWc_limit_alone = 3158 

Commands details: 
total_CMD = 102429 
n_nop = 96809 
Read = 3344 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 4560 
total_req = 4842 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 4842 
Row_Bus_Util =  0.011969 
CoL_Bus_Util = 0.047272 
Either_Row_CoL_Bus_Util = 0.054867 
Issued_on_Two_Bus_Simul_Util = 0.004374 
issued_two_Eff = 0.079715 
queue_avg = 1.719123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71912
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96663 n_act=617 n_pre=601 n_ref_event=0 n_req=4690 n_rd=3424 n_rd_L2_A=0 n_write=0 n_wr_bk=1600 bw_util=0.04905
n_activity=14171 dram_eff=0.3545
bk0: 290a 97586i bk1: 281a 97427i bk2: 215a 100690i bk3: 229a 100019i bk4: 306a 100034i bk5: 290a 100011i bk6: 236a 99838i bk7: 223a 99923i bk8: 232a 99281i bk9: 220a 98914i bk10: 156a 101171i bk11: 163a 100932i bk12: 158a 98156i bk13: 158a 98359i bk14: 131a 101303i bk15: 136a 101069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868443
Row_Buffer_Locality_read = 0.852512
Row_Buffer_Locality_write = 0.911532
Bank_Level_Parallism = 4.504381
Bank_Level_Parallism_Col = 4.047886
Bank_Level_Parallism_Ready = 2.007763
write_to_read_ratio_blp_rw_average = 0.336336
GrpLevelPara = 2.297886 

BW Util details:
bwutil = 0.049049 
total_CMD = 102429 
util_bw = 5024 
Wasted_Col = 4570 
Wasted_Row = 1249 
Idle = 91586 

BW Util Bottlenecks: 
RCDc_limit = 3659 
RCDWRc_limit = 565 
WTRc_limit = 3360 
RTWc_limit = 4140 
CCDLc_limit = 1943 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 2899 
RTWc_limit_alone = 3894 

Commands details: 
total_CMD = 102429 
n_nop = 96663 
Read = 3424 
Write = 0 
L2_Alloc = 0 
L2_WB = 1600 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 4690 
total_req = 5024 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 5024 
Row_Bus_Util =  0.011891 
CoL_Bus_Util = 0.049049 
Either_Row_CoL_Bus_Util = 0.056293 
Issued_on_Two_Bus_Simul_Util = 0.004647 
issued_two_Eff = 0.082553 
queue_avg = 1.925285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92528
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96895 n_act=594 n_pre=578 n_ref_event=0 n_req=4543 n_rd=3373 n_rd_L2_A=0 n_write=0 n_wr_bk=1430 bw_util=0.04689
n_activity=13978 dram_eff=0.3436
bk0: 306a 97980i bk1: 272a 97406i bk2: 218a 100568i bk3: 225a 100584i bk4: 305a 99989i bk5: 293a 100348i bk6: 217a 100438i bk7: 230a 100206i bk8: 224a 99272i bk9: 208a 99094i bk10: 155a 101437i bk11: 161a 101585i bk12: 163a 98980i bk13: 150a 99442i bk14: 124a 101025i bk15: 122a 101555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869249
Row_Buffer_Locality_read = 0.855915
Row_Buffer_Locality_write = 0.907692
Bank_Level_Parallism = 4.057271
Bank_Level_Parallism_Col = 3.648431
Bank_Level_Parallism_Ready = 1.960858
write_to_read_ratio_blp_rw_average = 0.344397
GrpLevelPara = 2.196273 

BW Util details:
bwutil = 0.046891 
total_CMD = 102429 
util_bw = 4803 
Wasted_Col = 4515 
Wasted_Row = 1403 
Idle = 91708 

BW Util Bottlenecks: 
RCDc_limit = 3622 
RCDWRc_limit = 562 
WTRc_limit = 2494 
RTWc_limit = 3979 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1153 
WTRc_limit_alone = 2147 
RTWc_limit_alone = 3743 

Commands details: 
total_CMD = 102429 
n_nop = 96895 
Read = 3373 
Write = 0 
L2_Alloc = 0 
L2_WB = 1430 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 4543 
total_req = 4803 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 4803 
Row_Bus_Util =  0.011442 
CoL_Bus_Util = 0.046891 
Either_Row_CoL_Bus_Util = 0.054028 
Issued_on_Two_Bus_Simul_Util = 0.004305 
issued_two_Eff = 0.079689 
queue_avg = 1.538139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53814
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96956 n_act=583 n_pre=567 n_ref_event=0 n_req=4483 n_rd=3309 n_rd_L2_A=0 n_write=0 n_wr_bk=1459 bw_util=0.04655
n_activity=13707 dram_eff=0.3479
bk0: 269a 98231i bk1: 298a 98280i bk2: 223a 100300i bk3: 222a 100444i bk4: 278a 100444i bk5: 297a 100307i bk6: 216a 100374i bk7: 213a 99809i bk8: 196a 99175i bk9: 220a 99016i bk10: 160a 101420i bk11: 155a 101377i bk12: 150a 99770i bk13: 152a 98997i bk14: 136a 101377i bk15: 124a 101434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869953
Row_Buffer_Locality_read = 0.851617
Row_Buffer_Locality_write = 0.921635
Bank_Level_Parallism = 4.012435
Bank_Level_Parallism_Col = 3.593781
Bank_Level_Parallism_Ready = 1.930579
write_to_read_ratio_blp_rw_average = 0.342740
GrpLevelPara = 2.197011 

BW Util details:
bwutil = 0.046549 
total_CMD = 102429 
util_bw = 4768 
Wasted_Col = 4474 
Wasted_Row = 1373 
Idle = 91814 

BW Util Bottlenecks: 
RCDc_limit = 3600 
RCDWRc_limit = 494 
WTRc_limit = 2202 
RTWc_limit = 3408 
CCDLc_limit = 1425 
rwq = 0 
CCDLc_limit_alone = 1061 
WTRc_limit_alone = 2026 
RTWc_limit_alone = 3220 

Commands details: 
total_CMD = 102429 
n_nop = 96956 
Read = 3309 
Write = 0 
L2_Alloc = 0 
L2_WB = 1459 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4483 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4768 
Row_Bus_Util =  0.011227 
CoL_Bus_Util = 0.046549 
Either_Row_CoL_Bus_Util = 0.053432 
Issued_on_Two_Bus_Simul_Util = 0.004344 
issued_two_Eff = 0.081308 
queue_avg = 1.602808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60281
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96732 n_act=583 n_pre=567 n_ref_event=0 n_req=4658 n_rd=3388 n_rd_L2_A=0 n_write=0 n_wr_bk=1587 bw_util=0.04857
n_activity=14625 dram_eff=0.3402
bk0: 283a 97655i bk1: 298a 98083i bk2: 222a 100056i bk3: 234a 100313i bk4: 295a 100138i bk5: 290a 99638i bk6: 219a 100569i bk7: 228a 100625i bk8: 216a 98887i bk9: 224a 98960i bk10: 160a 101581i bk11: 164a 101090i bk12: 155a 98726i bk13: 147a 98488i bk14: 122a 101298i bk15: 131a 101365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874839
Row_Buffer_Locality_read = 0.856257
Row_Buffer_Locality_write = 0.924409
Bank_Level_Parallism = 4.023591
Bank_Level_Parallism_Col = 3.741649
Bank_Level_Parallism_Ready = 2.052261
write_to_read_ratio_blp_rw_average = 0.356245
GrpLevelPara = 2.157526 

BW Util details:
bwutil = 0.048570 
total_CMD = 102429 
util_bw = 4975 
Wasted_Col = 4882 
Wasted_Row = 1588 
Idle = 90984 

BW Util Bottlenecks: 
RCDc_limit = 3716 
RCDWRc_limit = 482 
WTRc_limit = 2948 
RTWc_limit = 4300 
CCDLc_limit = 1893 
rwq = 0 
CCDLc_limit_alone = 1122 
WTRc_limit_alone = 2425 
RTWc_limit_alone = 4052 

Commands details: 
total_CMD = 102429 
n_nop = 96732 
Read = 3388 
Write = 0 
L2_Alloc = 0 
L2_WB = 1587 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4658 
total_req = 4975 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4975 
Row_Bus_Util =  0.011227 
CoL_Bus_Util = 0.048570 
Either_Row_CoL_Bus_Util = 0.055619 
Issued_on_Two_Bus_Simul_Util = 0.004179 
issued_two_Eff = 0.075127 
queue_avg = 1.639604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6396
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96857 n_act=595 n_pre=579 n_ref_event=0 n_req=4550 n_rd=3372 n_rd_L2_A=0 n_write=0 n_wr_bk=1480 bw_util=0.04737
n_activity=14148 dram_eff=0.3429
bk0: 277a 97710i bk1: 293a 97760i bk2: 224a 100708i bk3: 218a 100435i bk4: 290a 100474i bk5: 298a 100114i bk6: 226a 100441i bk7: 218a 100114i bk8: 216a 99187i bk9: 228a 99223i bk10: 160a 100964i bk11: 155a 101319i bk12: 153a 98445i bk13: 164a 99265i bk14: 123a 101129i bk15: 129a 101210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869231
Row_Buffer_Locality_read = 0.856168
Row_Buffer_Locality_write = 0.906621
Bank_Level_Parallism = 4.110176
Bank_Level_Parallism_Col = 3.770011
Bank_Level_Parallism_Ready = 2.029679
write_to_read_ratio_blp_rw_average = 0.361070
GrpLevelPara = 2.153722 

BW Util details:
bwutil = 0.047369 
total_CMD = 102429 
util_bw = 4852 
Wasted_Col = 4556 
Wasted_Row = 1520 
Idle = 91501 

BW Util Bottlenecks: 
RCDc_limit = 3485 
RCDWRc_limit = 520 
WTRc_limit = 2222 
RTWc_limit = 3915 
CCDLc_limit = 1487 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 1981 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 102429 
n_nop = 96857 
Read = 3372 
Write = 0 
L2_Alloc = 0 
L2_WB = 1480 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4550 
total_req = 4852 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4852 
Row_Bus_Util =  0.011462 
CoL_Bus_Util = 0.047369 
Either_Row_CoL_Bus_Util = 0.054399 
Issued_on_Two_Bus_Simul_Util = 0.004432 
issued_two_Eff = 0.081479 
queue_avg = 1.532740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53274
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96823 n_act=598 n_pre=582 n_ref_event=0 n_req=4610 n_rd=3382 n_rd_L2_A=0 n_write=0 n_wr_bk=1501 bw_util=0.04767
n_activity=14719 dram_eff=0.3317
bk0: 308a 97466i bk1: 280a 98339i bk2: 226a 100459i bk3: 220a 100636i bk4: 295a 99914i bk5: 299a 100196i bk6: 221a 100583i bk7: 225a 100199i bk8: 208a 99273i bk9: 224a 99212i bk10: 160a 101485i bk11: 155a 101418i bk12: 163a 99218i bk13: 145a 99014i bk14: 127a 101186i bk15: 126a 101345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870282
Row_Buffer_Locality_read = 0.854228
Row_Buffer_Locality_write = 0.914495
Bank_Level_Parallism = 3.899928
Bank_Level_Parallism_Col = 3.575835
Bank_Level_Parallism_Ready = 1.941020
write_to_read_ratio_blp_rw_average = 0.326754
GrpLevelPara = 2.107318 

BW Util details:
bwutil = 0.047672 
total_CMD = 102429 
util_bw = 4883 
Wasted_Col = 4680 
Wasted_Row = 1599 
Idle = 91267 

BW Util Bottlenecks: 
RCDc_limit = 3589 
RCDWRc_limit = 510 
WTRc_limit = 2782 
RTWc_limit = 3327 
CCDLc_limit = 1801 
rwq = 0 
CCDLc_limit_alone = 1229 
WTRc_limit_alone = 2451 
RTWc_limit_alone = 3086 

Commands details: 
total_CMD = 102429 
n_nop = 96823 
Read = 3382 
Write = 0 
L2_Alloc = 0 
L2_WB = 1501 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 4610 
total_req = 4883 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 4883 
Row_Bus_Util =  0.011520 
CoL_Bus_Util = 0.047672 
Either_Row_CoL_Bus_Util = 0.054731 
Issued_on_Two_Bus_Simul_Util = 0.004462 
issued_two_Eff = 0.081520 
queue_avg = 1.678001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.678
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96792 n_act=594 n_pre=578 n_ref_event=0 n_req=4580 n_rd=3400 n_rd_L2_A=0 n_write=0 n_wr_bk=1486 bw_util=0.0477
n_activity=14297 dram_eff=0.3418
bk0: 295a 97973i bk1: 291a 98116i bk2: 228a 100531i bk3: 228a 100797i bk4: 285a 100087i bk5: 293a 99873i bk6: 221a 100386i bk7: 232a 100168i bk8: 228a 98955i bk9: 227a 99000i bk10: 151a 101346i bk11: 154a 101559i bk12: 154a 99140i bk13: 154a 99158i bk14: 131a 101085i bk15: 128a 101237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870306
Row_Buffer_Locality_read = 0.853824
Row_Buffer_Locality_write = 0.917797
Bank_Level_Parallism = 3.914392
Bank_Level_Parallism_Col = 3.596231
Bank_Level_Parallism_Ready = 2.056897
write_to_read_ratio_blp_rw_average = 0.340520
GrpLevelPara = 2.145776 

BW Util details:
bwutil = 0.047701 
total_CMD = 102429 
util_bw = 4886 
Wasted_Col = 4714 
Wasted_Row = 1649 
Idle = 91180 

BW Util Bottlenecks: 
RCDc_limit = 3697 
RCDWRc_limit = 478 
WTRc_limit = 2303 
RTWc_limit = 3785 
CCDLc_limit = 1623 
rwq = 0 
CCDLc_limit_alone = 1059 
WTRc_limit_alone = 1990 
RTWc_limit_alone = 3534 

Commands details: 
total_CMD = 102429 
n_nop = 96792 
Read = 3400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1486 
n_act = 594 
n_pre = 578 
n_ref = 0 
n_req = 4580 
total_req = 4886 

Dual Bus Interface Util: 
issued_total_row = 1172 
issued_total_col = 4886 
Row_Bus_Util =  0.011442 
CoL_Bus_Util = 0.047701 
Either_Row_CoL_Bus_Util = 0.055033 
Issued_on_Two_Bus_Simul_Util = 0.004110 
issued_two_Eff = 0.074685 
queue_avg = 1.592127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59213
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96866 n_act=622 n_pre=606 n_ref_event=0 n_req=4505 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=1444 bw_util=0.04672
n_activity=13957 dram_eff=0.3428
bk0: 285a 97981i bk1: 300a 97571i bk2: 230a 100660i bk3: 220a 100453i bk4: 289a 99716i bk5: 286a 99904i bk6: 218a 100554i bk7: 218a 100449i bk8: 200a 99144i bk9: 212a 99100i bk10: 159a 101485i bk11: 159a 101530i bk12: 150a 99124i bk13: 162a 98587i bk14: 125a 101607i bk15: 128a 101237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861931
Row_Buffer_Locality_read = 0.845256
Row_Buffer_Locality_write = 0.909794
Bank_Level_Parallism = 3.955943
Bank_Level_Parallism_Col = 3.564489
Bank_Level_Parallism_Ready = 1.924347
write_to_read_ratio_blp_rw_average = 0.341686
GrpLevelPara = 2.148812 

BW Util details:
bwutil = 0.046715 
total_CMD = 102429 
util_bw = 4785 
Wasted_Col = 4794 
Wasted_Row = 1611 
Idle = 91239 

BW Util Bottlenecks: 
RCDc_limit = 3822 
RCDWRc_limit = 559 
WTRc_limit = 2466 
RTWc_limit = 3929 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1088 
WTRc_limit_alone = 2106 
RTWc_limit_alone = 3641 

Commands details: 
total_CMD = 102429 
n_nop = 96866 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1444 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 4505 
total_req = 4785 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 4785 
Row_Bus_Util =  0.011989 
CoL_Bus_Util = 0.046715 
Either_Row_CoL_Bus_Util = 0.054311 
Issued_on_Two_Bus_Simul_Util = 0.004393 
issued_two_Eff = 0.080892 
queue_avg = 1.572553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57255
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96863 n_act=605 n_pre=589 n_ref_event=0 n_req=4565 n_rd=3367 n_rd_L2_A=0 n_write=0 n_wr_bk=1456 bw_util=0.04709
n_activity=14282 dram_eff=0.3377
bk0: 286a 98301i bk1: 288a 97663i bk2: 232a 100325i bk3: 227a 100823i bk4: 286a 99985i bk5: 295a 100127i bk6: 219a 100624i bk7: 225a 100521i bk8: 216a 99117i bk9: 212a 99147i bk10: 160a 101774i bk11: 162a 101771i bk12: 151a 98788i bk13: 151a 98854i bk14: 127a 101253i bk15: 130a 101253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867470
Row_Buffer_Locality_read = 0.851203
Row_Buffer_Locality_write = 0.913189
Bank_Level_Parallism = 3.975558
Bank_Level_Parallism_Col = 3.542980
Bank_Level_Parallism_Ready = 1.773378
write_to_read_ratio_blp_rw_average = 0.354117
GrpLevelPara = 2.156966 

BW Util details:
bwutil = 0.047086 
total_CMD = 102429 
util_bw = 4823 
Wasted_Col = 4615 
Wasted_Row = 1404 
Idle = 91587 

BW Util Bottlenecks: 
RCDc_limit = 3649 
RCDWRc_limit = 578 
WTRc_limit = 2654 
RTWc_limit = 4086 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1099 
WTRc_limit_alone = 2302 
RTWc_limit_alone = 3742 

Commands details: 
total_CMD = 102429 
n_nop = 96863 
Read = 3367 
Write = 0 
L2_Alloc = 0 
L2_WB = 1456 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 4565 
total_req = 4823 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 4823 
Row_Bus_Util =  0.011657 
CoL_Bus_Util = 0.047086 
Either_Row_CoL_Bus_Util = 0.054340 
Issued_on_Two_Bus_Simul_Util = 0.004403 
issued_two_Eff = 0.081028 
queue_avg = 1.566920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56692
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96871 n_act=601 n_pre=585 n_ref_event=0 n_req=4511 n_rd=3352 n_rd_L2_A=0 n_write=0 n_wr_bk=1438 bw_util=0.04676
n_activity=15260 dram_eff=0.3139
bk0: 278a 97780i bk1: 286a 97107i bk2: 222a 100836i bk3: 229a 100883i bk4: 297a 100141i bk5: 297a 100185i bk6: 218a 100535i bk7: 218a 100419i bk8: 224a 99028i bk9: 208a 98865i bk10: 160a 101300i bk11: 153a 101495i bk12: 154a 98870i bk13: 155a 99045i bk14: 126a 101483i bk15: 127a 101502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866770
Row_Buffer_Locality_read = 0.854117
Row_Buffer_Locality_write = 0.903365
Bank_Level_Parallism = 3.802928
Bank_Level_Parallism_Col = 3.515708
Bank_Level_Parallism_Ready = 2.027349
write_to_read_ratio_blp_rw_average = 0.361925
GrpLevelPara = 2.078593 

BW Util details:
bwutil = 0.046764 
total_CMD = 102429 
util_bw = 4790 
Wasted_Col = 4968 
Wasted_Row = 1786 
Idle = 90885 

BW Util Bottlenecks: 
RCDc_limit = 3677 
RCDWRc_limit = 616 
WTRc_limit = 2402 
RTWc_limit = 4170 
CCDLc_limit = 1714 
rwq = 0 
CCDLc_limit_alone = 1132 
WTRc_limit_alone = 2091 
RTWc_limit_alone = 3899 

Commands details: 
total_CMD = 102429 
n_nop = 96871 
Read = 3352 
Write = 0 
L2_Alloc = 0 
L2_WB = 1438 
n_act = 601 
n_pre = 585 
n_ref = 0 
n_req = 4511 
total_req = 4790 

Dual Bus Interface Util: 
issued_total_row = 1186 
issued_total_col = 4790 
Row_Bus_Util =  0.011579 
CoL_Bus_Util = 0.046764 
Either_Row_CoL_Bus_Util = 0.054262 
Issued_on_Two_Bus_Simul_Util = 0.004081 
issued_two_Eff = 0.075207 
queue_avg = 1.528678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52868
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96787 n_act=635 n_pre=619 n_ref_event=0 n_req=4537 n_rd=3339 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.04744
n_activity=14584 dram_eff=0.3332
bk0: 278a 97765i bk1: 288a 97911i bk2: 225a 100261i bk3: 224a 100448i bk4: 271a 100223i bk5: 281a 100012i bk6: 230a 100103i bk7: 222a 99847i bk8: 216a 99100i bk9: 220a 98971i bk10: 158a 101496i bk11: 162a 101440i bk12: 157a 98425i bk13: 150a 98133i bk14: 131a 101206i bk15: 126a 101505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860040
Row_Buffer_Locality_read = 0.843366
Row_Buffer_Locality_write = 0.906511
Bank_Level_Parallism = 4.169353
Bank_Level_Parallism_Col = 3.789256
Bank_Level_Parallism_Ready = 1.926734
write_to_read_ratio_blp_rw_average = 0.347003
GrpLevelPara = 2.204175 

BW Util details:
bwutil = 0.047438 
total_CMD = 102429 
util_bw = 4859 
Wasted_Col = 4731 
Wasted_Row = 1576 
Idle = 91263 

BW Util Bottlenecks: 
RCDc_limit = 3887 
RCDWRc_limit = 512 
WTRc_limit = 2779 
RTWc_limit = 4195 
CCDLc_limit = 1984 
rwq = 0 
CCDLc_limit_alone = 1218 
WTRc_limit_alone = 2356 
RTWc_limit_alone = 3852 

Commands details: 
total_CMD = 102429 
n_nop = 96787 
Read = 3339 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 4537 
total_req = 4859 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 4859 
Row_Bus_Util =  0.012243 
CoL_Bus_Util = 0.047438 
Either_Row_CoL_Bus_Util = 0.055082 
Issued_on_Two_Bus_Simul_Util = 0.004598 
issued_two_Eff = 0.083481 
queue_avg = 1.590126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59013
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96889 n_act=595 n_pre=579 n_ref_event=0 n_req=4502 n_rd=3315 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.04705
n_activity=14308 dram_eff=0.3368
bk0: 292a 97423i bk1: 285a 98551i bk2: 218a 100671i bk3: 224a 100543i bk4: 294a 100319i bk5: 285a 99976i bk6: 228a 100737i bk7: 217a 100512i bk8: 208a 99058i bk9: 212a 99071i bk10: 150a 101743i bk11: 158a 101375i bk12: 147a 98974i bk13: 150a 99227i bk14: 121a 101319i bk15: 126a 101329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867837
Row_Buffer_Locality_read = 0.853092
Row_Buffer_Locality_write = 0.909014
Bank_Level_Parallism = 3.845069
Bank_Level_Parallism_Col = 3.520953
Bank_Level_Parallism_Ready = 1.944802
write_to_read_ratio_blp_rw_average = 0.340444
GrpLevelPara = 2.136221 

BW Util details:
bwutil = 0.047047 
total_CMD = 102429 
util_bw = 4819 
Wasted_Col = 4574 
Wasted_Row = 1670 
Idle = 91366 

BW Util Bottlenecks: 
RCDc_limit = 3526 
RCDWRc_limit = 627 
WTRc_limit = 2353 
RTWc_limit = 3414 
CCDLc_limit = 1548 
rwq = 0 
CCDLc_limit_alone = 1028 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 3202 

Commands details: 
total_CMD = 102429 
n_nop = 96889 
Read = 3315 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 4502 
total_req = 4819 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 4819 
Row_Bus_Util =  0.011462 
CoL_Bus_Util = 0.047047 
Either_Row_CoL_Bus_Util = 0.054086 
Issued_on_Two_Bus_Simul_Util = 0.004423 
issued_two_Eff = 0.081769 
queue_avg = 1.466118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46612
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96744 n_act=615 n_pre=599 n_ref_event=0 n_req=4598 n_rd=3378 n_rd_L2_A=0 n_write=0 n_wr_bk=1520 bw_util=0.04782
n_activity=14481 dram_eff=0.3382
bk0: 299a 97814i bk1: 295a 98064i bk2: 226a 100341i bk3: 223a 100814i bk4: 289a 99841i bk5: 292a 99617i bk6: 223a 99851i bk7: 227a 100115i bk8: 208a 98649i bk9: 220a 98860i bk10: 148a 101414i bk11: 159a 101429i bk12: 160a 98231i bk13: 154a 98505i bk14: 120a 101603i bk15: 135a 101539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866246
Row_Buffer_Locality_read = 0.849615
Row_Buffer_Locality_write = 0.912295
Bank_Level_Parallism = 4.167780
Bank_Level_Parallism_Col = 3.821110
Bank_Level_Parallism_Ready = 2.060229
write_to_read_ratio_blp_rw_average = 0.347754
GrpLevelPara = 2.211940 

BW Util details:
bwutil = 0.047818 
total_CMD = 102429 
util_bw = 4898 
Wasted_Col = 4785 
Wasted_Row = 1540 
Idle = 91206 

BW Util Bottlenecks: 
RCDc_limit = 3775 
RCDWRc_limit = 592 
WTRc_limit = 3481 
RTWc_limit = 3824 
CCDLc_limit = 2102 
rwq = 0 
CCDLc_limit_alone = 1276 
WTRc_limit_alone = 2983 
RTWc_limit_alone = 3496 

Commands details: 
total_CMD = 102429 
n_nop = 96744 
Read = 3378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1520 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 4598 
total_req = 4898 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 4898 
Row_Bus_Util =  0.011852 
CoL_Bus_Util = 0.047818 
Either_Row_CoL_Bus_Util = 0.055502 
Issued_on_Two_Bus_Simul_Util = 0.004169 
issued_two_Eff = 0.075110 
queue_avg = 1.581251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58125
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96816 n_act=608 n_pre=592 n_ref_event=0 n_req=4620 n_rd=3368 n_rd_L2_A=0 n_write=0 n_wr_bk=1522 bw_util=0.04774
n_activity=14311 dram_eff=0.3417
bk0: 305a 97943i bk1: 286a 97925i bk2: 224a 100568i bk3: 219a 100605i bk4: 288a 99859i bk5: 310a 99886i bk6: 228a 100465i bk7: 214a 100342i bk8: 204a 98884i bk9: 216a 99343i bk10: 155a 101469i bk11: 159a 101300i bk12: 153a 98530i bk13: 151a 98709i bk14: 124a 101336i bk15: 132a 101384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868398
Row_Buffer_Locality_read = 0.850059
Row_Buffer_Locality_write = 0.917732
Bank_Level_Parallism = 4.098878
Bank_Level_Parallism_Col = 3.700417
Bank_Level_Parallism_Ready = 1.897955
write_to_read_ratio_blp_rw_average = 0.358516
GrpLevelPara = 2.170427 

BW Util details:
bwutil = 0.047740 
total_CMD = 102429 
util_bw = 4890 
Wasted_Col = 4609 
Wasted_Row = 1464 
Idle = 91466 

BW Util Bottlenecks: 
RCDc_limit = 3608 
RCDWRc_limit = 539 
WTRc_limit = 2629 
RTWc_limit = 3965 
CCDLc_limit = 1869 
rwq = 0 
CCDLc_limit_alone = 1177 
WTRc_limit_alone = 2244 
RTWc_limit_alone = 3658 

Commands details: 
total_CMD = 102429 
n_nop = 96816 
Read = 3368 
Write = 0 
L2_Alloc = 0 
L2_WB = 1522 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 4620 
total_req = 4890 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 4890 
Row_Bus_Util =  0.011715 
CoL_Bus_Util = 0.047740 
Either_Row_CoL_Bus_Util = 0.054799 
Issued_on_Two_Bus_Simul_Util = 0.004657 
issued_two_Eff = 0.084981 
queue_avg = 1.878882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87888
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96848 n_act=564 n_pre=548 n_ref_event=0 n_req=4543 n_rd=3354 n_rd_L2_A=0 n_write=0 n_wr_bk=1499 bw_util=0.04738
n_activity=14205 dram_eff=0.3416
bk0: 292a 97961i bk1: 284a 98187i bk2: 224a 100146i bk3: 225a 100559i bk4: 278a 100029i bk5: 284a 100374i bk6: 219a 100537i bk7: 233a 100244i bk8: 216a 99538i bk9: 220a 98952i bk10: 156a 101371i bk11: 155a 101251i bk12: 154a 98700i bk13: 152a 99188i bk14: 132a 101350i bk15: 130a 101526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875853
Row_Buffer_Locality_read = 0.860763
Row_Buffer_Locality_write = 0.918419
Bank_Level_Parallism = 3.974232
Bank_Level_Parallism_Col = 3.684590
Bank_Level_Parallism_Ready = 1.913456
write_to_read_ratio_blp_rw_average = 0.339678
GrpLevelPara = 2.141843 

BW Util details:
bwutil = 0.047379 
total_CMD = 102429 
util_bw = 4853 
Wasted_Col = 4600 
Wasted_Row = 1491 
Idle = 91485 

BW Util Bottlenecks: 
RCDc_limit = 3411 
RCDWRc_limit = 528 
WTRc_limit = 2912 
RTWc_limit = 3477 
CCDLc_limit = 1881 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 2416 
RTWc_limit_alone = 3247 

Commands details: 
total_CMD = 102429 
n_nop = 96848 
Read = 3354 
Write = 0 
L2_Alloc = 0 
L2_WB = 1499 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 4543 
total_req = 4853 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 4853 
Row_Bus_Util =  0.010856 
CoL_Bus_Util = 0.047379 
Either_Row_CoL_Bus_Util = 0.054487 
Issued_on_Two_Bus_Simul_Util = 0.003749 
issued_two_Eff = 0.068805 
queue_avg = 1.557801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5578
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96756 n_act=589 n_pre=573 n_ref_event=0 n_req=4615 n_rd=3381 n_rd_L2_A=0 n_write=0 n_wr_bk=1555 bw_util=0.04819
n_activity=14872 dram_eff=0.3319
bk0: 288a 97653i bk1: 292a 97268i bk2: 231a 100137i bk3: 225a 100485i bk4: 293a 100257i bk5: 301a 100011i bk6: 223a 99890i bk7: 216a 100010i bk8: 204a 99381i bk9: 224a 99235i bk10: 158a 101387i bk11: 152a 101526i bk12: 155a 98456i bk13: 158a 98439i bk14: 129a 101176i bk15: 132a 101078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872373
Row_Buffer_Locality_read = 0.855664
Row_Buffer_Locality_write = 0.918152
Bank_Level_Parallism = 4.084483
Bank_Level_Parallism_Col = 3.856358
Bank_Level_Parallism_Ready = 2.048825
write_to_read_ratio_blp_rw_average = 0.332490
GrpLevelPara = 2.171313 

BW Util details:
bwutil = 0.048189 
total_CMD = 102429 
util_bw = 4936 
Wasted_Col = 4889 
Wasted_Row = 1704 
Idle = 90900 

BW Util Bottlenecks: 
RCDc_limit = 3611 
RCDWRc_limit = 522 
WTRc_limit = 3581 
RTWc_limit = 3588 
CCDLc_limit = 2089 
rwq = 0 
CCDLc_limit_alone = 1252 
WTRc_limit_alone = 3059 
RTWc_limit_alone = 3273 

Commands details: 
total_CMD = 102429 
n_nop = 96756 
Read = 3381 
Write = 0 
L2_Alloc = 0 
L2_WB = 1555 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 4615 
total_req = 4936 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 4936 
Row_Bus_Util =  0.011344 
CoL_Bus_Util = 0.048189 
Either_Row_CoL_Bus_Util = 0.055385 
Issued_on_Two_Bus_Simul_Util = 0.004149 
issued_two_Eff = 0.074916 
queue_avg = 1.753156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75316
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96835 n_act=567 n_pre=551 n_ref_event=0 n_req=4552 n_rd=3343 n_rd_L2_A=0 n_write=0 n_wr_bk=1504 bw_util=0.04732
n_activity=14586 dram_eff=0.3323
bk0: 291a 97690i bk1: 284a 98076i bk2: 221a 100797i bk3: 222a 100453i bk4: 295a 100266i bk5: 277a 100476i bk6: 220a 100422i bk7: 235a 100396i bk8: 212a 98947i bk9: 208a 99182i bk10: 150a 101512i bk11: 156a 101606i bk12: 161a 99138i bk13: 158a 98495i bk14: 122a 101379i bk15: 131a 101332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875439
Row_Buffer_Locality_read = 0.862100
Row_Buffer_Locality_write = 0.912324
Bank_Level_Parallism = 3.876053
Bank_Level_Parallism_Col = 3.583715
Bank_Level_Parallism_Ready = 1.951723
write_to_read_ratio_blp_rw_average = 0.358492
GrpLevelPara = 2.149122 

BW Util details:
bwutil = 0.047321 
total_CMD = 102429 
util_bw = 4847 
Wasted_Col = 4706 
Wasted_Row = 1605 
Idle = 91271 

BW Util Bottlenecks: 
RCDc_limit = 3482 
RCDWRc_limit = 596 
WTRc_limit = 2396 
RTWc_limit = 4134 
CCDLc_limit = 1666 
rwq = 0 
CCDLc_limit_alone = 1125 
WTRc_limit_alone = 2125 
RTWc_limit_alone = 3864 

Commands details: 
total_CMD = 102429 
n_nop = 96835 
Read = 3343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1504 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4552 
total_req = 4847 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4847 
Row_Bus_Util =  0.010915 
CoL_Bus_Util = 0.047321 
Either_Row_CoL_Bus_Util = 0.054613 
Issued_on_Two_Bus_Simul_Util = 0.003622 
issued_two_Eff = 0.066321 
queue_avg = 1.568091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56809
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96853 n_act=627 n_pre=611 n_ref_event=0 n_req=4551 n_rd=3374 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.04724
n_activity=14345 dram_eff=0.3373
bk0: 294a 97758i bk1: 292a 97432i bk2: 227a 100645i bk3: 233a 100609i bk4: 286a 100383i bk5: 288a 99735i bk6: 222a 100570i bk7: 220a 99934i bk8: 220a 99382i bk9: 212a 98941i bk10: 158a 101147i bk11: 160a 101370i bk12: 146a 98929i bk13: 161a 98502i bk14: 124a 101211i bk15: 131a 101519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862228
Row_Buffer_Locality_read = 0.849733
Row_Buffer_Locality_write = 0.898046
Bank_Level_Parallism = 4.179924
Bank_Level_Parallism_Col = 3.755288
Bank_Level_Parallism_Ready = 1.955776
write_to_read_ratio_blp_rw_average = 0.342844
GrpLevelPara = 2.182775 

BW Util details:
bwutil = 0.047242 
total_CMD = 102429 
util_bw = 4839 
Wasted_Col = 4515 
Wasted_Row = 1495 
Idle = 91580 

BW Util Bottlenecks: 
RCDc_limit = 3564 
RCDWRc_limit = 589 
WTRc_limit = 3166 
RTWc_limit = 3842 
CCDLc_limit = 1901 
rwq = 0 
CCDLc_limit_alone = 1171 
WTRc_limit_alone = 2710 
RTWc_limit_alone = 3568 

Commands details: 
total_CMD = 102429 
n_nop = 96853 
Read = 3374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 4551 
total_req = 4839 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 4839 
Row_Bus_Util =  0.012086 
CoL_Bus_Util = 0.047242 
Either_Row_CoL_Bus_Util = 0.054438 
Issued_on_Two_Bus_Simul_Util = 0.004891 
issued_two_Eff = 0.089849 
queue_avg = 1.649884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64988
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96817 n_act=585 n_pre=569 n_ref_event=0 n_req=4601 n_rd=3393 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.04775
n_activity=14787 dram_eff=0.3308
bk0: 296a 97988i bk1: 288a 97995i bk2: 223a 100298i bk3: 225a 100886i bk4: 307a 100493i bk5: 286a 99803i bk6: 218a 100508i bk7: 230a 100573i bk8: 232a 99211i bk9: 220a 99107i bk10: 149a 101436i bk11: 163a 101314i bk12: 153a 99160i bk13: 155a 98915i bk14: 122a 101208i bk15: 126a 101340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872854
Row_Buffer_Locality_read = 0.857943
Row_Buffer_Locality_write = 0.914735
Bank_Level_Parallism = 3.821943
Bank_Level_Parallism_Col = 3.528352
Bank_Level_Parallism_Ready = 1.969127
write_to_read_ratio_blp_rw_average = 0.350899
GrpLevelPara = 2.089165 

BW Util details:
bwutil = 0.047750 
total_CMD = 102429 
util_bw = 4891 
Wasted_Col = 4766 
Wasted_Row = 1654 
Idle = 91118 

BW Util Bottlenecks: 
RCDc_limit = 3640 
RCDWRc_limit = 534 
WTRc_limit = 2588 
RTWc_limit = 3503 
CCDLc_limit = 1715 
rwq = 0 
CCDLc_limit_alone = 1181 
WTRc_limit_alone = 2268 
RTWc_limit_alone = 3289 

Commands details: 
total_CMD = 102429 
n_nop = 96817 
Read = 3393 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 585 
n_pre = 569 
n_ref = 0 
n_req = 4601 
total_req = 4891 

Dual Bus Interface Util: 
issued_total_row = 1154 
issued_total_col = 4891 
Row_Bus_Util =  0.011266 
CoL_Bus_Util = 0.047750 
Either_Row_CoL_Bus_Util = 0.054789 
Issued_on_Two_Bus_Simul_Util = 0.004227 
issued_two_Eff = 0.077156 
queue_avg = 1.590321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59032
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96835 n_act=583 n_pre=567 n_ref_event=0 n_req=4564 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=1541 bw_util=0.04766
n_activity=14140 dram_eff=0.3453
bk0: 284a 98132i bk1: 292a 98101i bk2: 227a 100771i bk3: 220a 100362i bk4: 275a 99859i bk5: 293a 100204i bk6: 225a 100374i bk7: 222a 100367i bk8: 200a 99174i bk9: 232a 98669i bk10: 157a 101410i bk11: 153a 101563i bk12: 150a 99105i bk13: 157a 98766i bk14: 127a 101395i bk15: 127a 101487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872261
Row_Buffer_Locality_read = 0.855133
Row_Buffer_Locality_write = 0.919052
Bank_Level_Parallism = 4.059938
Bank_Level_Parallism_Col = 3.638838
Bank_Level_Parallism_Ready = 1.981155
write_to_read_ratio_blp_rw_average = 0.366937
GrpLevelPara = 2.156106 

BW Util details:
bwutil = 0.047662 
total_CMD = 102429 
util_bw = 4882 
Wasted_Col = 4547 
Wasted_Row = 1332 
Idle = 91668 

BW Util Bottlenecks: 
RCDc_limit = 3434 
RCDWRc_limit = 529 
WTRc_limit = 2314 
RTWc_limit = 4108 
CCDLc_limit = 1733 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 2025 
RTWc_limit_alone = 3833 

Commands details: 
total_CMD = 102429 
n_nop = 96835 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1541 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 4564 
total_req = 4882 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 4882 
Row_Bus_Util =  0.011227 
CoL_Bus_Util = 0.047662 
Either_Row_CoL_Bus_Util = 0.054613 
Issued_on_Two_Bus_Simul_Util = 0.004276 
issued_two_Eff = 0.078298 
queue_avg = 1.537358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53736
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102429 n_nop=96854 n_act=582 n_pre=566 n_ref_event=0 n_req=4573 n_rd=3370 n_rd_L2_A=0 n_write=0 n_wr_bk=1468 bw_util=0.04723
n_activity=14777 dram_eff=0.3274
bk0: 286a 97560i bk1: 287a 97700i bk2: 222a 100665i bk3: 221a 100305i bk4: 302a 100014i bk5: 292a 100394i bk6: 217a 100578i bk7: 226a 100238i bk8: 228a 98681i bk9: 208a 99078i bk10: 157a 100974i bk11: 156a 101483i bk12: 160a 99048i bk13: 163a 98992i bk14: 124a 101521i bk15: 121a 101392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872731
Row_Buffer_Locality_read = 0.857863
Row_Buffer_Locality_write = 0.914381
Bank_Level_Parallism = 3.989140
Bank_Level_Parallism_Col = 3.688295
Bank_Level_Parallism_Ready = 2.024804
write_to_read_ratio_blp_rw_average = 0.357974
GrpLevelPara = 2.141963 

BW Util details:
bwutil = 0.047233 
total_CMD = 102429 
util_bw = 4838 
Wasted_Col = 4756 
Wasted_Row = 1640 
Idle = 91195 

BW Util Bottlenecks: 
RCDc_limit = 3665 
RCDWRc_limit = 532 
WTRc_limit = 2500 
RTWc_limit = 3975 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1129 
WTRc_limit_alone = 2148 
RTWc_limit_alone = 3760 

Commands details: 
total_CMD = 102429 
n_nop = 96854 
Read = 3370 
Write = 0 
L2_Alloc = 0 
L2_WB = 1468 
n_act = 582 
n_pre = 566 
n_ref = 0 
n_req = 4573 
total_req = 4838 

Dual Bus Interface Util: 
issued_total_row = 1148 
issued_total_col = 4838 
Row_Bus_Util =  0.011208 
CoL_Bus_Util = 0.047233 
Either_Row_CoL_Bus_Util = 0.054428 
Issued_on_Two_Bus_Simul_Util = 0.004013 
issued_two_Eff = 0.073722 
queue_avg = 1.640121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8504, Miss = 2878, Miss_rate = 0.338, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 8583, Miss = 2952, Miss_rate = 0.344, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 8621, Miss = 2949, Miss_rate = 0.342, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 8656, Miss = 2969, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8498, Miss = 2814, Miss_rate = 0.331, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 8590, Miss = 2956, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 8511, Miss = 2956, Miss_rate = 0.347, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 8518, Miss = 2995, Miss_rate = 0.352, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 8629, Miss = 2909, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8666, Miss = 3001, Miss_rate = 0.346, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 8621, Miss = 2971, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 8610, Miss = 2998, Miss_rate = 0.348, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 8480, Miss = 2889, Miss_rate = 0.341, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8444, Miss = 2878, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 8525, Miss = 2902, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 8642, Miss = 3013, Miss_rate = 0.349, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 8586, Miss = 2909, Miss_rate = 0.339, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 8510, Miss = 2899, Miss_rate = 0.341, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 8679, Miss = 2951, Miss_rate = 0.340, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 8619, Miss = 2939, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 8559, Miss = 2896, Miss_rate = 0.338, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 8588, Miss = 2928, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 8726, Miss = 2991, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 8820, Miss = 2995, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 8474, Miss = 2795, Miss_rate = 0.330, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 8490, Miss = 2948, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 8533, Miss = 2828, Miss_rate = 0.331, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 8465, Miss = 2890, Miss_rate = 0.341, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[28]: Access = 8601, Miss = 3010, Miss_rate = 0.350, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 8667, Miss = 2928, Miss_rate = 0.338, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[30]: Access = 8424, Miss = 2892, Miss_rate = 0.343, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 8500, Miss = 2881, Miss_rate = 0.339, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 8653, Miss = 2968, Miss_rate = 0.343, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[33]: Access = 8548, Miss = 2904, Miss_rate = 0.340, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[34]: Access = 8568, Miss = 2915, Miss_rate = 0.340, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 8570, Miss = 2926, Miss_rate = 0.341, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 8452, Miss = 2892, Miss_rate = 0.342, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[37]: Access = 8514, Miss = 2831, Miss_rate = 0.333, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 8658, Miss = 2961, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[39]: Access = 8500, Miss = 2820, Miss_rate = 0.332, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 8489, Miss = 2868, Miss_rate = 0.338, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[41]: Access = 8562, Miss = 2879, Miss_rate = 0.336, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[42]: Access = 8504, Miss = 2933, Miss_rate = 0.345, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[43]: Access = 8609, Miss = 2890, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[44]: Access = 8672, Miss = 2941, Miss_rate = 0.339, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[45]: Access = 8564, Miss = 2869, Miss_rate = 0.335, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[46]: Access = 8539, Miss = 2899, Miss_rate = 0.340, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[47]: Access = 8511, Miss = 2935, Miss_rate = 0.345, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 8661, Miss = 2978, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 8451, Miss = 2892, Miss_rate = 0.342, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[50]: Access = 8595, Miss = 2933, Miss_rate = 0.341, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[51]: Access = 8627, Miss = 2898, Miss_rate = 0.336, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 8756, Miss = 3045, Miss_rate = 0.348, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[53]: Access = 8633, Miss = 2895, Miss_rate = 0.335, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[54]: Access = 8480, Miss = 2857, Miss_rate = 0.337, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[55]: Access = 8550, Miss = 2926, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8600, Miss = 2966, Miss_rate = 0.345, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[57]: Access = 8566, Miss = 2827, Miss_rate = 0.330, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[58]: Access = 8509, Miss = 2929, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 8509, Miss = 2946, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 8693, Miss = 2991, Miss_rate = 0.344, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[61]: Access = 8542, Miss = 2824, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8502, Miss = 2882, Miss_rate = 0.339, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[63]: Access = 8521, Miss = 2886, Miss_rate = 0.339, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 548447
L2_total_cache_misses = 186816
L2_total_cache_miss_rate = 0.3406
L2_total_cache_pending_hits = 297
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 358132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 296
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 3202
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 64338
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 14558
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 466348
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 82099
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=466348
icnt_total_pkts_simt_to_mem=548447
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 538743
Req_Network_cycles = 174371
Req_Network_injected_packets_per_cycle =       3.0896 
Req_Network_conflicts_per_cycle =       1.2180
Req_Network_conflicts_per_cycle_util =       6.4468
Req_Bank_Level_Parallism =      16.3538
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6013
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5746

Reply_Network_injected_packets_num = 466348
Reply_Network_cycles = 174371
Reply_Network_injected_packets_per_cycle =        2.6745
Reply_Network_conflicts_per_cycle =        1.1423
Reply_Network_conflicts_per_cycle_util =       6.0673
Reply_Bank_Level_Parallism =      14.2049
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2403
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0334
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 0 sec (180 sec)
gpgpu_simulation_rate = 122827 (inst/sec)
gpgpu_simulation_rate = 968 (cycle/sec)
gpgpu_silicon_slowdown = 1494834x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
