<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PRRR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PRRR, Primary Region Remap Register</h1><p>The PRRR characteristics are:</p><h2>Purpose</h2>
          <p>Controls the top level mapping of the TEX[0], C, and B memory region attributes.</p>
        <p>This 
        register
       is part of the Virtual memory control registers functional group.</p><h2>Configuration</h2><p>AArch32 System register PRRR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-mair_el1.html">MAIR_EL1[31:0]
        </a> when TTBCR.EAE==0.
          </p>
          <p><a href="AArch32-mair0.html">MAIR0</a> and PRRR are the same register, with a different view depending on the value of <a href="AArch32-ttbcr.html">TTBCR</a>.EAE:</p>
        
          <ul>
            <li>
              When it is set to 0, the register is as described in PRRR.
            </li>
            <li>
              When it is set to 1, the register is as described in <a href="AArch32-mair0.html">MAIR0</a>.
            </li>
          </ul>
        
          <p>When EL3 is using AArch32, write access to PRRR(S) is disabled when the CP15SDISABLE signal is asserted HIGH.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>PRRR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PRRR bit assignments are:</p><h3>When TTBCR.EAE==0:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NOS&lt;n&gt;">NOS7</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NOS&lt;n&gt;">NOS6</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NOS&lt;n&gt;">NOS5</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NOS&lt;n&gt;">NOS4</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NOS&lt;n&gt;">NOS3</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NOS&lt;n&gt;">NOS2</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NOS&lt;n&gt;">NOS1</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NOS&lt;n&gt;">NOS0</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NS1">NS1</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_NS0">NS0</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_DS1">DS1</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_DS0">DS0</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_TR&lt;n&gt;">TR7</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_TR&lt;n&gt;">TR6</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_TR&lt;n&gt;">TR5</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_TR&lt;n&gt;">TR4</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_TR&lt;n&gt;">TR3</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_TR&lt;n&gt;">TR2</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_TR&lt;n&gt;">TR1</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_TR&lt;n&gt;">TR0</a></td></tr></tbody></table><h4 id="TTBCR.EAE0_NOS">NOS&lt;n&gt;, bit [n+24], for n = 0 to 7</h4>
              <p>Not Outer Shareable. NOS&lt;n&gt; is the Outer Shareable property for memory attributes n, if the region is mapped as Normal memory that is not Inner Non-cacheable, Outer Non-cacheable, and the appropriate PRRR.{NS0, NS1} field identifies the region as shareable. n is the value of the concatenation of the {TEX[0], C, B} bits from the translation table descriptor. The possible values of each NOS&lt;n&gt; field other than NOS6 are:</p>
            <table class="valuetable"><tr><th>NOS&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Memory region is Outer Shareable.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Memory region is Inner Shareable.</p>
                </td></tr></table>
              <p>The value of this bit is ignored if the region is:</p>
            
              <ul>
                <li>
                  Device memory
                </li>
                <li>
                  Normal memory that is at least one of:<ul><li>Inner Non-cacheable, Outer Non-cacheable.</li><li>Identified by the appropriate PRRR.{NS0, NS1} field as Non-shareable.</li></ul>
                </li>
              </ul>
            
              <p>The meaning of the NOS6 field is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="TTBCR.EAE0_0">
                Bits [23:20]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TTBCR.EAE0_NS1">NS1, bit [19]
              </h4>
              <p>Mapping of S = 1 attribute for Normal memory regions. This field is used in determining the Shareability of a memory region that is mapped to Normal memory and both:</p>
            
              <ul>
                <li>
                  Is not Inner Non-cacheable, Outer Non-cacheable.
                </li>
                <li>
                  Has the S bit in the translation table descriptor set to 1.
                </li>
              </ul>
            
              <p>The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>NS1</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Region is Non-shareable.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Region is shareable. The value of the appropriate PRRR.NOS&lt;n&gt; field determines whether the region is Inner Shareable or Outer Shareable.</p>
                </td></tr></table><h4 id="TTBCR.EAE0_NS0">NS0, bit [18]
              </h4>
              <p>Mapping of S = 0 attribute for Normal memory regions. This field is used in determining the Shareability of a memory region that is mapped to Normal memory and both:</p>
            
              <ul>
                <li>
                  Is not Inner Non-cacheable, Outer Non-cacheable.
                </li>
                <li>
                  Has the S bit in the translation table descriptor set to 0.
                </li>
              </ul>
            
              <p>The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>NS0</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Region is Non-shareable.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Region is shareable. The value of the appropriate PRRR.NOS&lt;n&gt; field determines whether the region is Inner Shareable or Outer Shareable.</p>
                </td></tr></table><h4 id="TTBCR.EAE0_DS1">DS1, bit [17]
              </h4>
              <p>Mapping of S = 1 attribute for Device memory. In ARMv8, all types of Device memory are Outer Shareable, and therefore this bit is <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="TTBCR.EAE0_DS0">DS0, bit [16]
              </h4>
              <p>Mapping of S = 0 attribute for Device memory. In ARMv8, all types of Device memory are Outer Shareable, and therefore this bit is <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="TTBCR.EAE0_TR">TR&lt;n&gt;, bits [2n+1:2n], for n = 0 to 7</h4>
              <p>TR&lt;n&gt; is the primary TEX mapping for memory attributes n, and defines the mapped memory type for a region with attributes n. n is the value of the concatenation of the {TEX[0], C, B} bits from the translation table descriptor. The possible values for each field other than TR6 are:</p>
            <table class="valuetable"><tr><th>TR&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Device-nGnRnE memory</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Device-nGnRE memory</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory</p>
                </td></tr></table>
              <p>The value <span class="binarynumber">11</span> is reserved. The effect of programming a field to <span class="binarynumber">11</span> is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, see <span class="xref">'Unallocated values in fields of AArch32 System registers and translation table entries' in the ARMv8 ARM, section K1.1.11</span>.</p>
            
              <p>The meaning of the TR6 field is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the PRRR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c10, c2, 0</td><td>000</td><td>000</td><td>1010</td><td>1111</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">Configuration</th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th><th rowspan="2">Instance</th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>PRRR</td></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>PRRR</td></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td><td>PRRR</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>PRRR</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>PRRR</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td><td>PRRR</td></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        n/a
      </td><td>
        n/a
      </td><td>RW</td><td>PRRR_s</td></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td><td>PRRR_ns</td></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td><td>PRRR_ns</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>When EL3 is using AArch32, write access to PRRR_s is <span class="arm-defined-word">UNDEFINED</span> when the CP15SDISABLE signal is asserted HIGH.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hcr.html">HCR</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
