m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Workspace/SDRAM/simulation/modelsim
valtera_merlin_master_translator
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1616748505
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I2=8]J6eMmdm;3]2ZH21h>0
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_merlin_master_translator_sv_unit
S1
R0
w1614854400
8D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_master_translator.sv
FD:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_master_translator.sv
L0 32
OV;L;10.5b;63
r1
!s85 0
31
!s108 1616748505.000000
!s107 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_master_translator.sv|-work|dmaster_master_translator|
!i113 1
o-sv -work dmaster_master_translator
tCvgOpt 0
