
---------- Begin Simulation Statistics ----------
final_tick                               586193975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701148                       # Number of bytes of host memory used
host_op_rate                                    60288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10194.54                       # Real time elapsed on the host
host_tick_rate                               57500781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612575485                       # Number of instructions simulated
sim_ops                                     614613072                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.586194                       # Number of seconds simulated
sim_ticks                                586193975000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.986215                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78244669                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89950654                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7177240                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120574686                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10547953                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10722268                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          174315                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154591357                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061517                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5008328                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143213547                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16607982                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39663732                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580310699                       # Number of instructions committed
system.cpu0.commit.committedOps             581330180                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1077664299                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.539435                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305785                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    793503493     73.63%     73.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173139003     16.07%     89.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39700783      3.68%     93.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36067235      3.35%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11003790      1.02%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4159061      0.39%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1467079      0.14%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2015873      0.19%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16607982      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1077664299                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887508                       # Number of function calls committed.
system.cpu0.commit.int_insts                561307684                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179958069                       # Number of loads committed
system.cpu0.commit.membars                    2037579                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037585      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322243328     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180976269     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70919357     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581330180                       # Class of committed instruction
system.cpu0.commit.refs                     251895650                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580310699                       # Number of Instructions Simulated
system.cpu0.committedOps                    581330180                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.003503                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.003503                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            193526116                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2181233                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77502554                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             633771037                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               446909112                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                436954769                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5014694                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4360995                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3231074                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154591357                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109568805                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    636613710                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3002465                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          249                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643004664                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          126                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14367252                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132964                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         441838016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88792622                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553049                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1085635765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.593223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881837                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               627329512     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               339363456     31.26%     89.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71496646      6.59%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38160810      3.52%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4411555      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2770867      0.26%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   58332      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021808      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022779      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1085635765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       77018428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5087093                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147219517                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526296                       # Inst execution rate
system.cpu0.iew.exec_refs                   269322970                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74981499                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157669193                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194903831                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021092                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2417511                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76723128                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620971486                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194341471                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5270752                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611899716                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                752383                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3306803                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5014694                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5364135                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       160479                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8576747                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31825                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7694                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2411755                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14945762                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4785547                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7694                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       855314                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4231779                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                253101132                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605378525                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883202                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223539316                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520687                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605435200                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746021529                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387828424                       # number of integer regfile writes
system.cpu0.ipc                              0.499126                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.499126                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038460      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337856835     54.74%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139196      0.67%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018056      0.16%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           197174485     31.95%     87.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74943391     12.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             617170469                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1401729                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002271                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 293073     20.91%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1018010     72.63%     93.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                90644      6.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616533690                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2321483971                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605378479                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        660619530                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 617912631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                617170469                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058855                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39641302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           105634                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           372                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17217525                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1085635765                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568488                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802606                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          637784857     58.75%     58.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          311986687     28.74%     87.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111561234     10.28%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18299320      1.69%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3894773      0.36%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1374650      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             519534      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             123872      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              90838      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1085635765                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530829                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10323806                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1987229                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194903831                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76723128                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    886                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1162654193                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9734003                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170131331                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370581891                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7563267                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453146334                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5802725                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6500                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            768121390                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628621762                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403591876                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433195080                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10733687                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5014694                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24055180                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33009977                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       768121350                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93146                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2835                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15488539                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2822                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1682039205                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1249971407                       # The number of ROB writes
system.cpu0.timesIdled                       14490476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.458322                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4575688                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6145301                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           820363                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7904034                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            217776                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         377782                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          160006                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8849278                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3229                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017933                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485693                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095706                       # Number of branches committed
system.cpu1.commit.bw_lim_events               851600                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054454                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5021864                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264786                       # Number of instructions committed
system.cpu1.commit.committedOps              33282892                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198158488                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167961                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817730                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184425343     93.07%     93.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6907815      3.49%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2300509      1.16%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1993503      1.01%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       505847      0.26%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       152392      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       954951      0.48%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66528      0.03%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       851600      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198158488                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320874                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049652                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248796                       # Number of loads committed
system.cpu1.commit.membars                    2035978                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035978      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083736     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266729     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896311      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282892                       # Class of committed instruction
system.cpu1.commit.refs                      12163052                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264786                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282892                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.173770                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.173770                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178537532                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338146                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4409028                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40252586                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5182303                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12668142                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485917                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               592888                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2163688                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8849278                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5220325                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    192548867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                52351                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      41141132                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1641174                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044425                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5668127                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4793464                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206537                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199037582                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211819                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.641070                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173559859     87.20%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14746470      7.41%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6280948      3.16%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3096048      1.56%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1211753      0.61%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  139193      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3025      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     228      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199037582                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         157779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              518224                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7733323                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183849                       # Inst execution rate
system.cpu1.iew.exec_refs                    13147503                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2949009                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              153201501                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10354559                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018604                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           319807                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2987631                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38297808                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10198494                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           583054                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36621937                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                726133                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1209516                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485917                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3141454                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          165785                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5143                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          466                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1105763                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        73375                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           190                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93026                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        425198                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21666407                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36213845                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.865283                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18747566                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.181801                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36223125                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44979658                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24717516                       # number of integer regfile writes
system.cpu1.ipc                              0.161976                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161976                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036086      5.47%      5.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21942039     58.98%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11286151     30.34%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1940575      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37204991                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1184110                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031827                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 249508     21.07%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                819884     69.24%     90.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               114716      9.69%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36353001                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         274730949                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36213833                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43312838                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35243007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37204991                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054801                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5014915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            99301                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           347                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2144763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199037582                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.186924                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650904                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176640626     88.75%     88.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14532339      7.30%     96.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4238595      2.13%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1515951      0.76%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1461371      0.73%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             249590      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             283812      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              71081      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              44217      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199037582                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186776                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6167248                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          523913                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10354559                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2987631                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       199195361                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   973185584                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163267279                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22414022                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7013684                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6504867                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1134410                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1368                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48526336                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39356163                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27169374                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12867755                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7372608                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485917                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15884566                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4755352                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48526324                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27198                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               615                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13921564                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   235611397                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77490446                       # The number of ROB writes
system.cpu1.timesIdled                           2033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2399066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4758357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1104877                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36981                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33426483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2040229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66829280                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2077210                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             850000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1617768                       # Transaction distribution
system.membus.trans_dist::CleanEvict           741399                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              328                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            241                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1548508                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1548506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        850000                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7156863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7156863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    257041536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               257041536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              512                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2399190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2399190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2399190                       # Request fanout histogram
system.membus.respLayer1.occupancy        12921561250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11986227500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   586193975000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   586193975000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    811167416.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1244005148.899851                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3130098000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   581326970500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4867004500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91798375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91798375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91798375                       # number of overall hits
system.cpu0.icache.overall_hits::total       91798375                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17770430                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17770430                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17770430                       # number of overall misses
system.cpu0.icache.overall_misses::total     17770430                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231909682496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231909682496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231909682496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231909682496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109568805                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109568805                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109568805                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109568805                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162185                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162185                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162185                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162185                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13050.313498                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13050.313498                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13050.313498                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13050.313498                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3382                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          591                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.633803                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   147.750000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16772290                       # number of writebacks
system.cpu0.icache.writebacks::total         16772290                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       998107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       998107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       998107                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       998107                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16772323                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16772323                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16772323                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16772323                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205652622499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205652622499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205652622499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205652622499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153076                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153076                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153076                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153076                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12261.427502                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12261.427502                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12261.427502                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12261.427502                       # average overall mshr miss latency
system.cpu0.icache.replacements              16772290                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91798375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91798375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17770430                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17770430                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231909682496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231909682496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109568805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109568805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162185                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162185                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13050.313498                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13050.313498                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       998107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       998107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16772323                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16772323                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205652622499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205652622499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153076                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153076                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12261.427502                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12261.427502                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999915                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108570351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16772290                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.473198                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999915                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235909932                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235909932                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227002501                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227002501                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227002501                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227002501                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26474690                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26474690                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26474690                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26474690                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 706949463140                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 706949463140                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 706949463140                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 706949463140                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253477191                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253477191                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253477191                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253477191                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.104446                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.104446                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.104446                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.104446                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26702.841965                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26702.841965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26702.841965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26702.841965                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7750258                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       325259                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           165417                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4419                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.852851                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.604662                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15581483                       # number of writebacks
system.cpu0.dcache.writebacks::total         15581483                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11286407                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11286407                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11286407                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11286407                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15188283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15188283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15188283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15188283                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 280270548338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 280270548338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 280270548338                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 280270548338                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059920                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059920                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059920                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059920                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18453.076515                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18453.076515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18453.076515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18453.076515                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15581483                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163108231                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163108231                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19451424                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19451424                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 437799314500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 437799314500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182559655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182559655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.106548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.106548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22507.314349                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22507.314349                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7113426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7113426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12337998                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12337998                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 199133220500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 199133220500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067583                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067583                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16139.832451                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16139.832451                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63894270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63894270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7023266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7023266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 269150148640                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 269150148640                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70917536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70917536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.099034                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.099034                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38322.647703                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38322.647703                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4172981                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4172981                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2850285                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2850285                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  81137327838                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  81137327838                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040192                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040192                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28466.391199                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28466.391199                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6543500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6543500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.378125                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.378125                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9013.085399                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9013.085399                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          712                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          712                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       749000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       749000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007292                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007292                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        53500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       635000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       635000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4601.449275                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4601.449275                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       498000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       498000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075204                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075204                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3608.695652                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3608.695652                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612307                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612307                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405901                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405901                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34476760000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34476760000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398643                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398643                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84938.839766                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84938.839766                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405900                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405900                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  34070859000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  34070859000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398642                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398642                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83939.046563                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83939.046563                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971804                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243211769                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15593952                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.596545                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971804                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999119                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999119                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524592292                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524592292                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16739786                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14166120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 751                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               95945                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31002602                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16739786                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14166120                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                751                       # number of overall hits
system.l2.overall_hits::.cpu1.data              95945                       # number of overall hits
system.l2.overall_hits::total                31002602                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1414465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            950288                       # number of demand (read+write) misses
system.l2.demand_misses::total                2398756                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32533                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1414465                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1470                       # number of overall misses
system.l2.overall_misses::.cpu1.data           950288                       # number of overall misses
system.l2.overall_misses::total               2398756                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2756720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133159907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    128331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94150204500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230195163000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2756720500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133159907000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    128331000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94150204500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230195163000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16772319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15580585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1046233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33401358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16772319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15580585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1046233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33401358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.090784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.661864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071816                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.090784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.661864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071816                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84736.129469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94141.535492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst        87300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99075.442918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95964.392794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84736.129469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94141.535492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst        87300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99075.442918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95964.392794                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1617768                       # number of writebacks
system.l2.writebacks::total                   1617768                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 246                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                246                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1414386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       950180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2398510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1414386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       950180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2398510                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2429081001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 119011762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    113257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84642723501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 206196823502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2429081001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 119011762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    113257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84642723501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 206196823502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.090779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.657362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.908192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071809                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.090779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.657362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.908192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071809                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74777.767547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84143.764149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77573.287671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89080.725232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85968.715370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74777.767547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84143.764149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77573.287671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89080.725232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85968.715370                       # average overall mshr miss latency
system.l2.replacements                        4432490                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4252203                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4252203                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4252203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4252203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29063310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29063310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29063310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29063310                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   30                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       392500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.454545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.589041                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14017.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9790.697674                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       563000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       284500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       847500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.589041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 18966.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19709.302326                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       226000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       266000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20545.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20461.538462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2390106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            56152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2446258                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         864470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         684040                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1548510                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82954703000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67680217500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150634920500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3254576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       740192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3994768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.265617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.924139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.387635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95960.187167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98941.900327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97277.331435                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       864469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       684040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1548509                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  74310003000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  60839817500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 135149820500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.265616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.924139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.387634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85960.286604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88941.900327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87277.387797                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16739786                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           751                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16740537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32533                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2756720500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    128331000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2885051500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16772319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16774540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.661864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84736.129469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst        87300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84846.969385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32484                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1460                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33944                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2429081001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    113257000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2542338001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.657362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74777.767547                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77573.287671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74898.008514                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11776014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        39793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11815807                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       549995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       266248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          816243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50205204000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26469987000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  76675191000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12326009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       306041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12632050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.869975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91283.018937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99418.538355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93936.721050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           78                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          108                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       549917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       266140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       816057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44701759000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23802906001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68504665001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.869622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81288.192582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89437.536639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83945.931474                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          112                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             113                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          114                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           115                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.982456                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.982609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          112                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2227500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.982456                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.982609                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19714.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19712.389381                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999850                       # Cycle average of tags in use
system.l2.tags.total_refs                    66716527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4432492                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.051697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.015193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.673806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.948789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.356635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.531487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.358575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.052447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 538169180                       # Number of tag accesses
system.l2.tags.data_accesses                538169180                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2078912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      90520512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         93440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      60811520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153504384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2078912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        93440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2172352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103537152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103537152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1414383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         950180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2398506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1617768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1617768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3546457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        154420748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           159401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        103739586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             261866192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3546457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       159401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3705859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176626094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176626094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176626094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3546457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       154420748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          159401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       103739586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            438492286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1605455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1387408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    936344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004875921250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98049                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98049                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5733112                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1510349                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2398506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1617768                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2398506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1617768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  40812                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12313                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            181264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            198632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            229057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            196491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            150096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           120717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           107749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           106847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            141045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            150331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            192511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            149619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62715265250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11788470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106922027750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26600.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45350.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1191425                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1015159                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2398506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1617768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1402127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  655522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  163831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   82924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   36607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  98228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 100082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1756522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.398150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.478781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.451485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1144242     65.14%     65.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       392984     22.37%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79449      4.52%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37343      2.13%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21635      1.23%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14208      0.81%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9417      0.54%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7002      0.40%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        50242      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1756522                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.044682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.077450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98044     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98049                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.352259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81079     82.69%     82.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2275      2.32%     85.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10544     10.75%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3429      3.50%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              633      0.65%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               77      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98049                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              150892416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2611968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102747264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153504384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103537152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       257.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    261.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  586193866000                       # Total gap between requests
system.mem_ctrls.avgGap                     145954.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2078848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     88794112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        93440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59926016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102747264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3546348.288550730795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 151475647.630121052265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 159401.160682349204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102228986.573940813541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175278608.075082987547                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1414383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       950180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1617768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1082721000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60531271000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52357000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45255678750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14050602830750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33331.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42796.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35860.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47628.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8685177.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6033628440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3206923005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7538933220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3697185060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46273172400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     133936711590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112309676640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       312996230355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.946515                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 290359074250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19574100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 276260800750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6508038600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3459077985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9295001940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4683138660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46273172400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     210314248620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47991750720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       328524428925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.436379                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 122466850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19574100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 444153025000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5463485584.269663                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27033802638.279713                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     96.63%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221595636500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99943758000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 486250217000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5217758                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5217758                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5217758                       # number of overall hits
system.cpu1.icache.overall_hits::total        5217758                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2567                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2567                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2567                       # number of overall misses
system.cpu1.icache.overall_misses::total         2567                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    159293000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    159293000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    159293000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    159293000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5220325                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5220325                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5220325                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5220325                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000492                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000492                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000492                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000492                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62054.148812                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62054.148812                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62054.148812                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62054.148812                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2189                       # number of writebacks
system.cpu1.icache.writebacks::total             2189                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          346                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          346                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          346                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          346                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2221                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2221                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2221                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2221                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    140333000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    140333000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    140333000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    140333000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000425                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000425                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000425                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000425                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63184.601531                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63184.601531                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63184.601531                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63184.601531                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2189                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5217758                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5217758                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2567                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2567                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    159293000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    159293000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5220325                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5220325                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000492                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000492                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62054.148812                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62054.148812                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          346                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          346                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2221                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2221                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    140333000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    140333000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000425                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000425                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63184.601531                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63184.601531                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981040                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5211864                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2189                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2380.933760                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346137000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981040                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999407                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999407                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10442871                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10442871                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9071952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9071952                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9071952                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9071952                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2682072                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2682072                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2682072                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2682072                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 255429173965                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 255429173965                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 255429173965                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 255429173965                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11754024                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11754024                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11754024                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11754024                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.228183                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.228183                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.228183                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.228183                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95235.763233                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95235.763233                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95235.763233                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95235.763233                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2111171                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       231213                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39516                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3438                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.425726                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.252182                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1045470                       # number of writebacks
system.cpu1.dcache.writebacks::total          1045470                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2049194                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2049194                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2049194                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2049194                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       632878                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       632878                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       632878                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       632878                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61158751895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61158751895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61158751895                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61158751895                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053844                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053844                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053844                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053844                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96635.926506                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96635.926506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96635.926506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96635.926506                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1045470                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8230879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8230879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1627257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1627257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 127161596500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 127161596500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9858136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9858136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165067                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165067                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78144.753103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78144.753103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1320998                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1320998                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       306259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       306259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27560398500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27560398500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031067                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031067                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89990.493341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89990.493341                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       841073                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        841073                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1054815                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1054815                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 128267577465                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 128267577465                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895888                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895888                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.556370                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.556370                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121601.965714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121601.965714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       728196                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       728196                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33598353395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33598353395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102867.112431                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102867.112431                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6964000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6964000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45516.339869                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45516.339869                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3693000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3693000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103896                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103896                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       775500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       775500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.258140                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258140                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6986.486486                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6986.486486                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       666500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       666500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.255814                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.255814                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6059.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6059.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591981                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591981                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425952                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425952                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36575156000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36575156000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017933                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017933                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418448                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418448                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85866.848847                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85866.848847                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425952                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425952                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36149204000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36149204000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418448                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418448                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84866.848847                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84866.848847                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.899914                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10719727                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1058714                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.125234                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346148500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.899914                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903122                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903122                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26604439                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26604439                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 586193975000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29407325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5869971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29149207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2814722                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             355                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           246                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            601                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4019826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4019826                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16774544                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12632782                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          115                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          115                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50316931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46756551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3150730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100230843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146854912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1994371520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       282240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133868416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4275377088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4458796                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105188096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37860360                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085708                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.283510                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34653287     91.53%     91.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3169502      8.37%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  37279      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    292      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37860360                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66816051497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23391881313                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25179528325                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1588516935                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3337987                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               910717435000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144666                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702620                       # Number of bytes of host memory used
host_op_rate                                   145019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5777.64                       # Real time elapsed on the host
host_tick_rate                               56168846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835829514                       # Number of instructions simulated
sim_ops                                     837868514                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.324523                       # Number of seconds simulated
sim_ticks                                324523460000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.827237                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64901661                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            65013981                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4389347                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         76482743                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5120                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22158                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17038                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78173991                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1544                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           760                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4387778                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40178242                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8873017                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2831                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      109260536                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175583806                       # Number of instructions committed
system.cpu0.commit.committedOps             175584437                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    616748206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.284694                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.265403                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    570567892     92.51%     92.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11983798      1.94%     94.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14113919      2.29%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2264278      0.37%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1005106      0.16%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       893942      0.14%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       218081      0.04%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6828173      1.11%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8873017      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    616748206                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10376                       # Number of function calls committed.
system.cpu0.commit.int_insts                174366972                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52443864                       # Number of loads committed
system.cpu0.commit.membars                        989                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1040      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121761366     69.35%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52444568     29.87%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1376111      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175584437                       # Class of committed instruction
system.cpu0.commit.refs                      53820773                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175583806                       # Number of Instructions Simulated
system.cpu0.committedOps                    175584437                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.620969                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.620969                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            448012307                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1622                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            56465228                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             307097842                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43679173                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                126454272                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4389488                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3276                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11757761                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78173991                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 67234950                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    560867618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1419501                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     349063164                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8782114                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122957                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          69034217                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64906781                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.549028                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         634293001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.550320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.830430                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               386152141     60.88%     60.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               168102605     26.50%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                70047089     11.04%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4115014      0.65%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3357973      0.53%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21408      0.00%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2495034      0.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     463      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1274      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           634293001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1490574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4635071                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52596196                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.506086                       # Inst execution rate
system.cpu0.iew.exec_refs                   155597149                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1483887                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               68117492                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             84654447                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2027                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3865991                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2250592                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          282939307                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            154113262                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3830593                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            321760893                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                592744                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            253670989                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4389488                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            254481699                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8998244                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          146262                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1145                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1462                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32210583                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       873683                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1462                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1418820                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3216251                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                192700391                       # num instructions consuming a value
system.cpu0.iew.wb_count                    231668423                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.750794                       # average fanout of values written-back
system.cpu0.iew.wb_producers                144678232                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.364383                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     232527467                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               399074981                       # number of integer regfile reads
system.cpu0.int_regfile_writes              178453883                       # number of integer regfile writes
system.cpu0.ipc                              0.276169                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.276169                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1314      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            167699872     51.51%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1945      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  255      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     51.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           156220350     47.98%     99.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1667429      0.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             325591485                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   17791000                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.054642                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1438728      8.09%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              16350869     91.91%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1401      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             343380851                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1306355976                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    231668104                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        390295296                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 282936215                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                325591485                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3092                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      107354873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3089644                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           261                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     68516194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    634293001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.513314                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.188003                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          483688943     76.26%     76.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76269280     12.02%     88.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29706302      4.68%     92.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12290214      1.94%     94.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17513757      2.76%     97.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            9196955      1.45%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3322749      0.52%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1375746      0.22%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             929055      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      634293001                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.512111                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4986273                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          499903                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            84654447                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2250592                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    598                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       635783575                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13263346                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              329875819                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            134035218                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10613647                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51415850                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             113250948                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               268936                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            397341363                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             296081340                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          227630941                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                128071314                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1628791                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4389488                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            120449467                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                93595731                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       397341051                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         91063                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1237                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 64961890                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1218                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   892716847                       # The number of ROB reads
system.cpu0.rob.rob_writes                  587257518                       # The number of ROB writes
system.cpu0.timesIdled                          16649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  274                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.547894                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11632923                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11685755                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1524109                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21392060                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2888                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12626                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9738                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23466422                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          313                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1523654                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11001552                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2589465                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37657214                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47670223                       # Number of instructions committed
system.cpu1.commit.committedOps              47671005                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    128925857                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.369755                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.344158                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    112831026     87.52%     87.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7091213      5.50%     93.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3581781      2.78%     95.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1015072      0.79%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       701164      0.54%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       442855      0.34%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        76604      0.06%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       596677      0.46%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2589465      2.01%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    128925857                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46454878                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10890056                       # Number of loads committed
system.cpu1.commit.membars                       1144                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1144      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35311563     74.07%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10890520     22.85%     96.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1467538      3.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47671005                       # Class of committed instruction
system.cpu1.commit.refs                      12358058                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47670223                       # Number of Instructions Simulated
system.cpu1.committedOps                     47671005                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.833074                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.833074                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             78546648                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  465                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10265931                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              94017575                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11752468                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40420991                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1536265                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1648                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2604815                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23466422                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13087956                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    119822714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               374722                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     107540850                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3073440                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.173757                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13501753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11635811                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.796285                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         134861187                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.797431                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.160550                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                72674302     53.89%     53.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35659103     26.44%     80.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16630272     12.33%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5518981      4.09%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2088171      1.55%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30011      0.02%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2259790      1.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      64      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     493      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           134861187                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         192073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1674904                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14967720                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.518793                       # Inst execution rate
system.cpu1.iew.exec_refs                    18358360                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1634094                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               45156565                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19927980                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1590                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1920279                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2393816                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           85145188                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16724266                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1343850                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             70064653                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                305023                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             14502322                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1536265                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15042717                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       177486                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           80785                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12453                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9037924                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       925814                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12453                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1044329                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        630575                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53632187                       # num instructions consuming a value
system.cpu1.iew.wb_count                     67092693                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733132                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39319446                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.496787                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67499394                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                92165657                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50900619                       # number of integer regfile writes
system.cpu1.ipc                              0.352974                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.352974                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1334      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52471420     73.48%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1560      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17254494     24.16%     97.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1679535      2.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              71408503                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     420279                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005886                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 163848     38.99%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     38.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                256377     61.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   54      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71827448                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         278175006                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     67092693                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        122631801                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  85142313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 71408503                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2875                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37474183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76534                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           277                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24897939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    134861187                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.529496                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.077781                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           97377224     72.21%     72.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18802780     13.94%     86.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10701322      7.94%     94.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3682766      2.73%     96.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2677069      1.99%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             858842      0.64%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             375853      0.28%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             185471      0.14%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             199860      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      134861187                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.528743                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3550109                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1031205                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19927980                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2393816                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       135053260                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   513879675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               65268981                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35203733                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3314294                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13618130                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8964887                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               198023                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            122929707                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90779967                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           68344743                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40502596                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1652096                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1536265                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13879727                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                33141010                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       122929707                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         55488                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1221                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9436801                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1218                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   211664182                       # The number of ROB reads
system.cpu1.rob.rob_writes                  176598579                       # The number of ROB writes
system.cpu1.timesIdled                           2412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12090203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24012914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       270504                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       118747                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13857409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6446827                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27714983                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6565574                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12009135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       521065                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11402167                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1459                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            421                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78666                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12009136                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36100715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36100715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    806967424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               806967424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1349                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12089682                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12089682    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12089682                       # Request fanout histogram
system.membus.respLayer1.occupancy        64018580500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30151718001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   324523460000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   324523460000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    368426777.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   133999918.359745                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    418178500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   317891778000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6631682000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     67217971                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        67217971                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     67217971                       # number of overall hits
system.cpu0.icache.overall_hits::total       67217971                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16979                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16979                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16979                       # number of overall misses
system.cpu0.icache.overall_misses::total        16979                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1213476000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1213476000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1213476000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1213476000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     67234950                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     67234950                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     67234950                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     67234950                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000253                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000253                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71469.226692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71469.226692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71469.226692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71469.226692                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2250                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.571429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15388                       # number of writebacks
system.cpu0.icache.writebacks::total            15388                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1590                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1590                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1590                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1590                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15389                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15389                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15389                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15389                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1100523000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1100523000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1100523000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1100523000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71513.613620                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71513.613620                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71513.613620                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71513.613620                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15388                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     67217971                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       67217971                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16979                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16979                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1213476000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1213476000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     67234950                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     67234950                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71469.226692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71469.226692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1590                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1590                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15389                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15389                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1100523000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1100523000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71513.613620                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71513.613620                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           67233705                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15420                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4360.162451                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        134485288                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       134485288                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47311845                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47311845                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47311845                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47311845                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23598466                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23598466                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23598466                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23598466                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1562475660422                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1562475660422                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1562475660422                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1562475660422                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70910311                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70910311                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70910311                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70910311                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.332793                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332793                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.332793                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332793                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66210.899489                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66210.899489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66210.899489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66210.899489                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    371974195                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        79166                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          9188974                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1719                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.480493                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    46.053519                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12679111                       # number of writebacks
system.cpu0.dcache.writebacks::total         12679111                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10917219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10917219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10917219                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10917219                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12681247                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12681247                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12681247                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12681247                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 986433407612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 986433407612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 986433407612                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 986433407612                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.178835                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.178835                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.178835                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.178835                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 77786.782925                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77786.782925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 77786.782925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77786.782925                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12679111                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46537339                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46537339                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22997580                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22997580                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1516251705500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1516251705500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69534919                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69534919                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.330734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.330734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65930.924276                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65930.924276                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10361980                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10361980                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12635600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12635600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 982214625000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 982214625000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.181716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.181716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77733.912517                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77733.912517                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       774506                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        774506                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       600886                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       600886                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  46223954922                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46223954922                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1375392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1375392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.436883                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.436883                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76926.330322                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76926.330322                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       555239                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       555239                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45647                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45647                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4218782612                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4218782612                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 92421.903126                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92421.903126                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          162                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6994500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6994500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.188811                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.188811                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43175.925926                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43175.925926                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          146                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018648                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018648                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12218.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12218.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          509                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          509                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          236                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          236                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       992500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       992500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          745                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          745                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.316779                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.316779                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4205.508475                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4205.508475                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          236                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       756500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       756500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.316779                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.316779                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3205.508475                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3205.508475                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          102                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          102                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       444000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       444000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          760                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          760                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.134211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.134211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4352.941176                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4352.941176                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          102                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          102                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       342000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       342000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.134211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.134211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3352.941176                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3352.941176                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998244                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           59996990                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12679953                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.731641                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998244                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        154505269                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       154505269                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1651050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 836                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              109381                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1763653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2386                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1651050                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                836                       # number of overall hits
system.l2.overall_hits::.cpu1.data             109381                       # number of overall hits
system.l2.overall_hits::total                 1763653                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13003                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11027585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1048308                       # number of demand (read+write) misses
system.l2.demand_misses::total               12090665                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13003                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11027585                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1769                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1048308                       # number of overall misses
system.l2.overall_misses::total              12090665                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1049813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 943072123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    154529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  96888880500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1041165346000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1049813500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 943072123000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    154529000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  96888880500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1041165346000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12678635                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1157689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13854318                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12678635                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1157689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13854318                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.844954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.869777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.679079                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.905518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.844954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.869777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.679079                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.905518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80736.253172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85519.370107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87353.872244                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92424.059055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86113.158044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80736.253172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85519.370107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87353.872244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92424.059055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86113.158044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              521065                       # number of writebacks
system.l2.writebacks::total                    521065                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1376                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2863                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1376                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2863                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11026209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1046865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12087802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11026209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1046865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12087802                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    917868000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 832741787504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    136390500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  86346737002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 920142783006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    917868000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 832741787504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    136390500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  86346737002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 920142783006                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.842680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.869668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.675624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.904271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.872493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.842680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.869668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.675624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.904271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.872493                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70779.457125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75523.852986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77494.602273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82481.253077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76121.596218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70779.457125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75523.852986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77494.602273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82481.253077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76121.596218                       # average overall mshr miss latency
system.l2.replacements                       18477794                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       605173                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           605173                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       605173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       605173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12984554                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12984554                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12984554                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12984554                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             442                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             142                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  584                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           406                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                528                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9754500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2140000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11894500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          848                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.478774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.462121                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.474820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 24025.862069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17540.983607                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22527.462121                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          405                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          121                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           526                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8105000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2419000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.477594                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.458333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.473022                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20012.345679                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19991.735537                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20007.604563                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.125000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.181818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5111                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          40520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38147                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78667                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4063859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3905525500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7969385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.914797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.966138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100292.682626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102380.934281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101305.312266                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        40520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3658659500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3524055500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7182715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.914797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.966138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90292.682626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92380.934281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91305.312266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1049813500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    154529000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1204342500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.844954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.679079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80736.253172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87353.872244                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81528.736799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    917868000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    136390500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1054258500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.842680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.675624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70779.457125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77494.602273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71581.918794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1647276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       108044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1755320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10987065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1010161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11997226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 939008263500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92983355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1031991618500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12634341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1118205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13752546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.869619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.903377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.872364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85464.886528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92048.054716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86019.186310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1376                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1443                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2819                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     10985689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1008718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11994407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 829083128004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  82822681502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 911905809506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.869510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.902087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.872159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75469.379117                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82106.873776                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76027.585983                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    27442316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18477858                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.485146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.404082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.073402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       41.243644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.270848                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.303189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.644432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.051107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 238039162                       # Number of tag accesses
system.l2.tags.data_accesses                238039162                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        829952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     705677312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      66999360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          773619264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       829952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        942592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33348160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33348160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11026208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1046865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12087801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       521065                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             521065                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2557448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2174503230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           347094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        206454597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2383862369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2557448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       347094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2904542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102760398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102760398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102760398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2557448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2174503230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          347094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       206454597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2486622767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    503561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  10973597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1040460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017107132250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30980                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30980                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23328401                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473932                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12087802                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     521065                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12087802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   521065                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  59016                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17504                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            178243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            174172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            163701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            189951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2514313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2589754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1713883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1350507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1006326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            724722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           414148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           216712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           191067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           208862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           209286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           183139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23102                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194759736000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60143930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            420299473500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16191.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34941.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8719827                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  430224                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12087802                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               521065                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3970384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3930444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2620564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1199406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  199321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   80819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   22987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3382299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.136863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.167141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.756378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1530002     45.24%     45.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       865565     25.59%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       317550      9.39%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       171677      5.08%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107489      3.18%     88.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        76082      2.25%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55889      1.65%     92.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41159      1.22%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       216886      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3382299                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     388.277502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.786687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8017.474280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30964     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30980                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.723313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27100     87.48%     87.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              794      2.56%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2361      7.62%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              572      1.85%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              121      0.39%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30980                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              769842304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3777024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32228096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               773619328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33348160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2372.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2383.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  324523545500                       # Total gap between requests
system.mem_ctrls.avgGap                      25737.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       830016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    702310208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     66589440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32228096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2557645.601338035893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2164127696.654041767120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 347093.550648079487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 205191452.106420904398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99308986.783266767859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11026208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1046865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       521065                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    381422000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 376776411250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     63202000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  43078438250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8176425817750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29410.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34170.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35910.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41149.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15691757.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9254675220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4918980330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22521430680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1278398880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25617580560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     143935906950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3407823840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       210934796460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.983198                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7595602250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10836540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 306091317750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14894939640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7916844375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         63364101360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1350205200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25617580560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146787181470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1006750560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       260937603165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        804.063913                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1368212250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10836540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 312318707750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                314                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          158                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1626562712.025316                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3241318793.320983                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          158    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        88000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   8757776500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            158                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67526551500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 256996908500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13085189                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13085189                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13085189                       # number of overall hits
system.cpu1.icache.overall_hits::total       13085189                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2767                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2767                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2767                       # number of overall misses
system.cpu1.icache.overall_misses::total         2767                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    177874000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    177874000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    177874000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    177874000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13087956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13087956                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13087956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13087956                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000211                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000211                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64284.062161                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64284.062161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64284.062161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64284.062161                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2605                       # number of writebacks
system.cpu1.icache.writebacks::total             2605                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          162                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          162                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2605                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2605                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2605                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2605                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    168450500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    168450500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    168450500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    168450500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64664.299424                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64664.299424                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64664.299424                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64664.299424                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2605                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13085189                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13085189                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2767                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2767                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    177874000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    177874000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13087956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13087956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64284.062161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64284.062161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          162                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2605                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2605                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    168450500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    168450500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64664.299424                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64664.299424                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13095909                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2637                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4966.215017                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26178517                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26178517                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12677723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12677723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12677723                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12677723                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4110897                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4110897                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4110897                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4110897                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 285401612483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 285401612483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 285401612483                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 285401612483                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16788620                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16788620                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16788620                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16788620                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.244862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.244862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.244862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.244862                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69425.629609                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69425.629609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69425.629609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69425.629609                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10568580                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        49069                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           187515                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            722                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.361251                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.962604                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1157844                       # number of writebacks
system.cpu1.dcache.writebacks::total          1157844                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2950910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2950910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2950910                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2950910                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1159987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1159987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1159987                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1159987                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 100368732986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 100368732986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 100368732986                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 100368732986                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069094                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069094                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069094                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069094                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86525.739501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86525.739501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86525.739501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86525.739501                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1157841                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11801986                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11801986                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3519896                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3519896                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 239366468500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 239366468500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15321882                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15321882                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.229730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.229730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68003.846847                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68003.846847                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2399762                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2399762                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1120134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1120134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96372513500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96372513500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073107                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073107                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86036.593390                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86036.593390                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       875737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        875737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       591001                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       591001                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46035143983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46035143983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1466738                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1466738                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.402936                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.402936                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77893.512842                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77893.512842                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       551148                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       551148                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39853                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39853                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3996219486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3996219486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027171                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027171                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100273.994078                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100273.994078                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          714                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          714                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10891500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10891500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.172654                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.172654                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 73097.315436                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 73097.315436                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096176                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096176                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        82500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        82500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          604                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          604                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          194                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          194                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       876500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       876500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.243108                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243108                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4518.041237                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4518.041237                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          194                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          194                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       682500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       682500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.243108                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.243108                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3518.041237                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3518.041237                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          288                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            288                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          176                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          176                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       981500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       981500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.379310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.379310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5576.704545                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5576.704545                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          176                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          176                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       805500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       805500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.379310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.379310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4576.704545                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4576.704545                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.079668                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13843858                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1159674                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.937715                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.079668                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971240                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971240                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34741137                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34741137                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 324523460000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13773605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1126238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13249773                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17956729                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2042                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           430                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            83959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           83959                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13755612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     38040200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3476243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41570423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1969664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1622895744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       333440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    148193984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1773392832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18482390                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33555968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         32337831                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.215115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.419744                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25500228     78.86%     78.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6718856     20.78%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 118747      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32337831                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27712441492                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19022390158                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23103457                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1741154926                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3917979                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
