@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":93760:8:93760:29|resetCtrl_mainClkReset is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":93761:8:93761:28|resetCtrl_systemReset is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":93762:8:93762:29|resetCtrl_systemResetN is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":93760:8:93760:29|resetCtrl_mainClkReset is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":93761:8:93761:28|resetCtrl_systemReset is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":93762:8:93762:29|resetCtrl_systemResetN is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":93760:8:93760:29|resetCtrl_mainClkReset is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":93761:8:93761:28|resetCtrl_systemReset is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":93762:8:93762:29|resetCtrl_systemResetN is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":93760:8:93760:29|resetCtrl_mainClkReset is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":93761:8:93761:28|resetCtrl_systemReset is already declared in this scope.
@W: CG921 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":93762:8:93762:29|resetCtrl_systemResetN is already declared in this scope.
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S0_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S0_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S0_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S1_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S1_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S1_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S2_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S2_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S2_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S3_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S3_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S3_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S4_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S4_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S4_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S5_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S5_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S5_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S6_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S6_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S6_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S7_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S7_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S7_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S8_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S8_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S8_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S9_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S9_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S9_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S10_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S10_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S10_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S11_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S11_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S11_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S12_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S12_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S12_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S13_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S13_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S13_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S14_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S14_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S14_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S15_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S15_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S15_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S16_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S16_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S16_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S17_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S17_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S17_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S18_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S18_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S18_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S19_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S19_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S19_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S20_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S20_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S20_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S21_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S21_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S21_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S22_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S22_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S22_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S23_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S23_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S23_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S24_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S24_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S24_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S25_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S25_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S25_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S26_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S26_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S26_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S27_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S27_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S27_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S28_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S28_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S28_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S29_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S29_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S29_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S30_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S30_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S30_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S31_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S31_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":1352:36:1352:62|Type of parameter S31_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":8434:75:8434:89|Type of parameter S0_BASE_ADDR on the instance u_lscc_ahbl_bus is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":8434:75:8434:89|Type of parameter S0_ADDR_RANGE on the instance u_lscc_ahbl_bus is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":8434:75:8434:89|Type of parameter S1_BASE_ADDR on the instance u_lscc_ahbl_bus is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":8434:75:8434:89|Type of parameter S1_ADDR_RANGE on the instance u_lscc_ahbl_bus is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":5135:34:5135:43|Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":5148:9:5148:17|Removing wire hreadyout, as there is no assignment to it.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl1\1.3.0\rtl\ahbl1.v":5135:34:5135:43|Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl1\1.3.0\rtl\ahbl1.v":5148:9:5148:17|Removing wire hreadyout, as there is no assignment to it.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl2abp1\1.1.0\rtl\ahbl2abp1.v":363:4:363:9|Pruning unused register apb_psel_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v":302:4:302:9|Pruning unused register apb_psel_r. Make sure that there are no unused intermediate registers.
@W: CG360 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\apb0\1.2.0\rtl\apb0.v":1192:30:1192:50|Removing wire apb_prdata_def_mstr_w, as there is no assignment to it.
@W: CG781 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":122:20:122:20|Input TDI on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":124:20:124:20|Input TCK on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v":125:20:125:20|Input TMS on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":122:20:122:20|Input TDI on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":124:20:124:20|Input TCK on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v":125:20:125:20|Input TMS on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Pruning unused bits 31 to 11 of genblk5.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1285:12:1285:17|Pruning unused bits 31 to 11 of genblk5.rd_prev_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1285:12:1285:17|Pruning unused bits 1 to 0 of genblk5.rd_prev_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1320:33:1320:47|*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1321:33:1321:47|*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1322:33:1322:47|*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1323:33:1323:47|*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":3938:22:3938:34|*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":3950:22:3950:34|*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8353:11:8353:26|*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8358:11:8358:25|*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8359:30:8359:41|*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8360:17:8360:30|*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8361:11:8361:25|*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8374:11:8374:26|*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8375:30:8375:41|*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8376:32:8376:45|*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8377:17:8377:30|*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8378:11:8378:24|*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8379:11:8379:25|*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8395:11:8395:26|*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8400:11:8400:25|*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8401:30:8401:41|*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8402:17:8402:30|*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8403:11:8403:25|*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8416:11:8416:26|*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8417:30:8417:41|*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8418:32:8418:45|*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8419:17:8419:30|*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8420:11:8420:24|*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8421:11:8421:25|*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8431:11:8431:21|*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8440:11:8440:25|*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v":777:36:777:41|*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v":778:36:778:44|*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v":530:36:530:47|*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v":531:11:531:28|*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v":532:11:532:22|*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio1\1.6.2\rtl\gpio1.v":777:36:777:41|*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio1\1.6.2\rtl\gpio1.v":778:36:778:44|*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio1\1.6.2\rtl\gpio1.v":530:36:530:47|*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio1\1.6.2\rtl\gpio1.v":531:11:531:28|*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio1\1.6.2\rtl\gpio1.v":532:11:532:22|*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":123:11:123:19|*Output cfg_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":124:11:124:21|*Output smclk_rst_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":125:11:125:20|*Output sedc_rst_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":126:11:126:20|*Output lmmi_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":127:11:127:23|*Output lmmi_resetn_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\pll0\1.8.0\rtl\pll0.v":287:16:287:24|*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\pll0\1.8.0\rtl\pll0.v":306:16:306:27|*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\pll0\1.8.0\rtl\pll0.v":307:16:307:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\pll0\1.8.0\rtl\pll0.v":308:22:308:33|*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1269:20:1269:25|Pruning unused register genblk5.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1269:20:1269:25|Pruning unused register genblk5.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1312:12:1312:17|Pruning unused bits 31 to 15 of genblk5.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1320:33:1320:47|*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1321:33:1321:47|*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1322:33:1322:47|*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1323:33:1323:47|*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":3938:22:3938:34|*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":3950:22:3950:34|*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8353:11:8353:26|*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8358:11:8358:25|*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8359:30:8359:41|*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8360:17:8360:30|*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8361:11:8361:25|*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8374:11:8374:26|*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8375:30:8375:41|*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8376:32:8376:45|*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8377:17:8377:30|*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8378:11:8378:24|*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8379:11:8379:25|*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8395:11:8395:26|*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8400:11:8400:25|*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8401:30:8401:41|*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8402:17:8402:30|*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8403:11:8403:25|*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8416:11:8416:26|*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8417:30:8417:41|*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8418:32:8418:45|*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8419:17:8419:30|*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8420:11:8420:24|*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8421:11:8421:25|*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8431:11:8431:21|*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8440:11:8440:25|*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1269:20:1269:25|Pruning unused register genblk5.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1269:20:1269:25|Pruning unused register genblk5.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1249:12:1249:17|Pruning unused register genblk5.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1312:12:1312:17|Pruning unused bits 31 to 15 of genblk5.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1320:33:1320:47|*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1321:33:1321:47|*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1322:33:1322:47|*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1323:33:1323:47|*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":3938:22:3938:34|*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":3950:22:3950:34|*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8353:11:8353:26|*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8358:11:8358:25|*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8359:30:8359:41|*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8360:17:8360:30|*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8361:11:8361:25|*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8374:11:8374:26|*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8375:30:8375:41|*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8376:32:8376:45|*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8377:17:8377:30|*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8378:11:8378:24|*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8379:11:8379:25|*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8395:11:8395:26|*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8400:11:8400:25|*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":548:8:548:13|Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":626:8:626:26|Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":629:8:629:13|Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":630:8:630:13|Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":631:8:631:13|Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":648:8:648:18|Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":649:8:649:20|Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":1405:14:1405:18|Object count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":1418:8:1418:15|Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":1436:15:1436:22|Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":1437:8:1437:14|Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":1438:8:1438:16|Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2040:8:2040:20|Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2045:8:2045:16|Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2046:8:2046:16|Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2048:14:2048:20|Object count_v is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2049:8:2049:17|Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2050:8:2050:19|Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2051:8:2051:16|Object last_word is declared but not assigned. Either assign a value or remove the declaration.
@W: CG781 :"C:\Users\javos\workspace\DualCore\DualCore\DualCore.v":390:9:390:17|Input irq0_i on instance cpu1_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\javos\workspace\DualCore\DualCore\DualCore.v":445:32:445:37|An input port (port user_b) is the target of an assignment - please check if this is intentional
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2598:16:2598:26|Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2599:17:2599:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1312:12:1312:17|Sharing sequential element genblk5.wr_addr_r and merging genblk5.rd_prev_r. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1350:12:1350:17|Sharing sequential element genblk5.ahbl_hreadyout_r and merging genblk5.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL249 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1325:12:1325:17|Initial value is not supported on state machine genblk5.bridge_sm_r
@W: CL249 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1337:12:1337:17|Initial value is not supported on state machine genblk5.err_sm_r
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8308:17:8308:31|Input port bits 31 to 15 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":8326:17:8326:31|Input port bits 31 to 15 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1312:12:1312:17|Sharing sequential element genblk5.wr_addr_r and merging genblk5.rd_prev_r. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1350:12:1350:17|Sharing sequential element genblk5.ahbl_hreadyout_r and merging genblk5.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL249 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1325:12:1325:17|Initial value is not supported on state machine genblk5.bridge_sm_r
@W: CL249 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1337:12:1337:17|Initial value is not supported on state machine genblk5.err_sm_r
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8308:17:8308:31|Input port bits 31 to 15 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":8326:17:8326:31|Input port bits 31 to 15 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio1\1.6.2\rtl\gpio1.v":542:17:542:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v":542:17:542:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1350:12:1350:17|Sharing sequential element genblk5.ahbl_hreadyout_r and merging genblk5.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL249 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1325:12:1325:17|Initial value is not supported on state machine genblk5.bridge_sm_r
@W: CL249 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1337:12:1337:17|Initial value is not supported on state machine genblk5.err_sm_r
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":526:17:526:28|Input port bits 31 to 11 of ahbl_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8308:17:8308:31|Input port bits 31 to 11 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":8326:17:8326:31|Input port bits 31 to 11 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v":154:16:154:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused
@W: CL247 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl2abp1\1.1.0\rtl\ahbl2abp1.v":138:16:138:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused
@W: CL247 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl1\1.3.0\rtl\ahbl1.v":4394:16:4394:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused
@W: CL247 :"C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":4394:16:4394:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused

