

================================================================
== Vivado HLS Report for 'zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s'
================================================================
* Date:           Mon Sep 11 21:15:42 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      204|      204| 1.020 us | 1.020 us |  204|  204|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       40|       40|         8|          -|          -|     5|    no    |
        |- PadMain         |      120|      120|        41|         40|          1|     3|    yes   |
        |- PadBottomWidth  |       40|       40|         8|          -|          -|     5|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      55|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     340|    -|
|Register             |        -|      -|       78|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       78|     395|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_132_p2                        |     +    |      0|  0|   3|           2|           1|
    |j_1_fu_144_p2                      |     +    |      0|  0|   4|           3|           1|
    |j_fu_120_p2                        |     +    |      0|  0|   4|           3|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state52                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln112_fu_114_p2               |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln117_fu_126_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln130_fu_138_p2               |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage9_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  55|          25|          21|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  253|         59|    1|         59|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_96_p4  |    9|          2|    2|          4|
    |data_V_V_blk_n                |    9|          2|    1|          2|
    |i1_0_reg_92                   |    9|          2|    2|          4|
    |j6_0_reg_103                  |    9|          2|    3|          6|
    |j_0_reg_81                    |    9|          2|    3|          6|
    |res_V_V_blk_n                 |    9|          2|    1|          2|
    |res_V_V_din                   |   15|          3|   16|         48|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  340|         78|   31|        135|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  58|   0|   58|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_0_reg_92              |   2|   0|    2|          0|
    |i_reg_163                |   2|   0|    2|          0|
    |icmp_ln117_reg_159       |   1|   0|    1|          0|
    |j6_0_reg_103             |   3|   0|    3|          0|
    |j_0_reg_81               |   3|   0|    3|          0|
    |j_1_reg_171              |   3|   0|    3|          0|
    |j_reg_154                |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  78|   0|   78|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4> | return value |
|ap_done           | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed<16, 14, 5, 3, 0>, ap_fixed<16, 14, 5, 3, 0>, config4> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                                    data_V_V                                    |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                                    data_V_V                                    |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                                    data_V_V                                    |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                                     res_V_V                                    |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                                     res_V_V                                    |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                                     res_V_V                                    |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

