<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE topic
  PUBLIC "-//OASIS//DTD DITA Topic//EN" "topic.dtd">
<topic xml:lang="en-US" id="d0e6317"><title>Status Register</title><body><table><tgroup cols="8"><colspec colname="c1" colwidth="12*"/><colspec colname="c2" colwidth="12*"/><colspec colname="c3" colwidth="13*"/><colspec colname="c4" colwidth="12*"/><colspec colname="c5" colwidth="12*"/><colspec colname="c6" colwidth="12*"/><colspec colname="c7" colwidth="13*"/><colspec colname="c8" colwidth="12*"/><tbody valign="top"><row><entry align="center"><p><b>S15</b></p></entry><entry align="center"><p><b>S14</b></p></entry><entry align="center"><p><b>S13</b></p></entry><entry align="center"><p><b>S12</b></p></entry><entry align="center"><p><b>S11</b></p></entry><entry align="center"><p><b>S10</b></p></entry><entry align="center"><p><b>S9</b></p></entry><entry align="center"><p><b>S8</b></p></entry></row><row><entry align="center"><p><b>SUS1</b></p></entry><entry align="center"><p><b>CMP</b></p></entry><entry align="center"><p><b>LB3</b></p></entry><entry align="center"><p><b>LB2</b></p></entry><entry align="center"><p><b>LB1</b></p></entry><entry align="center"><p><b>SUS2</b></p></entry><entry align="center"><p><b>QE</b></p></entry><entry align="center"><p><b>SRP1</b></p></entry></row></tbody></tgroup></table><table><tgroup cols="8"><colspec colname="c1" colwidth="12*"/><colspec colname="c2" colwidth="12*"/><colspec colname="c3" colwidth="13*"/><colspec colname="c4" colwidth="12*"/><colspec colname="c5" colwidth="12*"/><colspec colname="c6" colwidth="12*"/><colspec colname="c7" colwidth="13*"/><colspec colname="c8" colwidth="12*"/><tbody valign="top"><row><entry align="center"><p><b>S7</b></p></entry><entry align="center"><p><b>S6</b></p></entry><entry align="center"><p><b>S5</b></p></entry><entry align="center"><p><b>S4</b></p></entry><entry align="center"><p><b>S3</b></p></entry><entry align="center"><p><b>S2</b></p></entry><entry align="center"><p><b>S1</b></p></entry><entry align="center"><p><b>S0</b></p></entry></row><row><entry align="center"><p><b>SRP0</b></p></entry><entry align="center"><p><b>BP4</b></p></entry><entry align="center"><p><b>BP3</b></p></entry><entry align="center"><p><b>BP2</b></p></entry><entry align="center"><p><b>BP1</b></p></entry><entry align="center"><p><b>BP0</b></p></entry><entry align="center"><p><b>WEL</b></p></entry><entry align="center"><p><b>WIP</b></p></entry></row></tbody></tgroup></table><p>The definition of the status register bits is as below:</p></body></topic>