set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {processor.vho processor_vhd.sdo}}
	{{"Fast Model"} {processor_fast.vho processor_vhd_fast.sdo}}
}
