ISA=RV64IMAFD
MMU=enable
AXI=enable
BPU=enable
MUL=sequential
PERF=enable
COREFABRIC=AXI4
SYNTH=SIM
VERBOSITY=0
PREFETCH=enable
DEBUG=disable
OPENOCD=disable
USERTRAPS=False
USER=True
SUPERVISOR=True
MULSTAGES=8
DIVSTAGES=64
FPGA=xc7a100tcsg324-1
SYNTHTOP=mkriscv

# Verilator options
COVERAGE=none
TRACE=disable
THREADS=1

# DebugOptions
RTLDUMP=True
ASSERTIONS=enable
