
---------- Begin Simulation Statistics ----------
final_tick                                83862137000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726784                       # Number of bytes of host memory used
host_op_rate                                   268277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   373.49                       # Real time elapsed on the host
host_tick_rate                              224535257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083862                       # Number of seconds simulated
sim_ticks                                 83862137000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.677243                       # CPI: cycles per instruction
system.cpu.discardedOps                        197526                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34785745                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.596217                       # IPC: instructions per cycle
system.cpu.numCycles                        167724274                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132938529                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            472                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397368                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642728                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112893                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110693                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895877                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51414192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51414192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51414695                       # number of overall hits
system.cpu.dcache.overall_hits::total        51414695                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745526                       # number of overall misses
system.cpu.dcache.overall_misses::total        745526                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24737139500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24737139500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24737139500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24737139500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52151802                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52151802                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52160221                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52160221                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014144                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014144                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33536.881957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33536.881957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33180.787122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33180.787122                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       184021                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3345                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.013752                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       606577                       # number of writebacks
system.cpu.dcache.writebacks::total            606577                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60903                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60903                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684616                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684616                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22453591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22453591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23089576999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23089576999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013125                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33180.669034                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33180.669034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33726.318110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33726.318110                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40784644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40784644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       390103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        390103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9048580500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9048580500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23195.362507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23195.362507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          712                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8633287500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8633287500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22171.255884                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22171.255884                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10629548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10629548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       347507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       347507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15688559000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15688559000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45146.022958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45146.022958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60191                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60191                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13820303500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13820303500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48101.405769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48101.405769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    635985999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    635985999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80412.947149                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80412.947149                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.658344                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52099386                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.099825                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.658344                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105005213                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105005213                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703698                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555109                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057161                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235514                       # number of overall hits
system.cpu.icache.overall_hits::total        10235514                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55520000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55520000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55520000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55520000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236281                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236281                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236281                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72385.919166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72385.919166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72385.919166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72385.919166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54753000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54753000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71385.919166                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71385.919166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71385.919166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71385.919166                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235514                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72385.919166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72385.919166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54753000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54753000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71385.919166                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71385.919166                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.761537                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236281                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13345.868318                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.761537                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473329                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473329                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83862137000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               483274                       # number of demand (read+write) hits
system.l2.demand_hits::total                   483372                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  98                       # number of overall hits
system.l2.overall_hits::.cpu.data              483274                       # number of overall hits
system.l2.overall_hits::total                  483372                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201346                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202015                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            201346                       # number of overall misses
system.l2.overall_misses::total                202015                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16983984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17036538000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52554000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16983984000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17036538000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685387                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685387                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.872229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294746                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.872229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294746                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78556.053812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84352.229495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84333.034676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78556.053812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84352.229495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84333.034676                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111096                       # number of writebacks
system.l2.writebacks::total                    111096                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202010                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202010                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45864000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14970256000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15016120000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45864000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14970256000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15016120000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294739                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68556.053812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74352.744846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74333.547844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68556.053812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74352.744846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74333.547844                       # average overall mshr miss latency
system.l2.replacements                         169373                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606577                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606577                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            151271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151271                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136045                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11799455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11799455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.473503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86732.004116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86732.004116                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10439015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10439015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.473503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76732.077621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76732.077621                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52554000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52554000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78556.053812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78556.053812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45864000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45864000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68556.053812                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68556.053812                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        332003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            332003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65301                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65301                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5184528500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5184528500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79394.320148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79394.320148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4531240500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4531240500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69395.376440                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69395.376440                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31892.854019                       # Cycle average of tags in use
system.l2.tags.total_refs                     1369103                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.773010                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.357755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        84.761327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31762.734937                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15087                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44013629                       # Number of tag accesses
system.l2.tags.data_accesses                 44013629                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005814154500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6647                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6647                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              526190                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104578                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111096                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202009                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111096                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     29                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111096                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.385136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.479852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.418571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6492     97.67%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18      0.27%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.91%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6647                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.709643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.680052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4388     66.01%     66.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.50%     66.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2009     30.22%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              205      3.08%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6647                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12928576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7110144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83861835000                       # Total gap between requests
system.mem_ctrls.avgGap                     267839.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12883904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7108416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 510552.217385063763                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153631954.310918629169                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84763115.445054784417                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201340                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111096                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18456250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6676393250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1996819094750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27587.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33159.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17973816.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12885760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12928576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7110144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7110144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201340                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202009                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111096                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111096                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       510552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153654086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154164638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       510552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       510552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84783721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84783721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84783721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       510552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153654086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       238948359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201980                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111069                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7002                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2907724500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009900000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6694849500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14396.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33146.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139201                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71349                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           64.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       102489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   195.477602                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   113.927828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   259.554928                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        65755     64.16%     64.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15611     15.23%     79.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2467      2.41%     81.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1357      1.32%     83.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9529      9.30%     92.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1027      1.00%     93.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          432      0.42%     93.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          609      0.59%     94.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5702      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       102489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12926720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7108416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.142507                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.763115                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       364011480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       193461510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      715456560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     289224540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6619672800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21586232310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14025180960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43793240160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.205154                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36244624750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2800200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44817312250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367831380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195484245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      726680640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     290555640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6619672800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22256536350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13460714400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43917475455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.686577                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34769508000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2800200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46292429000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65965                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111096                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57805                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136044                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136044                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65965                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572919                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572919                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20038720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20038720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202009                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202009    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202009                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           846418500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1088001500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052834                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054693                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82636544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82706432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169373                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7110144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           854760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000786                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 854088     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    672      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             854760                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83862137000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1291555500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1150500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1026930995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
