Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80.v" into library work
Parsing module <clk80>.
Analyzing Verilog file "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80\example_design\clk80_exdes.v" into library work
Parsing module <clk80_exdes>.
Analyzing Verilog file "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clk80>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=12,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=7,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80.v" Line 112: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80.v" Line 113: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80.v" Line 114: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80.v" Line 115: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80.v" Line 116: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80.v" Line 117: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <vga>.
WARNING:HDLCompiler:413 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\vga.v" Line 52: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\vga.v" Line 58: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\vga.v" Line 69: Assignment to hon ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\vga.v" Line 85: Assignment to von ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk80>.
    Related source file is "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\ipcore_dir\clk80.v".
    Summary:
	no macro.
Unit <clk80> synthesized.

Synthesizing Unit <vga>.
    Related source file is "E:\Dropbox\JERRYL WORK\SEMESTER2\VERILOG Experiments\verilog lab_Tom\vga_stripes\vgastripes\vga.v".
        hpixels = 12'b011100001000
    Found 16-bit register for signal <hc>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 6-bit register for signal <r>.
    Found 16-bit register for signal <hcs>.
    Found 16-bit adder for signal <_n0045> created at line 52.
    Found 16-bit adder for signal <hcs[15]_GND_5_o_add_5_OUT> created at line 58.
    Found 16-bit comparator lessequal for signal <hcs[15]_GND_5_o_LessThan_12_o> created at line 63
    WARNING:Xst:2404 -  FFs/Latches <g<1:6>> (without init value) have a constant value of 0 in block <vga>.
    WARNING:Xst:2404 -  FFs/Latches <b<5:0>> (without init value) have a constant value of 0 in block <vga>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 2
 16-bit register                                       : 2
 6-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <r_0> in Unit <vga_name> is equivalent to the following 5 FFs/Latches, which will be removed : <r_1> <r_2> <r_3> <r_4> <r_5> 
WARNING:Xst:1426 - The value init of the FF/Latch r_0 hinder the constant cleaning in the block vga_name.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <hcs>: 1 register on signal <hcs>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 1
 16-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch r_5 hinder the constant cleaning in the block vga.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_4 hinder the constant cleaning in the block vga.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_3 hinder the constant cleaning in the block vga.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_2 hinder the constant cleaning in the block vga.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_1 hinder the constant cleaning in the block vga.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_0 hinder the constant cleaning in the block vga.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <r_0> in Unit <vga> is equivalent to the following 5 FFs/Latches, which will be removed : <r_1> <r_2> <r_3> <r_4> <r_5> 
INFO:Xst:1901 - Instance instance_name/pll_base_inst in unit instance_name/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...

Optimizing unit <vga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop vga_name/r_0 has been replicated 5 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 173
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 45
#      LUT2                        : 2
#      LUT4                        : 16
#      LUT6                        : 12
#      MUXCY                       : 45
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 40
#      FD                          : 24
#      FDR                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 22
#      IBUF                        : 1
#      OBUF                        : 21
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  11440     0%  
 Number of Slice LUTs:                   78  out of   5720     1%  
    Number used as Logic:                78  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     78
   Number with an unused Flip Flop:      44  out of     78    56%  
   Number with an unused LUT:             0  out of     78     0%  
   Number of fully used LUT-FF pairs:    34  out of     78    43%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    102    21%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
instance_name/pll_base_inst/CLKOUT0| BUFG                   | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.437ns (Maximum Frequency: 183.923MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'instance_name/pll_base_inst/CLKOUT0'
  Clock period: 5.437ns (frequency: 183.923MHz)
  Total number of paths / destination ports: 3260 / 50
-------------------------------------------------------------------------
Delay:               5.437ns (Levels of Logic = 5)
  Source:            vga_name/hcs_1 (FF)
  Destination:       vga_name/hc_12 (FF)
  Source Clock:      instance_name/pll_base_inst/CLKOUT0 rising
  Destination Clock: instance_name/pll_base_inst/CLKOUT0 rising

  Data Path: vga_name/hcs_1 to vga_name/hc_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  vga_name/hcs_1 (vga_name/hcs_1)
     LUT6:I0->O            2   0.203   0.721  vga_name/GND_5_o_GND_5_o_equal_2_o<15>1 (vga_name/GND_5_o_GND_5_o_equal_2_o<15>)
     LUT6:I4->O            1   0.203   0.580  vga_name/GND_5_o_GND_5_o_equal_2_o<15>3_1 (vga_name/GND_5_o_GND_5_o_equal_2_o<15>3)
     LUT6:I5->O            1   0.205   0.580  vga_name/_n00631_SW0 (N2)
     LUT6:I5->O           16   0.205   1.005  vga_name/_n00634 (vga_name/_n0063)
     LUT4:I3->O            1   0.205   0.000  vga_name/hc_12_rstpot (vga_name/hc_12_rstpot)
     FD:D                      0.102          vga_name/hc_12
    ----------------------------------------
    Total                      5.437ns (1.570ns logic, 3.867ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instance_name/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vga_name/r_0_1 (FF)
  Destination:       rout<5> (PAD)
  Source Clock:      instance_name/pll_base_inst/CLKOUT0 rising

  Data Path: vga_name/r_0_1 to rout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  vga_name/r_0_1 (vga_name/r_0_1)
     OBUF:I->O                 2.571          rout_5_OBUF (rout<5>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock instance_name/pll_base_inst/CLKOUT0
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
instance_name/pll_base_inst/CLKOUT0|    5.437|         |         |         |
-----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.29 secs
 
--> 

Total memory usage is 257100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    3 (   0 filtered)

