Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 13 18:41:20 2022
| Host         : 603-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Prescaler_for_1MHz/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.137        0.000                      0                  210        0.162        0.000                      0                  210        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.137        0.000                      0                  210        0.162        0.000                      0                  210        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 Button1/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button1/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 3.032ns (51.317%)  route 2.876ns (48.683%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  Button1/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 f  Button1/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.863     6.540    Button1/r_counter_reg[8]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.152     6.692 r  Button1/r_counter[0]_i_14__0/O
                         net (fo=1, routed)           0.828     7.520    Button1/r_counter[0]_i_14__0_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.354     7.874 r  Button1/r_counter[0]_i_13__0/O
                         net (fo=1, routed)           0.614     8.488    Button1/r_counter[0]_i_13__0_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.814 f  Button1/r_counter[0]_i_12__0/O
                         net (fo=26, routed)          0.572     9.386    Button1/r_buttonState113_out
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.510 r  Button1/r_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.510    Button1/r_counter[0]_i_8__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.043 r  Button1/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    Button1/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  Button1/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.160    Button1/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  Button1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    Button1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  Button1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.394    Button1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  Button1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.511    Button1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  Button1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    Button1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  Button1/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.745    Button1/r_counter_reg[24]_i_1__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.068 r  Button1/r_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.068    Button1/r_counter_reg[28]_i_1__0_n_6
    SLICE_X2Y11          FDCE                                         r  Button1/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516    14.857    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  Button1/r_counter_reg[29]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.109    15.205    Button1/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 Button1/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button1/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 3.024ns (51.251%)  route 2.876ns (48.749%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  Button1/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 f  Button1/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.863     6.540    Button1/r_counter_reg[8]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.152     6.692 r  Button1/r_counter[0]_i_14__0/O
                         net (fo=1, routed)           0.828     7.520    Button1/r_counter[0]_i_14__0_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.354     7.874 r  Button1/r_counter[0]_i_13__0/O
                         net (fo=1, routed)           0.614     8.488    Button1/r_counter[0]_i_13__0_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.814 f  Button1/r_counter[0]_i_12__0/O
                         net (fo=26, routed)          0.572     9.386    Button1/r_buttonState113_out
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.510 r  Button1/r_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.510    Button1/r_counter[0]_i_8__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.043 r  Button1/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    Button1/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  Button1/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.160    Button1/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  Button1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    Button1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  Button1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.394    Button1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  Button1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.511    Button1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  Button1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    Button1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  Button1/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.745    Button1/r_counter_reg[24]_i_1__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.060 r  Button1/r_counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.060    Button1/r_counter_reg[28]_i_1__0_n_4
    SLICE_X2Y11          FDCE                                         r  Button1/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516    14.857    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  Button1/r_counter_reg[31]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.109    15.205    Button1/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 Button1/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button1/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.948ns (50.614%)  route 2.876ns (49.386%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  Button1/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 f  Button1/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.863     6.540    Button1/r_counter_reg[8]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.152     6.692 r  Button1/r_counter[0]_i_14__0/O
                         net (fo=1, routed)           0.828     7.520    Button1/r_counter[0]_i_14__0_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.354     7.874 r  Button1/r_counter[0]_i_13__0/O
                         net (fo=1, routed)           0.614     8.488    Button1/r_counter[0]_i_13__0_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.814 f  Button1/r_counter[0]_i_12__0/O
                         net (fo=26, routed)          0.572     9.386    Button1/r_buttonState113_out
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.510 r  Button1/r_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.510    Button1/r_counter[0]_i_8__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.043 r  Button1/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    Button1/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  Button1/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.160    Button1/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  Button1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    Button1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  Button1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.394    Button1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  Button1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.511    Button1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  Button1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    Button1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  Button1/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.745    Button1/r_counter_reg[24]_i_1__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.984 r  Button1/r_counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.984    Button1/r_counter_reg[28]_i_1__0_n_5
    SLICE_X2Y11          FDCE                                         r  Button1/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516    14.857    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  Button1/r_counter_reg[30]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.109    15.205    Button1/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 Button1/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button1/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 2.928ns (50.444%)  route 2.876ns (49.556%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  Button1/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 f  Button1/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.863     6.540    Button1/r_counter_reg[8]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.152     6.692 r  Button1/r_counter[0]_i_14__0/O
                         net (fo=1, routed)           0.828     7.520    Button1/r_counter[0]_i_14__0_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.354     7.874 r  Button1/r_counter[0]_i_13__0/O
                         net (fo=1, routed)           0.614     8.488    Button1/r_counter[0]_i_13__0_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.814 f  Button1/r_counter[0]_i_12__0/O
                         net (fo=26, routed)          0.572     9.386    Button1/r_buttonState113_out
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.510 r  Button1/r_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.510    Button1/r_counter[0]_i_8__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.043 r  Button1/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    Button1/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  Button1/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.160    Button1/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  Button1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    Button1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  Button1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.394    Button1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  Button1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.511    Button1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  Button1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    Button1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.745 r  Button1/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.745    Button1/r_counter_reg[24]_i_1__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.964 r  Button1/r_counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.964    Button1/r_counter_reg[28]_i_1__0_n_7
    SLICE_X2Y11          FDCE                                         r  Button1/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516    14.857    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  Button1/r_counter_reg[28]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.109    15.205    Button1/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 Button1/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button1/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.915ns (50.333%)  route 2.876ns (49.667%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  Button1/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 f  Button1/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.863     6.540    Button1/r_counter_reg[8]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.152     6.692 r  Button1/r_counter[0]_i_14__0/O
                         net (fo=1, routed)           0.828     7.520    Button1/r_counter[0]_i_14__0_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.354     7.874 r  Button1/r_counter[0]_i_13__0/O
                         net (fo=1, routed)           0.614     8.488    Button1/r_counter[0]_i_13__0_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.814 f  Button1/r_counter[0]_i_12__0/O
                         net (fo=26, routed)          0.572     9.386    Button1/r_buttonState113_out
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.510 r  Button1/r_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.510    Button1/r_counter[0]_i_8__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.043 r  Button1/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    Button1/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  Button1/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.160    Button1/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  Button1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    Button1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  Button1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.394    Button1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  Button1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.511    Button1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  Button1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    Button1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.951 r  Button1/r_counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.951    Button1/r_counter_reg[24]_i_1__0_n_6
    SLICE_X2Y10          FDCE                                         r  Button1/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  Button1/r_counter_reg[25]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)        0.109    15.206    Button1/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 Button0/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button0/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.371ns (41.316%)  route 3.368ns (58.684%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button0/i_clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  Button0/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  Button0/r_counter_reg[9]/Q
                         net (fo=3, routed)           1.020     6.635    Button0/r_counter_reg[9]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.759 r  Button0/r_buttonState_i_9/O
                         net (fo=2, routed)           0.678     7.437    Button0/r_buttonState_i_9_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     7.561 r  Button0/r_counter[0]_i_11/O
                         net (fo=2, routed)           0.501     8.062    Button0/r_counter[0]_i_11_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  Button0/r_counter[0]_i_4/O
                         net (fo=21, routed)          1.169     9.355    Button0/r_buttonState117_out
    SLICE_X1Y2           LUT4 (Prop_lut4_I0_O)        0.124     9.479 r  Button0/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.479    Button0/r_counter[0]_i_6_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.880 r  Button0/r_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.880    Button0/r_counter_reg[0]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.994 r  Button0/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Button0/r_counter_reg[4]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Button0/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Button0/r_counter_reg[8]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Button0/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Button0/r_counter_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Button0/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Button0/r_counter_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Button0/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Button0/r_counter_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.564 r  Button0/r_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    Button0/r_counter_reg[24]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.898 r  Button0/r_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.898    Button0/r_counter_reg[28]_i_1_n_6
    SLICE_X1Y9           FDCE                                         r  Button0/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    Button0/i_clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  Button0/r_counter_reg[29]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDCE (Setup_fdce_C_D)        0.062    15.159    Button0/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 Button1/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button1/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.907ns (50.264%)  route 2.876ns (49.736%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  Button1/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 f  Button1/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.863     6.540    Button1/r_counter_reg[8]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.152     6.692 r  Button1/r_counter[0]_i_14__0/O
                         net (fo=1, routed)           0.828     7.520    Button1/r_counter[0]_i_14__0_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.354     7.874 r  Button1/r_counter[0]_i_13__0/O
                         net (fo=1, routed)           0.614     8.488    Button1/r_counter[0]_i_13__0_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.814 f  Button1/r_counter[0]_i_12__0/O
                         net (fo=26, routed)          0.572     9.386    Button1/r_buttonState113_out
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.510 r  Button1/r_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.510    Button1/r_counter[0]_i_8__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.043 r  Button1/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    Button1/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  Button1/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.160    Button1/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  Button1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    Button1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  Button1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.394    Button1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  Button1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.511    Button1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  Button1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    Button1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.943 r  Button1/r_counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.943    Button1/r_counter_reg[24]_i_1__0_n_4
    SLICE_X2Y10          FDCE                                         r  Button1/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  Button1/r_counter_reg[27]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)        0.109    15.206    Button1/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 Button0/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button0/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 2.350ns (41.100%)  route 3.368ns (58.900%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button0/i_clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  Button0/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  Button0/r_counter_reg[9]/Q
                         net (fo=3, routed)           1.020     6.635    Button0/r_counter_reg[9]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.759 r  Button0/r_buttonState_i_9/O
                         net (fo=2, routed)           0.678     7.437    Button0/r_buttonState_i_9_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     7.561 r  Button0/r_counter[0]_i_11/O
                         net (fo=2, routed)           0.501     8.062    Button0/r_counter[0]_i_11_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  Button0/r_counter[0]_i_4/O
                         net (fo=21, routed)          1.169     9.355    Button0/r_buttonState117_out
    SLICE_X1Y2           LUT4 (Prop_lut4_I0_O)        0.124     9.479 r  Button0/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.479    Button0/r_counter[0]_i_6_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.880 r  Button0/r_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.880    Button0/r_counter_reg[0]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.994 r  Button0/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Button0/r_counter_reg[4]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Button0/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Button0/r_counter_reg[8]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Button0/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Button0/r_counter_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Button0/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Button0/r_counter_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Button0/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Button0/r_counter_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.564 r  Button0/r_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    Button0/r_counter_reg[24]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.877 r  Button0/r_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.877    Button0/r_counter_reg[28]_i_1_n_4
    SLICE_X1Y9           FDCE                                         r  Button0/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    Button0/i_clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  Button0/r_counter_reg[31]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDCE (Setup_fdce_C_D)        0.062    15.159    Button0/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 Button1/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button1/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.831ns (49.602%)  route 2.876ns (50.398%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  Button1/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 f  Button1/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.863     6.540    Button1/r_counter_reg[8]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.152     6.692 r  Button1/r_counter[0]_i_14__0/O
                         net (fo=1, routed)           0.828     7.520    Button1/r_counter[0]_i_14__0_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.354     7.874 r  Button1/r_counter[0]_i_13__0/O
                         net (fo=1, routed)           0.614     8.488    Button1/r_counter[0]_i_13__0_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.326     8.814 f  Button1/r_counter[0]_i_12__0/O
                         net (fo=26, routed)          0.572     9.386    Button1/r_buttonState113_out
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.510 r  Button1/r_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     9.510    Button1/r_counter[0]_i_8__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.043 r  Button1/r_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    Button1/r_counter_reg[0]_i_2__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  Button1/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.160    Button1/r_counter_reg[4]_i_1__0_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  Button1/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.277    Button1/r_counter_reg[8]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  Button1/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.394    Button1/r_counter_reg[12]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.511 r  Button1/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.511    Button1/r_counter_reg[16]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.628 r  Button1/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.628    Button1/r_counter_reg[20]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.867 r  Button1/r_counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.867    Button1/r_counter_reg[24]_i_1__0_n_5
    SLICE_X2Y10          FDCE                                         r  Button1/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    Button1/i_clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  Button1/r_counter_reg[26]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)        0.109    15.206    Button1/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 Button0/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Button0/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 2.276ns (40.328%)  route 3.368ns (59.672%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.638     5.159    Button0/i_clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  Button0/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  Button0/r_counter_reg[9]/Q
                         net (fo=3, routed)           1.020     6.635    Button0/r_counter_reg[9]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.759 r  Button0/r_buttonState_i_9/O
                         net (fo=2, routed)           0.678     7.437    Button0/r_buttonState_i_9_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     7.561 r  Button0/r_counter[0]_i_11/O
                         net (fo=2, routed)           0.501     8.062    Button0/r_counter[0]_i_11_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  Button0/r_counter[0]_i_4/O
                         net (fo=21, routed)          1.169     9.355    Button0/r_buttonState117_out
    SLICE_X1Y2           LUT4 (Prop_lut4_I0_O)        0.124     9.479 r  Button0/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.479    Button0/r_counter[0]_i_6_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.880 r  Button0/r_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.880    Button0/r_counter_reg[0]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.994 r  Button0/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Button0/r_counter_reg[4]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Button0/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Button0/r_counter_reg[8]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Button0/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Button0/r_counter_reg[12]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Button0/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Button0/r_counter_reg[16]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Button0/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Button0/r_counter_reg[20]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.564 r  Button0/r_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    Button0/r_counter_reg[24]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.803 r  Button0/r_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.803    Button0/r_counter_reg[28]_i_1_n_5
    SLICE_X1Y9           FDCE                                         r  Button0/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    14.858    Button0/i_clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  Button0/r_counter_reg[30]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDCE (Setup_fdce_C_D)        0.062    15.159    Button0/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  4.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Prescaler_for_1MHz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prescaler_for_1MHz/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  Prescaler_for_1MHz/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.110     1.731    Prescaler_for_1MHz/r_counter[0]
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  Prescaler_for_1MHz/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.776    Prescaler_for_1MHz/r_counter_0[4]
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[4]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.121     1.613    Prescaler_for_1MHz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Prescaler_for_1MHz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prescaler_for_1MHz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  Prescaler_for_1MHz/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.112     1.733    Prescaler_for_1MHz/r_counter[0]
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  Prescaler_for_1MHz/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    Prescaler_for_1MHz/r_counter_0[1]
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.120     1.612    Prescaler_for_1MHz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_light_button/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_light_button/FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.933%)  route 0.092ns (33.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    FSM_light_button/i_clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_light_button/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=7, routed)           0.092     1.709    FSM_light_button/FSM_onehot_cur_state_reg_n_0_[4]
    SLICE_X4Y3           LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  FSM_light_button/FSM_onehot_cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.754    FSM_light_button/FSM_onehot_cur_state[3]_i_1_n_0
    SLICE_X4Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    FSM_light_button/i_clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.092     1.581    FSM_light_button/FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FSM_light_button/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_light_button/FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.918%)  route 0.096ns (34.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    FSM_light_button/i_clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_light_button/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=7, routed)           0.096     1.713    FSM_light_button/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y3           LUT5 (Prop_lut5_I1_O)        0.045     1.758 r  FSM_light_button/FSM_onehot_cur_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.758    FSM_light_button/FSM_onehot_cur_state[4]_i_1_n_0
    SLICE_X5Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    FSM_light_button/i_clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.092     1.581    FSM_light_button/FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Prescaler_for_1MHz/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prescaler_for_1MHz/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164     1.643 r  Prescaler_for_1MHz/r_counter_reg[5]/Q
                         net (fo=4, routed)           0.073     1.716    Prescaler_for_1MHz/r_counter[5]
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  Prescaler_for_1MHz/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.761    Prescaler_for_1MHz/r_clk_i_1_n_0
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_clk_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.091     1.583    Prescaler_for_1MHz/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Button0/r_buttonState_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_light_button/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.928%)  route 0.159ns (46.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.478    Button0/i_clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  Button0/r_buttonState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  Button0/r_buttonState_reg/Q
                         net (fo=6, routed)           0.159     1.778    FSM_light_button/w_button0
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  FSM_light_button/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    FSM_light_button/FSM_onehot_cur_state[2]_i_1_n_0
    SLICE_X4Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    FSM_light_button/i_clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.091     1.604    FSM_light_button/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Prescaler_for_1MHz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prescaler_for_1MHz/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.213ns (62.589%)  route 0.127ns (37.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164     1.643 r  Prescaler_for_1MHz/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.127     1.770    Prescaler_for_1MHz/r_counter[1]
    SLICE_X3Y1           LUT4 (Prop_lut4_I3_O)        0.049     1.819 r  Prescaler_for_1MHz/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    Prescaler_for_1MHz/r_counter_0[3]
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.107     1.599    Prescaler_for_1MHz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Prescaler_for_1MHz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prescaler_for_1MHz/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.144%)  route 0.127ns (37.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164     1.643 r  Prescaler_for_1MHz/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.127     1.770    Prescaler_for_1MHz/r_counter[1]
    SLICE_X3Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.815 r  Prescaler_for_1MHz/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Prescaler_for_1MHz/r_counter_0[2]
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[2]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.092     1.584    Prescaler_for_1MHz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_light_button/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_light_button/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.060%)  route 0.146ns (43.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    FSM_light_button/i_clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_light_button/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.146     1.763    FSM_light_button/Q[0]
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  FSM_light_button/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    FSM_light_button/FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X5Y3           FDPE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    FSM_light_button/i_clk_IBUF_BUFG
    SLICE_X5Y3           FDPE                                         r  FSM_light_button/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y3           FDPE (Hold_fdpe_C_D)         0.091     1.567    FSM_light_button/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Prescaler_for_1MHz/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prescaler_for_1MHz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.479    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  Prescaler_for_1MHz/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.194     1.814    Prescaler_for_1MHz/r_counter[2]
    SLICE_X2Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  Prescaler_for_1MHz/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    Prescaler_for_1MHz/r_counter_0[5]
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     1.994    Prescaler_for_1MHz/i_clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  Prescaler_for_1MHz/r_counter_reg[5]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.121     1.613    Prescaler_for_1MHz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     Button0/r_buttonState_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     Button0/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     Button0/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     Button0/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     Button0/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     Button0/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     Button0/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     Button0/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     Button0/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     Button0/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     Button0/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     Button0/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     Button0/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     Button0/r_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     Button0/r_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     Button0/r_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     Button0/r_counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     Button1/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     Button1/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     Button0/r_buttonState_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     Button0/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Button0/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Button0/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     Button0/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     Button0/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     Button0/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     Button0/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     Button0/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     Button0/r_counter_reg[4]/C



