//////////////////////////////////////////////////////////////////////
// (C) Copyright 1993-2003 Faraday Technology Corp. All Rights Reserved.
// 
// FTC Verilog Simulation Library
//   Cell Library            : fsc0l_d
//   Library Release Version : 2009Q2v3.0
//   Date                    : Tue Apr 14 17:16:51 CST 2009 
//////////////////////////////////////////////////////////////////////
//
//   Note : This library uses delayed signals to support negative
//          timing checks.
//          Please add command-line options
//             "+neg_tchk" and "+nowarnNTCDSN" when runnning simulation with Verilog-XL
//             "+neg_tchk" when runnning simulation with NC-verilog
//          to support negative timing checks.
//
//////////////////////////////////////////////////////////////////////

`timescale 10ps / 1ps

//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1CLD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (11.25:11.25:11.25, 14.99:14.99:14.99);
      (B1 *> O) = (8.29:8.29:8.29, 5.02:5.02:5.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1ELD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.36:10.36:10.36, 13.77:13.77:13.77);
      (B1 *> O) = (18.69:18.69:18.69, 16.28:16.28:16.28);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1HLD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.09:10.09:10.09, 14.98:14.98:14.98);
      (B1 *> O) = (19.86:19.86:19.86, 18.11:18.11:18.11);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1KLD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.05:10.05:10.05, 14.94:14.94:14.94);
      (B1 *> O) = (20.48:20.48:20.48, 19.44:19.44:19.44);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2CLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (11.41:11.41:11.41, 13.90:13.90:13.90);
      (I2 *> O) = (11.68:11.68:11.68, 15.40:15.40:15.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2ELD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.54:10.54:10.54, 13.79:13.79:13.79);
      (I2 *> O) = (10.82:10.82:10.82, 15.31:15.31:15.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2HLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.26:9.26:9.26, 12.44:12.44:12.44);
      (I2 *> O) = (9.52:9.52:9.52, 13.87:13.87:13.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2KLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (12.53:12.53:12.53, 14.81:14.81:14.81);
      (I2 *> O) = (13.10:13.10:13.10, 16.31:16.31:16.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1CLD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (14.25:14.25:14.25, 16.21:16.21:16.21);
      (I2 *> O) = (14.60:14.60:14.60, 17.79:17.79:17.79);
      (B1 *> O) = (21.87:21.87:21.87, 17.86:17.86:17.86);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1ELD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (12.19:12.19:12.19, 15.21:15.21:15.21);
      (I2 *> O) = (12.54:12.54:12.54, 16.93:16.93:16.93);
      (B1 *> O) = (21.13:21.13:21.13, 17.62:17.62:17.62);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1HLD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (14.02:14.02:14.02, 13.69:13.69:13.69);
      (I2 *> O) = (14.36:14.36:14.36, 14.79:14.79:14.79);
      (B1 *> O) = (21.82:21.82:21.82, 16.65:16.65:16.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2BLD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (14.51:14.51:14.51, 17.86:17.86:17.86);
      (B1 *> O) = (13.64:13.64:13.64, 5.79:5.79:5.79);
      (B2 *> O) = (15.10:15.10:15.10, 6.19:6.19:6.19);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2ELD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.44:13.44:13.44, 16.41:16.41:16.41);
      (B1 *> O) = (21.33:21.33:21.33, 17.57:17.57:17.57);
      (B2 *> O) = (23.90:23.90:23.90, 20.06:20.06:20.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2HLD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (14.05:14.05:14.05, 17.30:17.30:17.30);
      (B1 *> O) = (20.02:20.02:20.02, 18.67:18.67:18.67);
      (B2 *> O) = (22.17:22.17:22.17, 20.92:20.92:20.92);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3CLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.12:13.12:13.12, 15.55:15.55:15.55);
      (I2 *> O) = (13.95:13.95:13.95, 17.69:17.69:17.69);
      (I3 *> O) = (14.28:14.28:14.28, 19.37:19.37:19.37);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3ELD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (11.06:11.06:11.06, 14.55:14.55:14.55);
      (I2 *> O) = (11.78:11.78:11.78, 16.69:16.69:16.69);
      (I3 *> O) = (12.10:12.10:12.10, 18.49:18.49:18.49);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3HLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (12.11:12.11:12.11, 14.90:14.90:14.90);
      (I2 *> O) = (12.80:12.80:12.80, 16.59:16.59:16.59);
      (I3 *> O) = (13.11:13.11:13.11, 18.02:18.02:18.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1BLD(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (15.26:15.26:15.26, 19.94:19.94:19.94);
      (I2 *> O) = (16.08:16.08:16.08, 22.49:22.49:22.49);
      (I3 *> O) = (16.41:16.41:16.41, 24.53:24.53:24.53);
      (B1 *> O) = (9.16:9.16:9.16, 4.75:4.75:4.75);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1ELD(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (12.80:12.80:12.80, 18.27:18.27:18.27);
      (I2 *> O) = (13.59:13.59:13.59, 20.63:20.63:20.63);
      (I3 *> O) = (13.90:13.90:13.90, 22.54:22.54:22.54);
      (B1 *> O) = (7.25:7.25:7.25, 3.98:3.98:3.98);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1HLD(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (16.42:16.42:16.42, 21.37:21.37:21.37);
      (I2 *> O) = (17.19:17.19:17.19, 23.17:23.17:23.17);
      (I3 *> O) = (17.50:17.50:17.50, 24.64:24.64:24.64);
      (B1 *> O) = (6.99:6.99:6.99, 3.75:3.75:3.75);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4CLD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (15.64:15.64:15.64, 17.54:17.54:17.54);
      (I2 *> O) = (15.91:15.91:15.91, 19.12:19.12:19.12);
      (I3 *> O) = (13.98:13.98:13.98, 17.11:17.11:17.11);
      (I4 *> O) = (14.24:14.24:14.24, 18.69:18.69:18.69);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4ELD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.71:13.71:13.71, 20.70:20.70:20.70);
      (I2 *> O) = (13.98:13.98:13.98, 22.61:22.61:22.61);
      (I3 *> O) = (11.53:11.53:11.53, 18.95:18.95:18.95);
      (I4 *> O) = (11.80:11.80:11.80, 20.85:20.85:20.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4HLD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (14.76:14.76:14.76, 23.50:23.50:23.50);
      (I2 *> O) = (15.01:15.01:15.01, 25.28:25.28:25.28);
      (I3 *> O) = (12.36:12.36:12.36, 21.39:21.39:21.39);
      (I4 *> O) = (12.61:12.61:12.61, 23.17:23.17:23.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ANTLD(A);
  input A;

//Function Block

//Specify Block

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112CLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (12.61:12.61:12.61, 17.62:17.62:17.62);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (12.63:12.63:12.63, 20.51:20.51:20.51);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (13.33:13.33:13.33, 23.19:23.19:23.19);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (11.29:11.29:11.29, 15.17:15.17:15.17);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (11.29:11.29:11.29, 16.98:16.98:16.98);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (11.98:11.98:11.98, 19.70:19.70:19.70);
      (C1 *> O) = (13.43:13.43:13.43, 23.44:23.44:23.44);
      (C2 *> O) = (13.69:13.69:13.69, 25.86:25.86:25.86);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112ELD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (11.88:11.88:11.88, 20.18:20.18:20.18);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (11.91:11.91:11.91, 23.35:23.35:23.35);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (12.53:12.53:12.53, 26.62:26.62:26.62);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (10.73:10.73:10.73, 17.75:17.75:17.75);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (10.73:10.73:10.73, 19.83:19.83:19.83);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (11.35:11.35:11.35, 23.12:23.12:23.12);
      (C1 *> O) = (12.05:12.05:12.05, 26.42:26.42:26.42);
      (C2 *> O) = (12.30:12.30:12.30, 29.35:29.35:29.35);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112HLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (13.21:13.21:13.21, 24.78:24.78:24.78);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (13.23:13.23:13.23, 28.83:28.83:28.83);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (13.70:13.70:13.70, 32.30:32.30:32.30);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (12.04:12.04:12.04, 22.39:22.39:22.39);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (12.05:12.05:12.05, 25.35:25.35:25.35);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (12.51:12.51:12.51, 28.84:28.84:28.84);
      (C1 *> O) = (12.66:12.66:12.66, 32.04:32.04:32.04);
      (C2 *> O) = (12.91:12.91:12.91, 35.09:35.09:35.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112KLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (15.66:15.66:15.66, 35.74:35.74:35.74);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (15.69:15.69:15.69, 41.77:41.77:41.77);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (16.04:16.04:16.04, 45.75:45.75:45.75);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (14.64:14.64:14.64, 33.37:33.37:33.37);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (14.64:14.64:14.64, 38.31:38.31:38.31);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (15.00:15.00:15.00, 42.31:42.31:42.31);
      (C1 *> O) = (14.76:14.76:14.76, 45.17:45.17:45.17);
      (C2 *> O) = (15.01:15.01:15.01, 48.59:48.59:48.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12CLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (13.79:13.79:13.79, 15.46:15.46:15.46);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (13.15:13.15:13.15, 17.96:17.96:17.96);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (13.86:13.86:13.86, 20.05:20.05:20.05);
      (B1 *> O) = (11.16:11.16:11.16, 15.32:15.32:15.32);
      (B2 *> O) = (11.44:11.44:11.44, 17.23:17.23:17.23);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12ELD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (11.17:11.17:11.17, 15.47:15.47:15.47);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.60:10.60:10.60, 19.49:19.49:19.49);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.34:11.34:11.34, 19.93:19.93:19.93);
      (B1 *> O) = (9.79:9.79:9.79, 17.13:17.13:17.13);
      (B2 *> O) = (10.17:10.17:10.17, 17.39:17.39:17.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12HLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (12.20:12.20:12.20, 17.64:17.64:17.64);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (11.70:11.70:11.70, 21.12:21.12:21.12);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (12.17:12.17:12.17, 23.60:23.60:23.60);
      (B1 *> O) = (10.17:10.17:10.17, 18.83:18.83:18.83);
      (B2 *> O) = (10.43:10.43:10.43, 21.05:21.05:21.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12KLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (13.29:13.29:13.29, 23.47:23.47:23.47);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (12.88:12.88:12.88, 28.69:28.69:28.69);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (13.20:13.20:13.20, 31.19:31.19:31.19);
      (B1 *> O) = (12.88:12.88:12.88, 26.41:26.41:26.41);
      (B2 *> O) = (13.13:13.13:13.13, 28.58:28.58:28.58);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13CLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (10.67:10.67:10.67, 11.20:11.20:11.20);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (10.68:10.68:10.68, 12.10:12.10:12.10);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (10.68:10.68:10.68, 12.10:12.10:12.10);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (10.69:10.69:10.69, 14.63:14.63:14.63);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (11.67:11.67:11.67, 14.52:14.52:14.52);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (11.69:11.69:11.69, 17.97:17.97:17.97);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (12.25:12.25:12.25, 20.78:20.78:20.78);
      (B1 *> O) = (12.15:12.15:12.15, 19.11:19.11:19.11);
      (B2 *> O) = (12.91:12.91:12.91, 22.34:22.34:22.34);
      (B3 *> O) = (13.21:13.21:13.21, 24.87:24.87:24.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13ELD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (8.98:8.98:8.98, 12.19:12.19:12.19);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (8.99:8.99:8.99, 13.04:13.04:13.04);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (8.99:8.99:8.99, 13.04:13.04:13.04);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (9.00:9.00:9.00, 15.44:15.44:15.44);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (9.64:9.64:9.64, 15.39:15.39:15.39);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (9.65:9.65:9.65, 18.51:18.51:18.51);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (9.97:9.97:9.97, 21.10:21.10:21.10);
      (B1 *> O) = (12.36:12.36:12.36, 19.60:19.60:19.60);
      (B2 *> O) = (13.12:13.12:13.12, 22.52:22.52:22.52);
      (B3 *> O) = (13.42:13.42:13.42, 24.84:24.84:24.84);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13HLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (9.76:9.76:9.76, 14.76:14.76:14.76);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (9.76:9.76:9.76, 15.89:15.89:15.89);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (9.76:9.76:9.76, 15.89:15.89:15.89);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (9.77:9.77:9.77, 19.16:19.16:19.16);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (10.25:10.25:10.25, 18.25:18.25:18.25);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (10.26:10.26:10.26, 22.24:22.24:22.24);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (10.40:10.40:10.40, 24.86:24.86:24.86);
      (B1 *> O) = (13.49:13.49:13.49, 23.38:23.38:23.38);
      (B2 *> O) = (14.24:14.24:14.24, 26.25:26.25:26.25);
      (B3 *> O) = (14.54:14.54:14.54, 28.57:28.57:28.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13KLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (11.51:11.51:11.51, 17.86:17.86:17.86);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (11.52:11.52:11.52, 19.69:19.69:19.69);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (11.52:11.52:11.52, 19.69:19.69:19.69);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (11.53:11.53:11.53, 25.03:25.03:25.03);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (11.85:11.85:11.85, 21.63:21.63:21.63);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (11.86:11.86:11.86, 27.70:27.70:27.70);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (11.92:11.92:11.92, 29.99:29.99:29.99);
      (B1 *> O) = (17.95:17.95:17.95, 29.19:29.19:29.19);
      (B2 *> O) = (18.71:18.71:18.71, 31.61:31.61:31.61);
      (B3 *> O) = (19.00:19.00:19.00, 33.61:33.61:33.61);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO2222BLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.48:15.48:15.48, 14.90:14.90:14.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (15.48:15.48:15.48, 14.90:14.90:14.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.48:15.48:15.48, 14.90:14.90:14.90);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.49:15.49:15.49, 14.90:14.90:14.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (15.48:15.48:15.48, 14.90:14.90:14.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.48:15.48:15.48, 14.90:14.90:14.90);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.49:15.49:15.49, 14.90:14.90:14.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (15.48:15.48:15.48, 14.90:14.90:14.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.48:15.48:15.48, 14.90:14.90:14.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.50:15.50:15.50, 18.12:18.12:18.12);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.94:16.94:16.94, 21.91:21.91:21.91);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.77:15.77:15.77, 16.23:16.23:16.23);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (15.76:15.76:15.76, 16.23:16.23:16.23);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.76:15.76:15.76, 16.23:16.23:16.23);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.76:15.76:15.76, 16.23:16.23:16.23);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (15.76:15.76:15.76, 16.23:16.23:16.23);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.76:15.76:15.76, 16.23:16.23:16.23);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.76:15.76:15.76, 16.23:16.23:16.23);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (15.76:15.76:15.76, 16.23:16.23:16.23);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.76:15.76:15.76, 16.23:16.23:16.23);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.78:15.78:15.78, 19.95:19.95:19.95);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.22:17.22:17.22, 23.71:23.71:23.71);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.89:21.89:21.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.90:21.90:21.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.90:21.90:21.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (18.26:18.26:18.26, 18.75:18.75:18.75);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (17.57:17.57:17.57, 21.90:21.90:21.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.32:18.32:18.32, 23.97:23.97:23.97);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (19.30:19.30:19.30, 27.47:27.47:27.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (19.30:19.30:19.30, 27.47:27.47:27.47);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (19.30:19.30:19.30, 27.47:27.47:27.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (19.29:19.29:19.29, 27.47:27.47:27.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (19.29:19.29:19.29, 27.47:27.47:27.47);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (19.30:19.30:19.30, 27.47:27.47:27.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (19.30:19.30:19.30, 27.47:27.47:27.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (19.30:19.30:19.30, 27.47:27.47:27.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (19.23:19.23:19.23, 21.40:21.40:21.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.54:18.54:18.54, 25.41:25.41:25.41);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (19.29:19.29:19.29, 27.47:27.47:27.47);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (19.20:19.20:19.20, 17.68:17.68:17.68);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (19.19:19.19:19.19, 17.71:17.71:17.71);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (19.19:19.19:19.19, 17.71:17.71:17.71);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (19.19:19.19:19.19, 17.69:17.69:17.69);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (19.19:19.19:19.19, 17.71:17.71:17.71);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (19.19:19.19:19.19, 17.71:17.71:17.71);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (19.19:19.19:19.19, 17.69:17.69:17.69);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (19.19:19.19:19.19, 17.71:17.71:17.71);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (19.19:19.19:19.19, 17.71:17.71:17.71);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (19.22:19.22:19.22, 21.70:21.70:21.70);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (19.21:19.21:19.21, 21.72:21.72:21.72);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (19.21:19.21:19.21, 21.72:21.72:21.72);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (19.21:19.21:19.21, 21.71:21.71:21.71);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (19.20:19.20:19.20, 21.73:21.73:21.73);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (19.21:19.21:19.21, 21.73:21.73:21.73);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (19.21:19.21:19.21, 21.71:21.71:21.71);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (19.21:19.21:19.21, 21.73:21.73:21.73);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (19.20:19.20:19.20, 21.73:21.73:21.73);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (20.71:20.71:20.71, 25.46:25.46:25.46);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (20.70:20.70:20.70, 25.49:25.49:25.49);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (20.70:20.70:20.70, 25.49:25.49:25.49);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (20.70:20.70:20.70, 25.48:25.48:25.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (20.69:20.69:20.69, 25.50:25.50:25.50);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (20.69:20.69:20.69, 25.50:25.50:25.50);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (20.70:20.70:20.70, 25.47:25.47:25.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (20.69:20.69:20.69, 25.50:25.50:25.50);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (20.69:20.69:20.69, 25.50:25.50:25.50);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (19.47:19.47:19.47, 19.00:19.00:19.00);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (19.46:19.46:19.46, 19.03:19.03:19.03);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (19.46:19.46:19.46, 19.03:19.03:19.03);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (19.47:19.47:19.47, 19.01:19.01:19.01);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (19.46:19.46:19.46, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (19.46:19.46:19.46, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (19.47:19.47:19.47, 19.01:19.01:19.01);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (19.46:19.46:19.46, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (19.46:19.46:19.46, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (19.49:19.49:19.49, 23.51:23.51:23.51);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (19.48:19.48:19.48, 23.54:23.54:23.54);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (19.48:19.48:19.48, 23.54:23.54:23.54);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (19.48:19.48:19.48, 23.53:23.53:23.53);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (19.47:19.47:19.47, 23.55:23.55:23.55);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (19.47:19.47:19.47, 23.55:23.55:23.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (19.48:19.48:19.48, 23.53:23.53:23.53);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (19.47:19.47:19.47, 23.55:23.55:23.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (19.47:19.47:19.47, 23.55:23.55:23.55);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (20.98:20.98:20.98, 27.25:27.25:27.25);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (20.97:20.97:20.97, 27.28:27.28:27.28);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (20.97:20.97:20.97, 27.28:27.28:27.28);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (20.97:20.97:20.97, 27.27:27.27:27.27);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (20.96:20.96:20.96, 27.29:27.29:27.29);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (20.96:20.96:20.96, 27.29:27.29:27.29);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (20.97:20.97:20.97, 27.26:27.26:27.26);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (20.96:20.96:20.96, 27.29:27.29:27.29);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (20.96:20.96:20.96, 27.29:27.29:27.29);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (22.00:22.00:22.00, 21.44:21.44:21.44);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.99:21.99:21.99, 21.47:21.47:21.47);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.99:21.99:21.99, 21.46:21.46:21.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (21.99:21.99:21.99, 21.45:21.45:21.45);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (21.98:21.98:21.98, 21.47:21.47:21.47);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (21.98:21.98:21.98, 21.47:21.47:21.47);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (21.99:21.99:21.99, 21.45:21.45:21.45);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.98:21.98:21.98, 21.47:21.47:21.47);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.98:21.98:21.98, 21.47:21.47:21.47);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (21.34:21.34:21.34, 25.30:25.30:25.30);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.33:21.33:21.33, 25.32:25.32:25.32);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.33:21.33:21.33, 25.32:25.32:25.32);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (21.33:21.33:21.33, 25.31:25.31:25.31);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (21.32:21.32:21.32, 25.33:25.33:25.33);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (21.32:21.32:21.32, 25.33:25.33:25.33);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (21.33:21.33:21.33, 25.31:25.31:25.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.32:21.32:21.32, 25.33:25.33:25.33);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.32:21.32:21.32, 25.33:25.33:25.33);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (22.12:22.12:22.12, 27.38:27.38:27.38);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (22.11:22.11:22.11, 27.41:27.41:27.41);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (22.11:22.11:22.11, 27.41:27.41:27.41);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (22.11:22.11:22.11, 27.39:27.39:27.39);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (22.10:22.10:22.10, 27.42:27.42:27.42);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (22.10:22.10:22.10, 27.42:27.42:27.42);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (22.11:22.11:22.11, 27.39:27.39:27.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (22.10:22.10:22.10, 27.42:27.42:27.42);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (22.10:22.10:22.10, 27.41:27.41:27.41);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (22.94:22.94:22.94, 24.06:24.06:24.06);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (22.93:22.93:22.93, 24.09:24.09:24.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (22.93:22.93:22.93, 24.08:24.08:24.08);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (22.94:22.94:22.94, 24.07:24.07:24.07);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (22.93:22.93:22.93, 24.09:24.09:24.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (22.93:22.93:22.93, 24.09:24.09:24.09);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (22.94:22.94:22.94, 24.07:24.07:24.07);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (22.93:22.93:22.93, 24.09:24.09:24.09);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (22.93:22.93:22.93, 24.09:24.09:24.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (22.28:22.28:22.28, 28.78:28.78:28.78);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (22.28:22.28:22.28, 28.80:28.80:28.80);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (22.28:22.28:22.28, 28.80:28.80:28.80);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (22.28:22.28:22.28, 28.79:28.79:28.79);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (22.27:22.27:22.27, 28.81:28.81:28.81);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (22.27:22.27:22.27, 28.81:28.81:28.81);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (22.28:22.28:22.28, 28.79:28.79:28.79);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (22.27:22.27:22.27, 28.81:28.81:28.81);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (22.27:22.27:22.27, 28.81:28.81:28.81);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (23.06:23.06:23.06, 30.85:30.85:30.85);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (23.05:23.05:23.05, 30.87:30.87:30.87);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (23.05:23.05:23.05, 30.87:30.87:30.87);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (23.06:23.06:23.06, 30.86:30.86:30.86);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (23.05:23.05:23.05, 30.88:30.88:30.88);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (23.05:23.05:23.05, 30.88:30.88:30.88);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (23.05:23.05:23.05, 30.86:30.86:30.86);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (23.05:23.05:23.05, 30.88:30.88:30.88);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (23.05:23.05:23.05, 30.88:30.88:30.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO2222CLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.42:13.42:13.42, 15.77:15.77:15.77);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.43:13.43:13.43, 19.33:19.33:19.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.64:14.64:14.64, 23.53:23.53:23.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.92:14.92:14.92, 25.66:25.66:25.66);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (14.92:14.92:14.92, 25.66:25.66:25.66);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.91:14.91:14.91, 25.66:25.66:25.66);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.92:14.92:14.92, 25.66:25.66:25.66);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (14.92:14.92:14.92, 25.66:25.66:25.66);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.91:14.91:14.91, 25.66:25.66:25.66);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.92:14.92:14.92, 25.66:25.66:25.66);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (14.91:14.91:14.91, 25.66:25.66:25.66);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.70:13.70:13.70, 17.35:17.35:17.35);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.71:13.71:13.71, 21.51:21.51:21.51);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.91:14.91:14.91, 25.66:25.66:25.66);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.61:19.61:19.61);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.76:15.76:15.76, 25.54:25.54:25.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.61:19.61:19.61);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.76:15.76:15.76, 25.54:25.54:25.54);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.61:19.61:19.61);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.75:15.75:15.75, 25.54:25.54:25.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.61:19.61:19.61);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.76:15.76:15.76, 25.54:25.54:25.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.60:19.60:19.60);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.76:15.76:15.76, 25.54:25.54:25.54);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.60:19.60:19.60);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.75:15.75:15.75, 25.54:25.54:25.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.60:19.60:19.60);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.76:15.76:15.76, 25.54:25.54:25.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.60:19.60:19.60);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.75:15.75:15.75, 25.54:25.54:25.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.66:15.66:15.66, 19.60:19.60:19.60);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (15.07:15.07:15.07, 23.08:23.08:23.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.75:15.75:15.75, 25.54:25.54:25.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.95:26.95:26.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.95:26.95:26.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.95:26.95:26.95);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.95:26.95:26.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.96:26.96:26.96);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.95:26.95:26.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.95:26.95:26.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.95:26.95:26.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.52:16.52:16.52, 22.53:22.53:22.53);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.93:15.93:15.93, 26.95:26.95:26.95);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.62:16.62:16.62, 29.39:29.39:29.39);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (16.42:16.42:16.42, 18.48:18.48:18.48);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (16.41:16.41:16.41, 18.50:18.50:18.50);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (16.41:16.41:16.41, 18.51:18.51:18.51);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (16.42:16.42:16.42, 18.49:18.49:18.49);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (16.40:16.40:16.40, 18.51:18.51:18.51);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (16.40:16.40:16.40, 18.51:18.51:18.51);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (16.42:16.42:16.42, 18.49:18.49:18.49);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (16.40:16.40:16.40, 18.51:18.51:18.51);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (16.40:16.40:16.40, 18.51:18.51:18.51);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (16.43:16.43:16.43, 22.82:22.82:22.82);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (16.42:16.42:16.42, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (16.42:16.42:16.42, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (16.43:16.43:16.43, 22.83:22.83:22.83);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (16.42:16.42:16.42, 22.85:22.85:22.85);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (16.41:16.41:16.41, 22.85:22.85:22.85);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (16.43:16.43:16.43, 22.83:22.83:22.83);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (16.41:16.41:16.41, 22.85:22.85:22.85);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (16.42:16.42:16.42, 22.85:22.85:22.85);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (17.71:17.71:17.71, 26.99:26.99:26.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (17.70:17.70:17.70, 27.02:27.02:27.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (17.70:17.70:17.70, 27.02:27.02:27.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (17.71:17.71:17.71, 27.00:27.00:27.00);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (17.69:17.69:17.69, 27.03:27.03:27.03);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (17.70:17.70:17.70, 27.03:27.03:27.03);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (17.71:17.71:17.71, 27.01:27.01:27.01);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (17.70:17.70:17.70, 27.03:27.03:27.03);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (17.69:17.69:17.69, 27.03:27.03:27.03);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (16.69:16.69:16.69, 20.05:20.05:20.05);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.68:16.68:16.68, 20.08:20.08:20.08);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.68:16.68:16.68, 20.08:20.08:20.08);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (16.68:16.68:16.68, 20.06:20.06:20.06);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.67:16.67:16.67, 20.09:20.09:20.09);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.67:16.67:16.67, 20.09:20.09:20.09);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (16.68:16.68:16.68, 20.06:20.06:20.06);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.67:16.67:16.67, 20.09:20.09:20.09);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.67:16.67:16.67, 20.09:20.09:20.09);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (16.71:16.71:16.71, 24.98:24.98:24.98);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.69:16.69:16.69, 25.01:25.01:25.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.69:16.69:16.69, 25.01:25.01:25.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (16.70:16.70:16.70, 24.99:24.99:24.99);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.69:16.69:16.69, 25.01:25.01:25.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.69:16.69:16.69, 25.01:25.01:25.01);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (16.70:16.70:16.70, 24.99:24.99:24.99);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.69:16.69:16.69, 25.01:25.01:25.01);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.68:16.68:16.68, 25.02:25.02:25.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (17.98:17.98:17.98, 29.12:29.12:29.12);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.97:17.97:17.97, 29.14:29.14:29.14);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.97:17.97:17.97, 29.14:29.14:29.14);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (17.98:17.98:17.98, 29.13:29.13:29.13);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (17.96:17.96:17.96, 29.15:29.15:29.15);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (17.96:17.96:17.96, 29.15:29.15:29.15);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (17.97:17.97:17.97, 29.13:29.13:29.13);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.96:17.96:17.96, 29.15:29.15:29.15);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.96:17.96:17.96, 29.15:29.15:29.15);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.67:18.67:18.67, 22.23:22.23:22.23);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.66:18.66:18.66, 22.25:22.25:22.25);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.66:18.66:18.66, 22.25:22.25:22.25);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (18.67:18.67:18.67, 22.23:22.23:22.23);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.66:18.66:18.66, 22.26:22.26:22.26);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.65:18.65:18.65, 22.26:22.26:22.26);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.67:18.67:18.67, 22.24:22.24:22.24);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.65:18.65:18.65, 22.26:22.26:22.26);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.65:18.65:18.65, 22.26:22.26:22.26);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.11:18.11:18.11, 26.38:26.38:26.38);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.10:18.10:18.10, 26.41:26.41:26.41);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.10:18.10:18.10, 26.40:26.40:26.40);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (18.11:18.11:18.11, 26.39:26.39:26.39);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.10:18.10:18.10, 26.41:26.41:26.41);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.10:18.10:18.10, 26.41:26.41:26.41);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.11:18.11:18.11, 26.39:26.39:26.39);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.10:18.10:18.10, 26.41:26.41:26.41);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.10:18.10:18.10, 26.41:26.41:26.41);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.84:18.84:18.84, 28.85:28.85:28.85);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.82:18.82:18.82, 28.87:28.87:28.87);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.83:18.83:18.83, 28.87:28.87:28.87);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (18.83:18.83:18.83, 28.86:28.86:28.86);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.82:18.82:18.82, 28.88:28.88:28.88);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.82:18.82:18.82, 28.88:28.88:28.88);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.83:18.83:18.83, 28.86:28.86:28.86);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.82:18.82:18.82, 28.88:28.88:28.88);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.82:18.82:18.82, 28.88:28.88:28.88);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (19.52:19.52:19.52, 25.12:25.12:25.12);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (19.50:19.50:19.50, 25.15:25.15:25.15);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (19.51:19.51:19.51, 25.15:25.15:25.15);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (19.51:19.51:19.51, 25.14:25.14:25.14);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (19.50:19.50:19.50, 25.16:25.16:25.16);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (19.50:19.50:19.50, 25.16:25.16:25.16);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (19.51:19.51:19.51, 25.14:25.14:25.14);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (19.50:19.50:19.50, 25.16:25.16:25.16);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (19.50:19.50:19.50, 25.16:25.16:25.16);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (18.96:18.96:18.96, 30.22:30.22:30.22);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (18.94:18.94:18.94, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (18.95:18.95:18.95, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (18.95:18.95:18.95, 30.23:30.23:30.23);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (18.94:18.94:18.94, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (18.93:18.93:18.93, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (18.95:18.95:18.95, 30.23:30.23:30.23);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (18.94:18.94:18.94, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (18.93:18.93:18.93, 30.25:30.25:30.25);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (19.68:19.68:19.68, 32.67:32.67:32.67);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (19.67:19.67:19.67, 32.70:32.70:32.70);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (19.67:19.67:19.67, 32.69:32.69:32.69);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (19.67:19.67:19.67, 32.68:32.68:32.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (19.66:19.66:19.66, 32.70:32.70:32.70);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (19.66:19.66:19.66, 32.70:32.70:32.70);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (19.67:19.67:19.67, 32.68:32.68:32.68);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (19.66:19.66:19.66, 32.70:32.70:32.70);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (19.66:19.66:19.66, 32.70:32.70:32.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO2222ELD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.53:18.53:18.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.36:14.36:14.36, 22.01:22.01:22.01);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.53:18.53:18.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.35:14.35:14.35, 22.01:22.01:22.01);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.52:18.52:18.52);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.35:14.35:14.35, 22.01:22.01:22.01);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.52:18.52:18.52);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.35:14.35:14.35, 22.01:22.01:22.01);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.53:18.53:18.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.35:14.35:14.35, 22.01:22.01:22.01);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.53:18.53:18.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.35:14.35:14.35, 22.01:22.01:22.01);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.53:18.53:18.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.35:14.35:14.35, 22.01:22.01:22.01);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.53:18.53:18.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.35:14.35:14.35, 22.01:22.01:22.01);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (13.35:13.35:13.35, 15.00:15.00:15.00);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.37:13.37:13.37, 18.53:18.53:18.53);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.35:14.35:14.35, 22.01:22.01:22.01);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.55:20.55:20.55);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.55:20.55:20.55);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.55:20.55:20.55);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.55:20.55:20.55);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.55:20.55:20.55);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.55:20.55:20.55);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.55:20.55:20.55);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.55:20.55:20.55);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (13.62:13.62:13.62, 16.47:16.47:16.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.63:13.63:13.63, 20.54:20.54:20.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (14.62:14.62:14.62, 23.98:23.98:23.98);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.48:15.48:15.48, 18.49:18.49:18.49);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 18.49:18.49:18.49);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 18.49:18.49:18.49);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.48:15.48:15.48, 18.49:18.49:18.49);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 18.49:18.49:18.49);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 18.49:18.49:18.49);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.48:15.48:15.48, 18.49:18.49:18.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 18.49:18.49:18.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 18.49:18.49:18.49);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (14.92:14.92:14.92, 21.90:21.90:21.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.55:15.55:15.55, 24.18:24.18:24.18);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.89:20.89:20.89);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.06:25.06:25.06);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.33:27.33:27.33);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.89:20.89:20.89);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.07:25.07:25.07);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.32:27.32:27.32);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.89:20.89:20.89);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.07:25.07:25.07);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.32:27.32:27.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.89:20.89:20.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.06:25.06:25.06);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.33:27.33:27.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.88:20.88:20.88);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.07:25.07:25.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.33:27.33:27.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.88:20.88:20.88);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.07:25.07:25.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.32:27.32:27.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.88:20.88:20.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.07:25.07:25.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.32:27.32:27.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.88:20.88:20.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.07:25.07:25.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.32:27.32:27.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (16.16:16.16:16.16, 20.88:20.88:20.88);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.60:15.60:15.60, 25.06:25.06:25.06);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (16.23:16.23:16.23, 27.32:27.32:27.32);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (15.86:15.86:15.86, 16.10:16.10:16.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (15.84:15.84:15.84, 16.12:16.12:16.12);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (15.84:15.84:15.84, 16.12:16.12:16.12);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (15.85:15.85:15.85, 16.10:16.10:16.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (15.83:15.83:15.83, 16.13:16.13:16.13);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (15.83:15.83:15.83, 16.13:16.13:16.13);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (15.85:15.85:15.85, 16.10:16.10:16.10);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (15.83:15.83:15.83, 16.13:16.13:16.13);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (15.83:15.83:15.83, 16.13:16.13:16.13);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (15.88:15.88:15.88, 19.85:19.85:19.85);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (15.86:15.86:15.86, 19.88:19.88:19.88);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (15.86:15.86:15.86, 19.88:19.88:19.88);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (15.86:15.86:15.86, 19.86:19.86:19.86);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (15.85:15.85:15.85, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (15.85:15.85:15.85, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (15.86:15.86:15.86, 19.86:19.86:19.86);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (15.85:15.85:15.85, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (15.85:15.85:15.85, 19.89:19.89:19.89);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (16.94:16.94:16.94, 23.20:23.20:23.20);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (16.92:16.92:16.92, 23.22:23.22:23.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (16.92:16.92:16.92, 23.22:23.22:23.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (16.93:16.93:16.93, 23.21:23.21:23.21);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (16.91:16.91:16.91, 23.23:23.23:23.23);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (16.91:16.91:16.91, 23.23:23.23:23.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (16.93:16.93:16.93, 23.20:23.20:23.20);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (16.91:16.91:16.91, 23.23:23.23:23.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (16.91:16.91:16.91, 23.23:23.23:23.23);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (16.12:16.12:16.12, 17.57:17.57:17.57);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.11:16.11:16.11, 17.60:17.60:17.60);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.11:16.11:16.11, 17.60:17.60:17.60);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (16.11:16.11:16.11, 17.58:17.58:17.58);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.10:16.10:16.10, 17.61:17.61:17.61);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.10:16.10:16.10, 17.61:17.61:17.61);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (16.12:16.12:16.12, 17.58:17.58:17.58);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.10:16.10:16.10, 17.61:17.61:17.61);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.10:16.10:16.10, 17.61:17.61:17.61);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (16.14:16.14:16.14, 21.89:21.89:21.89);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.12:16.12:16.12, 21.91:21.91:21.91);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.12:16.12:16.12, 21.91:21.91:21.91);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (16.13:16.13:16.13, 21.90:21.90:21.90);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.11:16.11:16.11, 21.92:21.92:21.92);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.11:16.11:16.11, 21.92:21.92:21.92);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (16.13:16.13:16.13, 21.89:21.89:21.89);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.12:16.12:16.12, 21.92:21.92:21.92);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.11:16.11:16.11, 21.92:21.92:21.92);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (17.20:17.20:17.20, 25.19:25.19:25.19);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.19:17.19:17.19, 25.22:25.22:25.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.18:17.18:17.18, 25.22:25.22:25.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (17.19:17.19:17.19, 25.20:25.20:25.20);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (17.18:17.18:17.18, 25.22:25.22:25.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (17.18:17.18:17.18, 25.22:25.22:25.22);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (17.19:17.19:17.19, 25.20:25.20:25.20);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.18:17.18:17.18, 25.22:25.22:25.22);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.18:17.18:17.18, 25.22:25.22:25.22);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.78:18.78:18.78, 19.58:19.58:19.58);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.76:18.76:18.76, 19.61:19.61:19.61);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.76:18.76:18.76, 19.61:19.61:19.61);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (18.77:18.77:18.77, 19.59:19.59:19.59);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.75:18.75:18.75, 19.61:19.61:19.61);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.75:18.75:18.75, 19.61:19.61:19.61);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.77:18.77:18.77, 19.59:19.59:19.59);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.75:18.75:18.75, 19.61:19.61:19.61);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.75:18.75:18.75, 19.61:19.61:19.61);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.19:18.19:18.19, 23.18:23.18:23.18);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.18:18.18:18.18, 23.20:23.20:23.20);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.18:18.18:18.18, 23.20:23.20:23.20);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (18.18:18.18:18.18, 23.18:23.18:23.18);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.17:18.17:18.17, 23.21:23.21:23.21);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.17:18.17:18.17, 23.21:23.21:23.21);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.18:18.18:18.18, 23.18:23.18:23.18);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.17:18.17:18.17, 23.21:23.21:23.21);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.17:18.17:18.17, 23.21:23.21:23.21);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.95:18.95:18.95, 25.48:25.48:25.48);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.93:18.93:18.93, 25.51:25.51:25.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.93:18.93:18.93, 25.51:25.51:25.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (18.94:18.94:18.94, 25.49:25.49:25.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.92:18.92:18.92, 25.51:25.51:25.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.92:18.92:18.92, 25.51:25.51:25.51);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (18.94:18.94:18.94, 25.49:25.49:25.49);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.92:18.92:18.92, 25.51:25.51:25.51);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.92:18.92:18.92, 25.51:25.51:25.51);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (19.56:19.56:19.56, 21.80:21.80:21.80);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (19.55:19.55:19.55, 21.83:21.83:21.83);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (19.55:19.55:19.55, 21.83:21.83:21.83);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (19.55:19.55:19.55, 21.81:21.81:21.81);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (19.54:19.54:19.54, 21.84:21.84:21.84);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (19.54:19.54:19.54, 21.83:21.83:21.83);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (19.55:19.55:19.55, 21.81:21.81:21.81);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (19.53:19.53:19.53, 21.83:21.83:21.83);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (19.53:19.53:19.53, 21.83:21.83:21.83);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (18.97:18.97:18.97, 26.11:26.11:26.11);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (18.96:18.96:18.96, 26.14:26.14:26.14);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (18.96:18.96:18.96, 26.14:26.14:26.14);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (18.96:18.96:18.96, 26.12:26.12:26.12);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (18.95:18.95:18.95, 26.15:26.15:26.15);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (18.95:18.95:18.95, 26.15:26.15:26.15);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (18.96:18.96:18.96, 26.12:26.12:26.12);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (18.95:18.95:18.95, 26.15:26.15:26.15);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (18.95:18.95:18.95, 26.15:26.15:26.15);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (19.73:19.73:19.73, 28.39:28.39:28.39);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (19.71:19.71:19.71, 28.42:28.42:28.42);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (19.71:19.71:19.71, 28.42:28.42:28.42);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (19.72:19.72:19.72, 28.40:28.40:28.40);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (19.70:19.70:19.70, 28.42:28.42:28.42);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (19.70:19.70:19.70, 28.42:28.42:28.42);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (19.72:19.72:19.72, 28.40:28.40:28.40);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (19.70:19.70:19.70, 28.42:28.42:28.42);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (19.70:19.70:19.70, 28.43:28.43:28.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO2222HLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.44:15.44:15.44, 25.57:25.57:25.57);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.33:29.33:29.33);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.44:15.44:15.44, 25.57:25.57:25.57);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.32:29.32:29.32);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.44:15.44:15.44, 25.57:25.57:25.57);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.33:29.33:29.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.43:15.43:15.43, 25.57:25.57:25.57);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.33:29.33:29.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.43:15.43:15.43, 25.57:25.57:25.57);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.33:29.33:29.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.43:15.43:15.43, 25.57:25.57:25.57);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.33:29.33:29.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.44:15.44:15.44, 25.57:25.57:25.57);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.33:29.33:29.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.44:15.44:15.44, 25.57:25.57:25.57);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.33:29.33:29.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (15.42:15.42:15.42, 20.27:20.27:20.27);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.44:15.44:15.44, 25.57:25.57:25.57);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.27:16.27:16.27, 29.32:29.32:29.32);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.69:15.69:15.69, 27.74:27.74:27.74);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.47:31.47:31.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (15.68:15.68:15.68, 27.73:27.73:27.73);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.46:31.46:31.46);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.68:15.68:15.68, 27.73:27.73:27.73);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.47:31.47:31.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.69:15.69:15.69, 27.73:27.73:27.73);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.47:31.47:31.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (15.68:15.68:15.68, 27.73:27.73:27.73);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.47:31.47:31.47);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.68:15.68:15.68, 27.73:27.73:27.73);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.47:31.47:31.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.68:15.68:15.68, 27.74:27.74:27.74);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.47:31.47:31.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (15.68:15.68:15.68, 27.73:27.73:27.73);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.47:31.47:31.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (15.67:15.67:15.67, 21.85:21.85:21.85);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (15.68:15.68:15.68, 27.73:27.73:27.73);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (16.52:16.52:16.52, 31.47:31.47:31.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.87:16.87:16.87, 28.92:28.92:28.92);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (17.42:17.42:17.42, 31.43:31.43:31.43);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.87:16.87:16.87, 28.92:28.92:28.92);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (17.41:17.41:17.41, 31.43:31.43:31.43);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.87:16.87:16.87, 28.92:28.92:28.92);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (17.41:17.41:17.41, 31.43:31.43:31.43);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.87:16.87:16.87, 28.92:28.92:28.92);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (17.42:17.42:17.42, 31.43:31.43:31.43);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.89:23.89:23.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.87:16.87:16.87, 28.91:28.91:28.91);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (17.42:17.42:17.42, 31.43:31.43:31.43);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.89:23.89:23.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.87:16.87:16.87, 28.91:28.91:28.91);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (17.42:17.42:17.42, 31.43:31.43:31.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.90:23.90:23.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.88:16.88:16.88, 28.91:28.91:28.91);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (17.42:17.42:17.42, 31.43:31.43:31.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.89:23.89:23.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.87:16.87:16.87, 28.91:28.91:28.91);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (17.42:17.42:17.42, 31.43:31.43:31.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (17.37:17.37:17.37, 23.89:23.89:23.89);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.87:16.87:16.87, 28.91:28.91:28.91);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (17.41:17.41:17.41, 31.42:31.42:31.42);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.47:26.47:26.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.81:34.81:34.81);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.47:26.47:26.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.81:34.81:34.81);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.47:26.47:26.47);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.80:34.80:34.80);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.46:26.46:26.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.81:34.81:34.81);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.47:26.47:26.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.81:34.81:34.81);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.47:26.47:26.47);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.80:34.80:34.80);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.47:26.47:26.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.80:34.80:34.80);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.47:26.47:26.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.80:34.80:34.80);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (18.02:18.02:18.02, 26.47:26.47:26.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (17.53:17.53:17.53, 32.31:32.31:32.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (18.07:18.07:18.07, 34.80:34.80:34.80);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (17.71:17.71:17.71, 21.20:21.20:21.20);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (17.67:17.67:17.67, 21.24:21.24:21.24);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (17.67:17.67:17.67, 21.24:21.24:21.24);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (17.68:17.68:17.68, 21.22:21.22:21.22);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (17.64:17.64:17.64, 21.25:21.25:21.25);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (17.64:17.64:17.64, 21.25:21.25:21.25);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (17.68:17.68:17.68, 21.21:21.21:21.21);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (17.64:17.64:17.64, 21.25:21.25:21.25);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (17.64:17.64:17.64, 21.25:21.25:21.25);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (17.72:17.72:17.72, 26.62:26.62:26.62);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (17.68:17.68:17.68, 26.67:26.67:26.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (17.68:17.68:17.68, 26.67:26.67:26.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (17.70:17.70:17.70, 26.64:26.64:26.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (17.66:17.66:17.66, 26.68:26.68:26.68);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (17.66:17.66:17.66, 26.68:26.68:26.68);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (17.70:17.70:17.70, 26.64:26.64:26.64);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (17.66:17.66:17.66, 26.68:26.68:26.68);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (17.66:17.66:17.66, 26.68:26.68:26.68);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (18.67:18.67:18.67, 30.18:30.18:30.18);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (18.63:18.63:18.63, 30.23:30.23:30.23);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (18.63:18.63:18.63, 30.23:30.23:30.23);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (18.65:18.65:18.65, 30.20:30.20:30.20);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (18.61:18.61:18.61, 30.24:30.24:30.24);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (18.61:18.61:18.61, 30.24:30.24:30.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (18.65:18.65:18.65, 30.20:30.20:30.20);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (18.61:18.61:18.61, 30.24:30.24:30.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (18.61:18.61:18.61, 30.24:30.24:30.24);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (17.96:17.96:17.96, 22.79:22.79:22.79);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.92:17.92:17.92, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.92:17.92:17.92, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (17.94:17.94:17.94, 22.81:22.81:22.81);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (17.90:17.90:17.90, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (17.90:17.90:17.90, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (17.94:17.94:17.94, 22.81:22.81:22.81);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.90:17.90:17.90, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.90:17.90:17.90, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (17.97:17.97:17.97, 28.82:28.82:28.82);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.93:17.93:17.93, 28.86:28.86:28.86);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.93:17.93:17.93, 28.86:28.86:28.86);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (17.95:17.95:17.95, 28.84:28.84:28.84);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (17.91:17.91:17.91, 28.87:28.87:28.87);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (17.91:17.91:17.91, 28.87:28.87:28.87);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (17.95:17.95:17.95, 28.83:28.83:28.83);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.91:17.91:17.91, 28.87:28.87:28.87);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.91:17.91:17.91, 28.87:28.87:28.87);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (18.93:18.93:18.93, 32.34:32.34:32.34);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (18.88:18.88:18.88, 32.39:32.39:32.39);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (18.88:18.88:18.88, 32.39:32.39:32.39);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (18.90:18.90:18.90, 32.36:32.36:32.36);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (18.86:18.86:18.86, 32.40:32.40:32.40);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (18.86:18.86:18.86, 32.40:32.40:32.40);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (18.90:18.90:18.90, 32.36:32.36:32.36);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (18.86:18.86:18.86, 32.40:32.40:32.40);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (18.86:18.86:18.86, 32.40:32.40:32.40);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (21.36:21.36:21.36, 24.81:24.81:24.81);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.32:21.32:21.32, 24.86:24.86:24.86);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.32:21.32:21.32, 24.86:24.86:24.86);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (21.33:21.33:21.33, 24.83:24.83:24.83);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (21.30:21.30:21.30, 24.86:24.86:24.86);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (21.30:21.30:21.30, 24.87:24.87:24.87);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (21.33:21.33:21.33, 24.83:24.83:24.83);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.29:21.29:21.29, 24.86:24.86:24.86);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.30:21.30:21.30, 24.86:24.86:24.86);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (20.82:20.82:20.82, 29.94:29.94:29.94);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (20.77:20.77:20.77, 29.99:29.99:29.99);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (20.77:20.77:20.77, 29.99:29.99:29.99);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (20.79:20.79:20.79, 29.96:29.96:29.96);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (20.75:20.75:20.75, 30.00:30.00:30.00);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (20.75:20.75:20.75, 30.00:30.00:30.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (20.79:20.79:20.79, 29.96:29.96:29.96);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (20.75:20.75:20.75, 30.00:30.00:30.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (20.75:20.75:20.75, 30.00:30.00:30.00);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (21.53:21.53:21.53, 32.47:32.47:32.47);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.49:21.49:21.49, 32.52:32.52:32.52);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.49:21.49:21.49, 32.52:32.52:32.52);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (21.51:21.51:21.51, 32.49:32.49:32.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (21.47:21.47:21.47, 32.53:32.53:32.53);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (21.47:21.47:21.47, 32.53:32.53:32.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (21.51:21.51:21.51, 32.49:32.49:32.49);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.47:21.47:21.47, 32.53:32.53:32.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.47:21.47:21.47, 32.53:32.53:32.53);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (22.20:22.20:22.20, 27.10:27.10:27.10);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (22.16:22.16:22.16, 27.14:27.14:27.14);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (22.16:22.16:22.16, 27.14:27.14:27.14);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (22.18:22.18:22.18, 27.11:27.11:27.11);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (22.14:22.14:22.14, 27.15:27.15:27.15);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (22.14:22.14:22.14, 27.15:27.15:27.15);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (22.18:22.18:22.18, 27.11:27.11:27.11);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (22.14:22.14:22.14, 27.15:27.15:27.15);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (22.14:22.14:22.14, 27.15:27.15:27.15);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (21.66:21.66:21.66, 32.96:32.96:32.96);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (21.62:21.62:21.62, 33.00:33.00:33.00);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (21.62:21.62:21.62, 33.00:33.00:33.00);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (21.64:21.64:21.64, 32.97:32.97:32.97);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (21.60:21.60:21.60, 33.01:33.01:33.01);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (21.60:21.60:21.60, 33.02:33.02:33.02);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (21.64:21.64:21.64, 32.97:32.97:32.97);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (21.60:21.60:21.60, 33.02:33.02:33.02);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (21.60:21.60:21.60, 33.02:33.02:33.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (22.38:22.38:22.38, 35.47:35.47:35.47);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (22.34:22.34:22.34, 35.52:35.52:35.52);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (22.34:22.34:22.34, 35.51:35.51:35.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (22.35:22.35:22.35, 35.49:35.49:35.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (22.31:22.31:22.31, 35.53:35.53:35.53);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (22.31:22.31:22.31, 35.53:35.53:35.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (22.35:22.35:22.35, 35.49:35.49:35.49);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (22.32:22.32:22.32, 35.53:35.53:35.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (22.32:22.32:22.32, 35.53:35.53:35.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222CLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (13.16:13.16:13.16, 15.29:15.29:15.29);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (13.18:13.18:13.18, 17.95:17.95:17.95);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (13.75:13.75:13.75, 20.06:20.06:20.06);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (13.16:13.16:13.16, 17.03:17.03:17.03);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (13.18:13.18:13.18, 19.73:19.73:19.73);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (13.75:13.75:13.75, 22.31:22.31:22.31);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (13.75:13.75:13.75, 19.17:19.17:19.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (13.76:13.76:13.76, 22.36:22.36:22.36);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (14.32:14.32:14.32, 24.94:24.94:24.94);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (13.51:13.51:13.51, 16.88:16.88:16.88);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (13.52:13.52:13.52, 19.97:19.97:19.97);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (14.10:14.10:14.10, 22.07:22.07:22.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (13.51:13.51:13.51, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (13.53:13.53:13.53, 22.20:22.20:22.20);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (14.10:14.10:14.10, 24.76:24.76:24.76);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (14.10:14.10:14.10, 21.16:21.16:21.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (14.11:14.11:14.11, 24.80:24.80:24.80);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (14.67:14.67:14.67, 27.37:27.37:27.37);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (16.77:16.77:16.77, 21.65:21.65:21.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (15.89:15.89:15.89, 24.57:24.57:24.57);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (16.55:16.55:16.55, 26.86:26.86:26.86);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (16.79:16.79:16.79, 25.86:25.86:25.86);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (15.90:15.90:15.90, 28.88:28.88:28.88);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (16.57:16.57:16.57, 31.67:31.67:31.67);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (17.40:17.40:17.40, 28.08:28.08:28.08);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (16.52:16.52:16.52, 31.49:31.49:31.49);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (17.16:17.16:17.16, 34.28:34.28:34.28);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (17.02:17.02:17.02, 23.13:23.13:23.13);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (16.14:16.14:16.14, 26.38:26.38:26.38);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (16.80:16.80:16.80, 28.64:28.64:28.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (17.04:17.04:17.04, 27.73:27.73:27.73);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (16.16:16.16:16.16, 31.09:31.09:31.09);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (16.82:16.82:16.82, 33.86:33.86:33.86);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (17.65:17.65:17.65, 29.92:29.92:29.92);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (16.78:16.78:16.78, 33.68:33.68:33.68);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (17.41:17.41:17.41, 36.46:36.46:36.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (19.09:19.09:19.09, 25.20:25.20:25.20);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (17.55:17.55:17.55, 28.30:28.30:28.30);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (18.27:18.27:18.27, 30.60:30.60:30.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (18.50:18.50:18.50, 29.25:29.25:29.25);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (17.12:17.12:17.12, 32.23:32.23:32.23);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (17.83:17.83:17.83, 35.02:35.02:35.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (19.13:19.13:19.13, 31.43:31.43:31.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (17.77:17.77:17.77, 34.80:34.80:34.80);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (18.45:18.45:18.45, 37.59:37.59:37.59);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (19.36:19.36:19.36, 26.70:26.70:26.70);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (17.80:17.80:17.80, 30.16:30.16:30.16);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (18.52:18.52:18.52, 32.43:32.43:32.43);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (18.76:18.76:18.76, 31.16:31.16:31.16);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (17.38:17.38:17.38, 34.49:34.49:34.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (18.09:18.09:18.09, 37.26:37.26:37.26);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (19.39:19.39:19.39, 33.32:33.32:33.32);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (18.02:18.02:18.02, 37.03:37.03:37.03);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (18.70:18.70:18.70, 39.81:39.81:39.81);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222ELD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (12.08:12.08:12.08, 16.91:16.91:16.91);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (12.08:12.08:12.08, 19.68:19.68:19.68);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (12.58:12.58:12.58, 22.10:22.10:22.10);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (12.08:12.08:12.08, 18.85:18.85:18.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (12.09:12.09:12.09, 21.66:21.66:21.66);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (12.58:12.58:12.58, 24.57:24.57:24.57);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (12.58:12.58:12.58, 21.30:21.30:21.30);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (12.59:12.59:12.59, 24.62:24.62:24.62);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (13.07:13.07:13.07, 27.52:27.52:27.52);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (12.53:12.53:12.53, 17.18:17.18:17.18);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (12.54:12.54:12.54, 20.47:20.47:20.47);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (13.04:13.04:13.04, 22.67:22.67:22.67);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (12.53:12.53:12.53, 19.55:19.55:19.55);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (12.54:12.54:12.54, 22.92:22.92:22.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (13.04:13.04:13.04, 25.61:25.61:25.61);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (13.04:13.04:13.04, 21.78:21.78:21.78);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (13.05:13.05:13.05, 25.65:25.65:25.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (13.52:13.52:13.52, 28.33:28.33:28.33);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (15.34:15.34:15.34, 22.07:22.07:22.07);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (14.42:14.42:14.42, 26.27:26.27:26.27);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (15.22:15.22:15.22, 27.21:27.21:27.21);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (15.36:15.36:15.36, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (14.44:14.44:14.44, 30.78:30.78:30.78);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (15.24:15.24:15.24, 32.20:32.20:32.20);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (15.89:15.89:15.89, 28.79:28.79:28.79);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (14.97:14.97:14.97, 33.72:33.72:33.72);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (15.75:15.75:15.75, 34.94:34.94:34.94);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (15.59:15.59:15.59, 23.65:23.65:23.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (14.67:14.67:14.67, 28.34:28.34:28.34);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (15.47:15.47:15.47, 29.09:29.09:29.09);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (15.61:15.61:15.61, 28.43:28.43:28.43);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (14.69:14.69:14.69, 33.27:33.27:33.27);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (15.49:15.49:15.49, 34.49:34.49:34.49);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (16.14:16.14:16.14, 30.77:30.77:30.77);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (15.22:15.22:15.22, 36.18:36.18:36.18);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (15.99:15.99:15.99, 37.21:37.21:37.21);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (17.33:17.33:17.33, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (15.61:15.61:15.61, 29.94:29.94:29.94);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (16.70:16.70:16.70, 30.82:30.82:30.82);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (16.80:16.80:16.80, 29.66:29.66:29.66);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (15.29:15.29:15.29, 33.96:33.96:33.96);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (16.31:16.31:16.31, 35.40:35.40:35.40);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (17.35:17.35:17.35, 31.98:31.98:31.98);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (15.85:15.85:15.85, 36.86:36.86:36.86);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (16.84:16.84:16.84, 38.09:38.09:38.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (17.59:17.59:17.59, 27.11:27.11:27.11);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (15.86:15.86:15.86, 32.06:32.06:32.06);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (16.95:16.95:16.95, 32.74:32.74:32.74);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (17.06:17.06:17.06, 31.70:31.70:31.70);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (15.54:15.54:15.54, 36.50:36.50:36.50);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (16.56:16.56:16.56, 37.74:37.74:37.74);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (17.61:17.61:17.61, 34.00:34.00:34.00);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (16.10:16.10:16.10, 39.37:39.37:39.37);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (17.09:17.09:17.09, 40.41:40.41:40.41);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222HLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (12.28:12.28:12.28, 19.69:19.69:19.69);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (12.29:12.29:12.29, 24.92:24.92:24.92);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (12.66:12.66:12.66, 25.76:25.76:25.76);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (12.28:12.28:12.28, 22.73:22.73:22.73);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (12.29:12.29:12.29, 28.05:28.05:28.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (12.66:12.66:12.66, 29.44:29.44:29.44);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (12.65:12.65:12.65, 25.38:25.38:25.38);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (12.66:12.66:12.66, 31.47:31.47:31.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (13.01:13.01:13.01, 32.58:32.58:32.58);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (12.61:12.61:12.61, 21.66:21.66:21.66);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (12.62:12.62:12.62, 27.62:27.62:27.62);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (12.99:12.99:12.99, 28.17:28.17:28.17);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (12.61:12.61:12.61, 25.24:25.24:25.24);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (12.62:12.62:12.62, 31.29:31.29:31.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (12.99:12.99:12.99, 32.39:32.39:32.39);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (12.98:12.98:12.98, 27.85:27.85:27.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (12.99:12.99:12.99, 34.67:34.67:34.67);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (13.35:13.35:13.35, 35.51:35.51:35.51);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (14.82:14.82:14.82, 27.54:27.54:27.54);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (14.15:14.15:14.15, 31.50:31.50:31.50);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (14.56:14.56:14.56, 34.56:34.56:34.56);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (14.83:14.83:14.83, 32.76:32.76:32.76);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (14.16:14.16:14.16, 36.80:36.80:36.80);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (14.57:14.57:14.57, 40.48:40.48:40.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (15.21:15.21:15.21, 35.67:35.67:35.67);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (14.54:14.54:14.54, 40.19:40.19:40.19);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (14.94:14.94:14.94, 43.86:43.86:43.86);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (15.16:15.16:15.16, 26.87:26.87:26.87);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (14.48:14.48:14.48, 31.26:31.26:31.26);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (14.90:14.90:14.90, 34.02:34.02:34.02);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (15.17:15.17:15.17, 32.67:32.67:32.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (14.50:14.50:14.50, 37.15:37.15:37.15);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (14.91:14.91:14.91, 40.51:40.51:40.51);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (15.55:15.55:15.55, 35.30:35.30:35.30);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (14.88:14.88:14.88, 40.25:40.25:40.25);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (15.28:15.28:15.28, 43.62:43.62:43.62);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (16.47:16.47:16.47, 28.73:28.73:28.73);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (15.33:15.33:15.33, 32.88:32.88:32.88);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (15.77:15.77:15.77, 35.72:35.72:35.72);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (15.99:15.99:15.99, 35.71:35.71:35.71);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (14.99:14.99:14.99, 39.72:39.72:39.72);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (15.42:15.42:15.42, 43.40:43.40:43.40);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (16.49:16.49:16.49, 35.94:35.94:35.94);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (15.47:15.47:15.47, 40.45:40.45:40.45);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (15.88:15.88:15.88, 43.84:43.84:43.84);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (16.71:16.71:16.71, 30.56:30.56:30.56);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (15.57:15.57:15.57, 35.11:35.11:35.11);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (16.00:16.00:16.00, 37.94:37.94:37.94);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (16.23:16.23:16.23, 38.19:38.19:38.19);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (15.22:15.22:15.22, 42.61:42.61:42.61);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (15.66:15.66:15.66, 46.26:46.26:46.26);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (16.73:16.73:16.73, 38.18:38.18:38.18);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (15.71:15.71:15.71, 43.09:43.09:43.09);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (16.12:16.12:16.12, 46.46:46.46:46.46);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222KLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (15.49:15.49:15.49, 27.10:27.10:27.10);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (15.50:15.50:15.50, 34.84:34.84:34.84);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (15.78:15.78:15.78, 34.82:34.82:34.82);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (15.49:15.49:15.49, 32.00:32.00:32.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (15.50:15.50:15.50, 39.84:39.84:39.84);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (15.78:15.78:15.78, 40.36:40.36:40.36);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (15.77:15.77:15.77, 34.64:34.64:34.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (15.78:15.78:15.78, 43.25:43.25:43.25);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (16.05:16.05:16.05, 43.51:43.51:43.51);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (15.81:15.81:15.81, 29.04:29.04:29.04);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (15.83:15.83:15.83, 37.49:37.49:37.49);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (16.11:16.11:16.11, 37.20:37.20:37.20);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (15.82:15.82:15.82, 34.46:34.46:34.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (15.83:15.83:15.83, 43.02:43.02:43.02);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (16.11:16.11:16.11, 43.28:43.28:43.28);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (16.10:16.10:16.10, 37.09:37.09:37.09);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (16.11:16.11:16.11, 46.41:46.41:46.41);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (16.38:16.38:16.38, 46.41:46.41:46.41);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (18.09:18.09:18.09, 35.79:35.79:35.79);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (17.45:17.45:17.45, 41.37:41.37:41.37);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (17.76:17.76:17.76, 44.45:44.45:44.45);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (18.10:18.10:18.10, 42.88:42.88:42.88);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (17.46:17.46:17.46, 48.53:48.53:48.53);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (17.77:17.77:17.77, 52.22:52.22:52.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (18.39:18.39:18.39, 45.81:45.81:45.81);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (17.75:17.75:17.75, 51.93:51.93:51.93);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (18.05:18.05:18.05, 55.63:55.63:55.63);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (18.43:18.43:18.43, 34.24:34.24:34.24);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (17.79:17.79:17.79, 40.25:40.25:40.25);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (18.09:18.09:18.09, 43.03:43.03:43.03);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (18.45:18.45:18.45, 41.89:41.89:41.89);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (17.80:17.80:17.80, 47.98:47.98:47.98);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (18.11:18.11:18.11, 51.37:51.37:51.37);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (18.74:18.74:18.74, 44.54:44.54:44.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (18.09:18.09:18.09, 51.10:51.10:51.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (18.39:18.39:18.39, 54.49:54.49:54.49);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (19.88:19.88:19.88, 36.34:36.34:36.34);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (18.82:18.82:18.82, 42.10:42.10:42.10);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (19.14:19.14:19.14, 44.96:44.96:44.96);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (19.40:19.40:19.40, 45.83:45.83:45.83);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (18.46:18.46:18.46, 51.45:51.45:51.45);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (18.78:18.78:18.78, 55.14:55.14:55.14);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (19.80:19.80:19.80, 45.20:45.20:45.20);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (18.84:18.84:18.84, 51.33:51.33:51.33);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (19.15:19.15:19.15, 54.74:54.74:54.74);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (20.13:20.13:20.13, 38.14:38.14:38.14);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (19.07:19.07:19.07, 44.31:44.31:44.31);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (19.38:19.38:19.38, 47.16:47.16:47.16);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (19.64:19.64:19.64, 48.27:48.27:48.27);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (18.70:18.70:18.70, 54.30:54.30:54.30);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (19.02:19.02:19.02, 57.98:57.98:57.98);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (20.05:20.05:20.05, 47.42:47.42:47.42);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (19.08:19.08:19.08, 53.94:53.94:53.94);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (19.39:19.39:19.39, 57.34:57.34:57.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22CLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (11.15:11.15:11.15, 14.54:14.54:14.54);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.16:11.16:11.16, 17.75:17.75:17.75);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.82:11.82:11.82, 20.57:20.57:20.57);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (11.48:11.48:11.48, 16.37:16.37:16.37);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (11.49:11.49:11.49, 20.26:20.26:20.26);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.15:12.15:12.15, 23.03:23.03:23.03);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (13.43:13.43:13.43, 18.88:18.88:18.88);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (12.80:12.80:12.80, 22.21:22.21:22.21);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (13.50:13.50:13.50, 25.00:25.00:25.00);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (13.73:13.73:13.73, 20.75:20.75:20.75);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (13.10:13.10:13.10, 24.68:24.68:24.68);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (13.80:13.80:13.80, 27.43:27.43:27.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22ELD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (10.58:10.58:10.58, 13.55:13.55:13.55);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (10.60:10.60:10.60, 16.62:16.62:16.62);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.12:11.12:11.12, 18.93:18.93:18.93);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (10.91:10.91:10.91, 15.13:15.13:15.13);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (10.92:10.92:10.92, 18.80:18.80:18.80);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (11.45:11.45:11.45, 21.07:21.07:21.07);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (12.92:12.92:12.92, 17.58:17.58:17.58);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (12.28:12.28:12.28, 20.70:20.70:20.70);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (12.87:12.87:12.87, 23.13:23.13:23.13);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (13.17:13.17:13.17, 19.09:19.09:19.09);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (12.52:12.52:12.52, 22.70:22.70:22.70);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (13.11:13.11:13.11, 25.09:25.09:25.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22HLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (10.48:10.48:10.48, 15.62:15.62:15.62);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (10.49:10.49:10.49, 19.52:19.52:19.52);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (10.89:10.89:10.89, 22.05:22.05:22.05);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (10.79:10.79:10.79, 17.34:17.34:17.34);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (10.80:10.80:10.80, 21.88:21.88:21.88);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (11.20:11.20:11.20, 24.37:24.37:24.37);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (12.55:12.55:12.55, 19.60:19.60:19.60);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (11.97:11.97:11.97, 23.51:23.51:23.51);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (12.42:12.42:12.42, 26.17:26.17:26.17);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (12.79:12.79:12.79, 21.25:21.25:21.25);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (12.21:12.21:12.21, 25.69:25.69:25.69);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (12.65:12.65:12.65, 28.32:28.32:28.32);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22KLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (12.82:12.82:12.82, 20.62:20.62:20.62);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (12.84:12.84:12.84, 26.24:26.24:26.24);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (13.15:13.15:13.15, 28.77:28.77:28.77);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (13.13:13.13:13.13, 22.30:22.30:22.30);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (13.14:13.14:13.14, 28.57:28.57:28.57);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (13.45:13.45:13.45, 31.08:31.08:31.08);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (14.93:14.93:14.93, 24.68:24.68:24.68);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (14.39:14.39:14.39, 30.14:30.14:30.14);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (14.73:14.73:14.73, 32.81:32.81:32.81);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (15.17:15.17:15.17, 26.31:26.31:26.31);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (14.63:14.63:14.63, 32.27:32.27:32.27);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (14.97:14.97:14.97, 34.93:34.93:34.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112BLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (12.80:12.80:12.80, 5.91:5.91:5.91);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (15.10:15.10:15.10, 5.93:5.93:5.93);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (18.20:18.20:18.20, 5.94:5.94:5.94);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (10.35:10.35:10.35, 4.96:4.96:4.96);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (11.55:11.55:11.55, 4.96:4.96:4.96);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (14.69:14.69:14.69, 4.97:4.97:4.97);
      (C1 *> O) = (18.12:18.12:18.12, 5.77:5.77:5.77);
      (C2 *> O) = (20.92:20.92:20.92, 6.02:6.02:6.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112ELD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (22.82:22.82:22.82, 18.39:18.39:18.39);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (25.92:25.92:25.92, 18.42:18.42:18.42);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (28.64:28.64:28.64, 19.23:19.23:19.23);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (20.31:20.31:20.31, 17.02:17.02:17.02);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (22.32:22.32:22.32, 17.02:17.02:17.02);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (25.07:25.07:25.07, 17.82:17.82:17.82);
      (C1 *> O) = (28.84:28.84:28.84, 19.41:19.41:19.41);
      (C2 *> O) = (31.30:31.30:31.30, 19.67:19.67:19.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112HLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (25.27:25.27:25.27, 17.88:17.88:17.88);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (28.96:28.96:28.96, 17.91:17.91:17.91);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (31.96:31.96:31.96, 18.70:18.70:18.70);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (22.77:22.77:22.77, 16.58:16.58:16.58);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (25.38:25.38:25.38, 16.59:16.59:16.59);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (28.41:28.41:28.41, 17.37:17.37:17.37);
      (C1 *> O) = (31.98:31.98:31.98, 18.33:18.33:18.33);
      (C2 *> O) = (34.66:34.66:34.66, 18.59:18.59:18.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112KLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (27.87:27.87:27.87, 21.75:21.75:21.75);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (31.79:31.79:31.79, 21.77:21.77:21.77);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (34.81:34.81:34.81, 22.61:22.61:22.61);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (25.38:25.38:25.38, 20.43:20.43:20.43);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (28.21:28.21:28.21, 20.43:20.43:20.43);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (31.26:31.26:31.26, 21.26:21.26:21.26);
      (C1 *> O) = (34.81:34.81:34.81, 22.31:22.31:22.31);
      (C2 *> O) = (37.51:37.51:37.51, 22.57:22.57:22.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12CLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (7.41:7.41:7.41, 4.17:4.17:4.17);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (8.93:8.93:8.93, 4.18:4.18:4.18);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.76:11.76:11.76, 4.19:4.19:4.19);
      (B1 *> O) = (12.15:12.15:12.15, 4.53:4.53:4.53);
      (B2 *> O) = (14.73:14.73:14.73, 4.82:4.82:4.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12ELD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (22.43:22.43:22.43, 18.91:18.91:18.91);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (25.34:25.34:25.34, 18.38:18.38:18.38);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (27.96:27.96:27.96, 19.22:19.22:19.22);
      (B1 *> O) = (22.66:22.66:22.66, 16.58:16.58:16.58);
      (B2 *> O) = (25.09:25.09:25.09, 16.87:16.87:16.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12HLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (20.76:20.76:20.76, 17.40:17.40:17.40);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (23.62:23.62:23.62, 16.87:16.87:16.87);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (26.13:26.13:26.13, 17.67:17.67:17.67);
      (B1 *> O) = (21.26:21.26:21.26, 14.87:14.87:14.87);
      (B2 *> O) = (23.59:23.59:23.59, 15.15:15.15:15.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12KLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (23.19:23.19:23.19, 20.67:20.67:20.67);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (26.17:26.17:26.17, 20.19:20.19:20.19);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (28.69:28.69:28.69, 20.95:20.95:20.95);
      (B1 *> O) = (23.78:23.78:23.78, 18.73:18.73:18.73);
      (B2 *> O) = (26.12:26.12:26.12, 19.02:19.02:19.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13BLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (6.55:6.55:6.55, 4.74:4.74:4.74);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (7.03:7.03:7.03, 4.74:4.74:4.74);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (7.03:7.03:7.03, 4.74:4.74:4.74);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (8.34:8.34:8.34, 4.76:4.76:4.76);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (9.22:9.22:9.22, 4.75:4.75:4.75);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (11.23:11.23:11.23, 4.76:4.76:4.76);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (13.60:13.60:13.60, 4.76:4.76:4.76);
      (B1 *> O) = (12.51:12.51:12.51, 5.75:5.75:5.75);
      (B2 *> O) = (15.30:15.30:15.30, 6.52:6.52:6.52);
      (B3 *> O) = (17.42:17.42:17.42, 6.81:6.81:6.81);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13ELD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (14.65:14.65:14.65, 16.00:16.00:16.00);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (15.49:15.49:15.49, 16.01:16.01:16.01);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (15.49:15.49:15.49, 16.01:16.01:16.01);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (17.83:17.83:17.83, 16.03:16.03:16.03);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (17.42:17.42:17.42, 17.00:17.00:17.00);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (20.50:20.50:20.50, 17.02:17.02:17.02);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (22.73:22.73:22.73, 17.76:17.76:17.76);
      (B1 *> O) = (21.96:21.96:21.96, 18.87:18.87:18.87);
      (B2 *> O) = (24.51:24.51:24.51, 19.63:19.63:19.63);
      (B3 *> O) = (26.52:26.52:26.52, 19.93:19.93:19.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13HLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (17.16:17.16:17.16, 15.32:15.32:15.32);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (18.14:18.14:18.14, 15.33:15.33:15.33);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (18.14:18.14:18.14, 15.33:15.33:15.33);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (20.89:20.89:20.89, 15.34:15.34:15.34);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (20.52:20.52:20.52, 16.28:16.28:16.28);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (24.02:24.02:24.02, 16.29:16.29:16.29);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (26.67:26.67:26.67, 16.97:16.97:16.97);
      (B1 *> O) = (25.07:25.07:25.07, 18.02:18.02:18.02);
      (B2 *> O) = (28.05:28.05:28.05, 18.78:18.78:18.78);
      (B3 *> O) = (30.44:30.44:30.44, 19.08:19.08:19.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13KLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (19.24:19.24:19.24, 19.03:19.03:19.03);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (20.28:20.28:20.28, 19.04:19.04:19.04);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (20.28:20.28:20.28, 19.04:19.04:19.04);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (23.25:23.25:23.25, 19.05:19.05:19.05);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (22.69:22.69:22.69, 20.04:20.04:20.04);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (26.40:26.40:26.40, 20.05:20.05:20.05);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (29.09:29.09:29.09, 20.82:20.82:20.82);
      (B1 *> O) = (27.43:27.43:27.43, 21.87:21.87:21.87);
      (B2 *> O) = (30.44:30.44:30.44, 22.63:22.63:22.63);
      (B3 *> O) = (32.85:32.85:32.85, 22.93:22.93:22.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI2222CLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.49:23.49:23.49, 19.86:19.86:19.86);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.72:27.72:27.72, 21.20:21.20:21.20);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (23.50:23.50:23.50, 19.86:19.86:19.86);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (27.72:27.72:27.72, 21.20:21.20:21.20);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.50:23.50:23.50, 19.86:19.86:19.86);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.71:27.71:27.71, 21.20:21.20:21.20);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.49:23.49:23.49, 19.86:19.86:19.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.72:27.72:27.72, 21.20:21.20:21.20);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (23.50:23.50:23.50, 19.86:19.86:19.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (27.72:27.72:27.72, 21.20:21.20:21.20);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.49:23.49:23.49, 19.86:19.86:19.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.72:27.72:27.72, 21.20:21.20:21.20);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.49:23.49:23.49, 19.86:19.86:19.86);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.72:27.72:27.72, 21.20:21.20:21.20);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (23.49:23.49:23.49, 19.86:19.86:19.86);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (27.72:27.72:27.72, 21.20:21.20:21.20);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.26:20.26:20.26, 19.85:19.85:19.85);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.50:23.50:23.50, 19.86:19.86:19.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.71:27.71:27.71, 21.20:21.20:21.20);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.96:21.96:21.96, 20.15:20.15:20.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.83:25.83:25.83, 20.16:20.16:20.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (21.97:21.97:21.97, 20.15:20.15:20.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (25.83:25.83:25.83, 20.16:20.16:20.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.97:21.97:21.97, 20.15:20.15:20.15);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.83:25.83:25.83, 20.16:20.16:20.16);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.96:21.96:21.96, 20.14:20.14:20.14);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.84:25.84:25.84, 20.16:20.16:20.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (21.96:21.96:21.96, 20.14:20.14:20.14);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (25.83:25.83:25.83, 20.16:20.16:20.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.96:21.96:21.96, 20.14:20.14:20.14);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.84:25.84:25.84, 20.16:20.16:20.16);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.96:21.96:21.96, 20.14:20.14:20.14);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.83:25.83:25.83, 20.16:20.16:20.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (21.97:21.97:21.97, 20.14:20.14:20.14);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (25.84:25.84:25.84, 20.16:20.16:20.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.96:21.96:21.96, 20.14:20.14:20.14);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.84:25.84:25.84, 20.16:20.16:20.16);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.98:29.98:29.98, 21.49:21.49:21.49);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (24.19:24.19:24.19, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (27.17:27.17:27.17, 21.42:21.42:21.42);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (24.19:24.19:24.19, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (27.18:27.18:27.18, 21.42:21.42:21.42);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (24.18:24.18:24.18, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (27.18:27.18:27.18, 21.42:21.42:21.42);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (24.19:24.19:24.19, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (27.17:27.17:27.17, 21.42:21.42:21.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (24.18:24.18:24.18, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (27.18:27.18:27.18, 21.42:21.42:21.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (24.19:24.19:24.19, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (27.17:27.17:27.17, 21.42:21.42:21.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (24.19:24.19:24.19, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (27.17:27.17:27.17, 21.42:21.42:21.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (24.19:24.19:24.19, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (27.17:27.17:27.17, 21.42:21.42:21.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (24.19:24.19:24.19, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (27.18:27.18:27.18, 21.42:21.42:21.42);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.76:29.76:29.76, 22.21:22.21:22.21);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.74:22.74:22.74);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.74:22.74:22.74);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.75:22.75:22.75);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.75:22.75:22.75);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.75:22.75:22.75);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.75:22.75:22.75);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.75:22.75:22.75);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.74:22.74:22.74);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (27.13:27.13:27.13, 22.75:22.75:22.75);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (31.07:31.07:31.07, 22.22:22.22:22.22);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (33.62:33.62:33.62, 23.00:23.00:23.00);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (22.57:22.57:22.57, 23.22:23.22:23.22);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (22.61:22.61:22.61, 23.22:23.22:23.22);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (22.61:22.61:22.61, 23.22:23.22:23.22);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (22.59:22.59:22.59, 23.22:23.22:23.22);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (22.62:22.62:22.62, 23.23:23.23:23.23);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (22.62:22.62:22.62, 23.22:23.22:23.22);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (22.59:22.59:22.59, 23.22:23.22:23.22);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (22.62:22.62:22.62, 23.22:23.22:23.22);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (22.62:22.62:22.62, 23.22:23.22:23.22);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (26.42:26.42:26.42, 23.23:23.23:23.23);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (26.45:26.45:26.45, 23.24:23.24:23.24);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (26.45:26.45:26.45, 23.24:23.24:23.24);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (26.44:26.44:26.44, 23.23:23.23:23.23);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (26.46:26.46:26.46, 23.24:23.24:23.24);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (26.46:26.46:26.46, 23.24:23.24:23.24);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (26.44:26.44:26.44, 23.23:23.23:23.23);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (26.46:26.46:26.46, 23.24:23.24:23.24);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (26.46:26.46:26.46, 23.24:23.24:23.24);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (30.52:30.52:30.52, 24.54:24.54:24.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (30.55:30.55:30.55, 24.54:24.54:24.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (30.55:30.55:30.55, 24.54:24.54:24.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (30.54:30.54:30.54, 24.54:24.54:24.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (30.57:30.57:30.57, 24.54:24.54:24.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (30.57:30.57:30.57, 24.54:24.54:24.54);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (30.54:30.54:30.54, 24.54:24.54:24.54);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (30.57:30.57:30.57, 24.54:24.54:24.54);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (30.57:30.57:30.57, 24.54:24.54:24.54);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (24.25:24.25:24.25, 23.50:23.50:23.50);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (24.29:24.29:24.29, 23.50:23.50:23.50);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (24.29:24.29:24.29, 23.50:23.50:23.50);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (24.27:24.27:24.27, 23.50:23.50:23.50);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (24.30:24.30:24.30, 23.50:23.50:23.50);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (24.30:24.30:24.30, 23.51:23.51:23.51);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (24.27:24.27:24.27, 23.50:23.50:23.50);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (24.30:24.30:24.30, 23.51:23.51:23.51);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (24.30:24.30:24.30, 23.51:23.51:23.51);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (28.73:28.73:28.73, 23.51:23.51:23.51);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (28.76:28.76:28.76, 23.52:23.52:23.52);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (28.76:28.76:28.76, 23.52:23.52:23.52);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (28.75:28.75:28.75, 23.51:23.51:23.51);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (28.78:28.78:28.78, 23.52:23.52:23.52);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (28.77:28.77:28.77, 23.52:23.52:23.52);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (28.75:28.75:28.75, 23.52:23.52:23.52);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (28.78:28.78:28.78, 23.52:23.52:23.52);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (28.78:28.78:28.78, 23.52:23.52:23.52);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (32.78:32.78:32.78, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (32.81:32.81:32.81, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (32.81:32.81:32.81, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (32.79:32.79:32.79, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (32.82:32.82:32.82, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (32.82:32.82:32.82, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (32.79:32.79:32.79, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (32.82:32.82:32.82, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (32.82:32.82:32.82, 24.82:24.82:24.82);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (26.34:26.34:26.34, 25.34:25.34:25.34);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (26.38:26.38:26.38, 25.35:25.35:25.35);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (26.38:26.38:26.38, 25.35:25.35:25.35);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (26.36:26.36:26.36, 25.34:25.34:25.34);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (26.39:26.39:26.39, 25.35:25.35:25.35);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (26.39:26.39:26.39, 25.35:25.35:25.35);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (26.36:26.36:26.36, 25.34:25.34:25.34);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (26.39:26.39:26.39, 25.35:25.35:25.35);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (26.39:26.39:26.39, 25.35:25.35:25.35);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (29.93:29.93:29.93, 24.83:24.83:24.83);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (29.96:29.96:29.96, 24.83:24.83:24.83);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (29.96:29.96:29.96, 24.83:24.83:24.83);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (29.94:29.94:29.94, 24.83:24.83:24.83);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.97:29.97:29.97, 24.83:24.83:24.83);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.97:29.97:29.97, 24.84:24.84:24.84);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (29.94:29.94:29.94, 24.83:24.83:24.83);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (29.97:29.97:29.97, 24.84:24.84:24.84);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (29.97:29.97:29.97, 24.84:24.84:24.84);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (32.52:32.52:32.52, 25.62:25.62:25.62);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (32.55:32.55:32.55, 25.62:25.62:25.62);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (32.55:32.55:32.55, 25.62:25.62:25.62);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (32.53:32.53:32.53, 25.62:25.62:25.62);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (32.56:32.56:32.56, 25.62:25.62:25.62);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (32.56:32.56:32.56, 25.62:25.62:25.62);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (32.53:32.53:32.53, 25.62:25.62:25.62);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (32.56:32.56:32.56, 25.62:25.62:25.62);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (32.56:32.56:32.56, 25.62:25.62:25.62);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (29.19:29.19:29.19, 26.09:26.09:26.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (29.22:29.22:29.22, 26.09:26.09:26.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (29.22:29.22:29.22, 26.09:26.09:26.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (29.20:29.20:29.20, 26.09:26.09:26.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (29.23:29.23:29.23, 26.10:26.10:26.10);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (29.23:29.23:29.23, 26.09:26.09:26.09);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (29.20:29.20:29.20, 26.09:26.09:26.09);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (29.23:29.23:29.23, 26.09:26.09:26.09);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (29.23:29.23:29.23, 26.09:26.09:26.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (33.69:33.69:33.69, 25.57:25.57:25.57);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (33.72:33.72:33.72, 25.58:25.58:25.58);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (33.72:33.72:33.72, 25.58:25.58:25.58);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (33.71:33.71:33.71, 25.58:25.58:25.58);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (33.73:33.73:33.73, 25.58:25.58:25.58);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (33.73:33.73:33.73, 25.58:25.58:25.58);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (33.71:33.71:33.71, 25.58:25.58:25.58);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (33.73:33.73:33.73, 25.58:25.58:25.58);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (33.73:33.73:33.73, 25.58:25.58:25.58);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (36.25:36.25:36.25, 26.37:26.37:26.37);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (36.28:36.28:36.28, 26.37:26.37:26.37);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (36.28:36.28:36.28, 26.37:26.37:26.37);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (36.27:36.27:36.27, 26.37:26.37:26.37);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (36.29:36.29:36.29, 26.37:26.37:26.37);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (36.29:36.29:36.29, 26.37:26.37:26.37);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (36.27:36.27:36.27, 26.37:26.37:26.37);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (36.29:36.29:36.29, 26.37:26.37:26.37);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (36.29:36.29:36.29, 26.37:26.37:26.37);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI2222ELD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.72:17.72:17.72);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (21.24:21.24:21.24, 17.74:17.74:17.74);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.73:17.73:17.73);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (21.25:21.25:21.25, 17.74:17.74:17.74);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.73:17.73:17.73);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (21.25:21.25:21.25, 17.74:17.74:17.74);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.72:17.72:17.72);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (21.25:21.25:21.25, 17.74:17.74:17.74);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.72:17.72:17.72);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (21.25:21.25:21.25, 17.74:17.74:17.74);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.72:17.72:17.72);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (21.25:21.25:21.25, 17.74:17.74:17.74);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.73:17.73:17.73);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (21.25:21.25:21.25, 17.74:17.74:17.74);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.72:17.72:17.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (21.25:21.25:21.25, 17.74:17.74:17.74);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (18.25:18.25:18.25, 17.72:17.72:17.72);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (21.25:21.25:21.25, 17.74:17.74:17.74);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (25.07:25.07:25.07, 18.88:18.88:18.88);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.17:19.17:19.17);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.17:19.17:19.17);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.18:19.18:19.18);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.18:19.18:19.18);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.17:19.17:19.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.18:19.18:19.18);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.18:19.18:19.18);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.17:19.17:19.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (19.94:19.94:19.94, 18.02:18.02:18.02);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (23.57:23.57:23.57, 18.04:18.04:18.04);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (27.32:27.32:27.32, 19.17:19.17:19.17);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (21.99:21.99:21.99, 19.65:19.65:19.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (21.99:21.99:21.99, 19.65:19.65:19.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (21.99:21.99:21.99, 19.65:19.65:19.65);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (21.99:21.99:21.99, 19.65:19.65:19.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (21.99:21.99:21.99, 19.65:19.65:19.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (22.00:22.00:22.00, 19.65:19.65:19.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (21.99:21.99:21.99, 19.65:19.65:19.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (21.99:21.99:21.99, 19.65:19.65:19.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (21.99:21.99:21.99, 19.65:19.65:19.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (24.71:24.71:24.71, 19.15:19.15:19.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (27.26:27.26:27.26, 19.89:19.89:19.89);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.83:19.83:19.83);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.82:19.82:19.82);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.82:19.82:19.82);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (24.65:24.65:24.65, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (28.22:28.22:28.22, 19.82:19.82:19.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (30.73:30.73:30.73, 20.56:20.56:20.56);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (19.65:19.65:19.65, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (19.69:19.69:19.69, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (19.69:19.69:19.69, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (19.66:19.66:19.66, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (19.70:19.70:19.70, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (19.70:19.70:19.70, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (19.66:19.66:19.66, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (19.70:19.70:19.70, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (19.70:19.70:19.70, 20.35:20.35:20.35);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (22.95:22.95:22.95, 20.36:20.36:20.36);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (22.99:22.99:22.99, 20.37:20.37:20.37);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (22.99:22.99:22.99, 20.36:20.36:20.36);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (22.97:22.97:22.97, 20.36:20.36:20.36);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (23.00:23.00:23.00, 20.37:20.37:20.37);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (23.00:23.00:23.00, 20.37:20.37:20.37);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (22.97:22.97:22.97, 20.36:20.36:20.36);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (23.00:23.00:23.00, 20.37:20.37:20.37);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (23.00:23.00:23.00, 20.37:20.37:20.37);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (26.55:26.55:26.55, 21.44:21.44:21.44);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (26.58:26.58:26.58, 21.44:21.44:21.44);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (26.59:26.59:26.59, 21.44:21.44:21.44);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (26.57:26.57:26.57, 21.44:21.44:21.44);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (26.60:26.60:26.60, 21.44:21.44:21.44);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (26.60:26.60:26.60, 21.44:21.44:21.44);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (26.57:26.57:26.57, 21.44:21.44:21.44);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (26.60:26.60:26.60, 21.44:21.44:21.44);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (26.60:26.60:26.60, 21.44:21.44:21.44);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (21.33:21.33:21.33, 20.63:20.63:20.63);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (21.37:21.37:21.37, 20.63:20.63:20.63);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (21.37:21.37:21.37, 20.63:20.63:20.63);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (21.34:21.34:21.34, 20.63:20.63:20.63);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (21.38:21.38:21.38, 20.64:20.64:20.64);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (21.38:21.38:21.38, 20.64:20.64:20.64);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (21.34:21.34:21.34, 20.63:20.63:20.63);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (21.38:21.38:21.38, 20.64:20.64:20.64);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (21.38:21.38:21.38, 20.64:20.64:20.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (25.27:25.27:25.27, 20.64:20.64:20.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (25.30:25.30:25.30, 20.65:20.65:20.65);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (25.30:25.30:25.30, 20.65:20.65:20.65);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (25.28:25.28:25.28, 20.65:20.65:20.65);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (25.32:25.32:25.32, 20.65:20.65:20.65);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (25.32:25.32:25.32, 20.65:20.65:20.65);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (25.28:25.28:25.28, 20.65:20.65:20.65);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (25.32:25.32:25.32, 20.65:20.65:20.65);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (25.32:25.32:25.32, 20.65:20.65:20.65);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (28.79:28.79:28.79, 21.71:21.71:21.71);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (28.83:28.83:28.83, 21.72:21.72:21.72);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (28.83:28.83:28.83, 21.72:21.72:21.72);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (28.81:28.81:28.81, 21.72:21.72:21.72);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (28.84:28.84:28.84, 21.72:21.72:21.72);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (28.84:28.84:28.84, 21.72:21.72:21.72);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (28.81:28.81:28.81, 21.72:21.72:21.72);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (28.84:28.84:28.84, 21.72:21.72:21.72);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (28.84:28.84:28.84, 21.72:21.72:21.72);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (23.28:23.28:23.28, 23.36:23.36:23.36);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (23.32:23.32:23.32, 23.37:23.37:23.37);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (23.32:23.32:23.32, 23.37:23.37:23.37);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (23.29:23.29:23.29, 23.37:23.37:23.37);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (23.33:23.33:23.33, 23.37:23.37:23.37);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (23.33:23.33:23.33, 23.37:23.37:23.37);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (23.29:23.29:23.29, 23.37:23.37:23.37);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (23.33:23.33:23.33, 23.37:23.37:23.37);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (23.33:23.33:23.33, 23.37:23.37:23.37);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (26.32:26.32:26.32, 22.81:22.81:22.81);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (26.36:26.36:26.36, 22.81:22.81:22.81);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (26.36:26.36:26.36, 22.81:22.81:22.81);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (26.34:26.34:26.34, 22.81:22.81:22.81);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (26.37:26.37:26.37, 22.81:22.81:22.81);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (26.37:26.37:26.37, 22.81:22.81:22.81);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (26.34:26.34:26.34, 22.81:22.81:22.81);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (26.37:26.37:26.37, 22.81:22.81:22.81);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (26.37:26.37:26.37, 22.81:22.81:22.81);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (28.89:28.89:28.89, 23.66:23.66:23.66);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (28.92:28.92:28.92, 23.66:23.66:23.66);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (28.92:28.92:28.92, 23.66:23.66:23.66);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (28.90:28.90:28.90, 23.66:23.66:23.66);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (28.93:28.93:28.93, 23.67:23.67:23.67);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (28.93:28.93:28.93, 23.66:23.66:23.66);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (28.90:28.90:28.90, 23.66:23.66:23.66);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (28.93:28.93:28.93, 23.66:23.66:23.66);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (28.94:28.94:28.94, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (25.63:25.63:25.63, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (25.67:25.67:25.67, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (25.67:25.67:25.67, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (25.65:25.65:25.65, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (25.68:25.68:25.68, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (25.68:25.68:25.68, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (25.65:25.65:25.65, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (25.68:25.68:25.68, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (25.69:25.69:25.69, 24.22:24.22:24.22);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (29.44:29.44:29.44, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (29.48:29.48:29.48, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (29.48:29.48:29.48, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (29.46:29.46:29.46, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (29.49:29.49:29.49, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (29.49:29.49:29.49, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (29.46:29.46:29.46, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (29.49:29.49:29.49, 23.66:23.66:23.66);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (29.49:29.49:29.49, 23.66:23.66:23.66);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (31.95:31.95:31.95, 24.51:24.51:24.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (31.98:31.98:31.98, 24.51:24.51:24.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (31.98:31.98:31.98, 24.51:24.51:24.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (31.97:31.97:31.97, 24.51:24.51:24.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (32.00:32.00:32.00, 24.51:24.51:24.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (32.00:32.00:32.00, 24.51:24.51:24.51);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (31.97:31.97:31.97, 24.51:24.51:24.51);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (32.00:32.00:32.00, 24.51:24.51:24.51);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (31.99:31.99:31.99, 24.51:24.51:24.51);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI2222HLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.41:23.41:23.41, 17.22:17.22:17.22);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (23.42:23.42:23.42, 17.22:17.22:17.22);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.42:23.42:23.42, 17.22:17.22:17.22);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.41:23.41:23.41, 17.22:17.22:17.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (23.42:23.42:23.42, 17.22:17.22:17.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.42:23.42:23.42, 17.22:17.22:17.22);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.41:23.41:23.41, 17.22:17.22:17.22);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (23.42:23.42:23.42, 17.22:17.22:17.22);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (20.07:20.07:20.07, 17.21:17.21:17.21);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (23.41:23.41:23.41, 17.22:17.22:17.22);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (27.27:27.27:27.27, 18.35:18.35:18.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.74:25.74:25.74, 17.52:17.52:17.52);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (25.74:25.74:25.74, 17.51:17.51:17.51);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.74:25.74:25.74, 17.52:17.52:17.52);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.74:25.74:25.74, 17.52:17.52:17.52);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (25.74:25.74:25.74, 17.51:17.51:17.51);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.74:25.74:25.74, 17.51:17.51:17.51);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.74:25.74:25.74, 17.52:17.52:17.52);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (25.75:25.75:25.75, 17.51:17.51:17.51);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (21.77:21.77:21.77, 17.50:17.50:17.50);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (25.74:25.74:25.74, 17.51:17.51:17.51);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (29.52:29.52:29.52, 18.64:18.64:18.64);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.86:26.86:26.86, 18.65:18.65:18.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.43:29.43:29.43, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.87:26.87:26.87, 18.65:18.65:18.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (29.44:29.44:29.44, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.87:26.87:26.87, 18.65:18.65:18.65);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.44:29.44:29.44, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.87:26.87:26.87, 18.65:18.65:18.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.43:29.43:29.43, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.87:26.87:26.87, 18.65:18.65:18.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (29.44:29.44:29.44, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.87:26.87:26.87, 18.65:18.65:18.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.44:29.44:29.44, 19.38:19.38:19.38);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.87:26.87:26.87, 18.65:18.65:18.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.43:29.43:29.43, 19.38:19.38:19.38);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.87:26.87:26.87, 18.65:18.65:18.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (29.44:29.44:29.44, 19.38:19.38:19.38);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (23.96:23.96:23.96, 19.15:19.15:19.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.87:26.87:26.87, 18.65:18.65:18.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (29.44:29.44:29.44, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (26.63:26.63:26.63, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.40:30.40:30.40, 19.32:19.32:19.32);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (26.63:26.63:26.63, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.41:30.41:30.41, 19.32:19.32:19.32);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (26.64:26.64:26.64, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.41:30.41:30.41, 19.32:19.32:19.32);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (26.63:26.63:26.63, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.41:30.41:30.41, 19.32:19.32:19.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (26.64:26.64:26.64, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.41:30.41:30.41, 19.32:19.32:19.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (26.64:26.64:26.64, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.41:30.41:30.41, 19.32:19.32:19.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (26.64:26.64:26.64, 19.82:19.82:19.82);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.41:30.41:30.41, 19.32:19.32:19.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (26.64:26.64:26.64, 19.82:19.82:19.82);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.41:30.41:30.41, 19.32:19.32:19.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (26.64:26.64:26.64, 19.82:19.82:19.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.41:30.41:30.41, 19.32:19.32:19.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (32.93:32.93:32.93, 20.05:20.05:20.05);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (21.42:21.42:21.42, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (21.49:21.49:21.49, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (21.49:21.49:21.49, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (21.46:21.46:21.46, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (21.52:21.52:21.52, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (21.53:21.53:21.53, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (21.46:21.46:21.46, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (21.53:21.53:21.53, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (21.52:21.52:21.52, 19.10:19.10:19.10);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (25.03:25.03:25.03, 19.12:19.12:19.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (25.09:25.09:25.09, 19.12:19.12:19.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (25.09:25.09:25.09, 19.12:19.12:19.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (25.06:25.06:25.06, 19.12:19.12:19.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (25.12:25.12:25.12, 19.12:19.12:19.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (25.12:25.12:25.12, 19.12:19.12:19.12);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (25.06:25.06:25.06, 19.11:19.11:19.11);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (25.12:25.12:25.12, 19.12:19.12:19.12);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (25.11:25.11:25.11, 19.12:19.12:19.12);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (28.64:28.64:28.64, 20.17:20.17:20.17);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (28.69:28.69:28.69, 20.18:20.18:20.18);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (28.69:28.69:28.69, 20.17:20.17:20.17);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (28.67:28.67:28.67, 20.17:20.17:20.17);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (28.72:28.72:28.72, 20.17:20.17:20.17);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (28.72:28.72:28.72, 20.17:20.17:20.17);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (28.67:28.67:28.67, 20.17:20.17:20.17);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (28.72:28.72:28.72, 20.17:20.17:20.17);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (28.72:28.72:28.72, 20.17:20.17:20.17);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (23.10:23.10:23.10, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (23.17:23.17:23.17, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (23.17:23.17:23.17, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (23.14:23.14:23.14, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (23.20:23.20:23.20, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (23.20:23.20:23.20, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (23.14:23.14:23.14, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (23.20:23.20:23.20, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (23.20:23.20:23.20, 19.38:19.38:19.38);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (27.34:27.34:27.34, 19.39:19.39:19.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (27.39:27.39:27.39, 19.39:19.39:19.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (27.40:27.40:27.40, 19.39:19.39:19.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (27.37:27.37:27.37, 19.39:19.39:19.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (27.42:27.42:27.42, 19.39:19.39:19.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (27.42:27.42:27.42, 19.39:19.39:19.39);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (27.37:27.37:27.37, 19.39:19.39:19.39);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (27.42:27.42:27.42, 19.39:19.39:19.39);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (27.42:27.42:27.42, 19.40:19.40:19.40);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (30.88:30.88:30.88, 20.45:20.45:20.45);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (30.93:30.93:30.93, 20.45:20.45:20.45);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (30.93:30.93:30.93, 20.45:20.45:20.45);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (30.91:30.91:30.91, 20.45:20.45:20.45);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (30.96:30.96:30.96, 20.45:20.45:20.45);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (30.96:30.96:30.96, 20.45:20.45:20.45);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (30.91:30.91:30.91, 20.45:20.45:20.45);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (30.96:30.96:30.96, 20.45:20.45:20.45);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (30.96:30.96:30.96, 20.45:20.45:20.45);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (25.14:25.14:25.14, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (25.20:25.20:25.20, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (25.20:25.20:25.20, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (25.18:25.18:25.18, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (25.23:25.23:25.23, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (25.24:25.24:25.24, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (25.18:25.18:25.18, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (25.24:25.24:25.24, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (25.24:25.24:25.24, 22.16:22.16:22.16);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (28.40:28.40:28.40, 21.60:21.60:21.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (28.45:28.45:28.45, 21.60:21.60:21.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (28.45:28.45:28.45, 21.60:21.60:21.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (28.43:28.43:28.43, 21.60:21.60:21.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (28.48:28.48:28.48, 21.60:21.60:21.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (28.48:28.48:28.48, 21.60:21.60:21.60);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (28.43:28.43:28.43, 21.60:21.60:21.60);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (28.48:28.48:28.48, 21.60:21.60:21.60);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (28.48:28.48:28.48, 21.60:21.60:21.60);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (30.96:30.96:30.96, 22.43:22.43:22.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (31.02:31.02:31.02, 22.43:22.43:22.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (31.02:31.02:31.02, 22.43:22.43:22.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (30.99:30.99:30.99, 22.43:22.43:22.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (31.05:31.05:31.05, 22.43:22.43:22.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (31.05:31.05:31.05, 22.43:22.43:22.43);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (31.00:31.00:31.00, 22.43:22.43:22.43);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (31.05:31.05:31.05, 22.43:22.43:22.43);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (31.05:31.05:31.05, 22.43:22.43:22.43);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (27.50:27.50:27.50, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (27.56:27.56:27.56, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (27.56:27.56:27.56, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (27.54:27.54:27.54, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (27.59:27.59:27.59, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (27.59:27.59:27.59, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (27.54:27.54:27.54, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (27.59:27.59:27.59, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (27.59:27.59:27.59, 23.01:23.01:23.01);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (31.52:31.52:31.52, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (31.57:31.57:31.57, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (31.57:31.57:31.57, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (31.55:31.55:31.55, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (31.60:31.60:31.60, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (31.60:31.60:31.60, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (31.55:31.55:31.55, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (31.60:31.60:31.60, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (31.60:31.60:31.60, 22.45:22.45:22.45);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (34.04:34.04:34.04, 23.28:23.28:23.28);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (34.09:34.09:34.09, 23.28:23.28:23.28);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (34.09:34.09:34.09, 23.28:23.28:23.28);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (34.07:34.07:34.07, 23.28:23.28:23.28);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (34.12:34.12:34.12, 23.28:23.28:23.28);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (34.12:34.12:34.12, 23.28:23.28:23.28);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (34.07:34.07:34.07, 23.28:23.28:23.28);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (34.12:34.12:34.12, 23.28:23.28:23.28);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (34.12:34.12:34.12, 23.28:23.28:23.28);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI2222KLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.24:21.24:21.24);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (30.82:30.82:30.82, 22.42:22.42:22.42);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.25:21.25:21.25);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (30.82:30.82:30.82, 22.42:22.42:22.42);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.25:21.25:21.25);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (30.82:30.82:30.82, 22.42:22.42:22.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.24:21.24:21.24);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (30.83:30.83:30.83, 22.42:22.42:22.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.24:21.24:21.24);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (30.83:30.83:30.83, 22.42:22.42:22.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.24:21.24:21.24);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (30.83:30.83:30.83, 22.42:22.42:22.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.24:21.24:21.24);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (30.83:30.83:30.83, 22.42:22.42:22.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.24:21.24:21.24);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (30.83:30.83:30.83, 22.42:22.42:22.42);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (22.92:22.92:22.92, 21.23:21.23:21.23);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.25:27.25:27.25, 21.24:21.24:21.24);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (30.83:30.83:30.83, 22.42:22.42:22.42);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (24.42:24.42:24.42, 21.50:21.50:21.50);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.52:21.52:21.52);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (24.43:24.43:24.43, 21.50:21.50:21.50);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (24.42:24.42:24.42, 21.50:21.50:21.50);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (24.42:24.42:24.42, 21.50:21.50:21.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.52:21.52:21.52);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (24.43:24.43:24.43, 21.50:21.50:21.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (24.42:24.42:24.42, 21.50:21.50:21.50);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.51:21.51:21.51);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (24.42:24.42:24.42, 21.50:21.50:21.50);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.52:21.52:21.52);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (24.42:24.42:24.42, 21.50:21.50:21.50);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.51:21.51:21.51);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (24.42:24.42:24.42, 21.50:21.50:21.50);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.31:29.31:29.31, 21.51:21.51:21.51);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (32.84:32.84:32.84, 22.69:22.69:22.69);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.43:23.43:23.43);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (30.63:30.63:30.63, 22.90:22.90:22.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (32.95:32.95:32.95, 23.63:23.63:23.63);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.43:23.43:23.43);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (30.62:30.62:30.62, 22.90:22.90:22.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (32.96:32.96:32.96, 23.63:23.63:23.63);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.43:23.43:23.43);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (30.63:30.63:30.63, 22.90:22.90:22.90);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (32.96:32.96:32.96, 23.63:23.63:23.63);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.43:23.43:23.43);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (30.63:30.63:30.63, 22.89:22.89:22.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (32.96:32.96:32.96, 23.63:23.63:23.63);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.43:23.43:23.43);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (30.62:30.62:30.62, 22.89:22.89:22.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (32.96:32.96:32.96, 23.63:23.63:23.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.42:23.42:23.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (30.63:30.63:30.63, 22.89:22.89:22.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (32.96:32.96:32.96, 23.63:23.63:23.63);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.43:23.43:23.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (30.62:30.62:30.62, 22.89:22.89:22.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (32.96:32.96:32.96, 23.63:23.63:23.63);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.42:23.42:23.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (30.63:30.63:30.63, 22.89:22.89:22.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (32.96:32.96:32.96, 23.63:23.63:23.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (26.76:26.76:26.76, 23.43:23.43:23.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (30.63:30.63:30.63, 22.89:22.89:22.89);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (32.96:32.96:32.96, 23.63:23.63:23.63);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (33.88:33.88:33.88, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (36.19:36.19:36.19, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (33.89:33.89:33.89, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (36.19:36.19:36.19, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (33.89:33.89:33.89, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (36.19:36.19:36.19, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (33.89:33.89:33.89, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (36.19:36.19:36.19, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (33.89:33.89:33.89, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (36.20:36.20:36.20, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (33.89:33.89:33.89, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (36.20:36.20:36.20, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (33.89:33.89:33.89, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (36.19:36.19:36.19, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (33.89:33.89:33.89, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (36.20:36.20:36.20, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (29.23:29.23:29.23, 24.12:24.12:24.12);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (33.89:33.89:33.89, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (36.20:36.20:36.20, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (23.43:23.43:23.43, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (23.53:23.53:23.53, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (23.53:23.53:23.53, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (23.48:23.48:23.48, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (23.58:23.58:23.58, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (23.58:23.58:23.58, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (23.49:23.49:23.49, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (23.58:23.58:23.58, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (23.57:23.57:23.57, 23.07:23.07:23.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (27.72:27.72:27.72, 23.08:23.08:23.08);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (27.81:27.81:27.81, 23.09:23.09:23.09);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (27.81:27.81:27.81, 23.09:23.09:23.09);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (27.78:27.78:27.78, 23.09:23.09:23.09);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (27.85:27.85:27.85, 23.09:23.09:23.09);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (27.85:27.85:27.85, 23.09:23.09:23.09);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (27.78:27.78:27.78, 23.09:23.09:23.09);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (27.85:27.85:27.85, 23.09:23.09:23.09);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (27.85:27.85:27.85, 23.09:23.09:23.09);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (31.13:31.13:31.13, 24.21:24.21:24.21);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (31.21:31.21:31.21, 24.22:24.22:24.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (31.21:31.21:31.21, 24.22:24.22:24.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (31.18:31.18:31.18, 24.22:24.22:24.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (31.25:31.25:31.25, 24.22:24.22:24.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (31.25:31.25:31.25, 24.22:24.22:24.22);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (31.18:31.18:31.18, 24.22:24.22:24.22);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (31.25:31.25:31.25, 24.22:24.22:24.22);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (31.25:31.25:31.25, 24.22:24.22:24.22);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (24.93:24.93:24.93, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (25.03:25.03:25.03, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (25.03:25.03:25.03, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (24.99:24.99:24.99, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (25.08:25.08:25.08, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (25.08:25.08:25.08, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (24.99:24.99:24.99, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (25.08:25.08:25.08, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (25.08:25.08:25.08, 23.34:23.34:23.34);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (29.79:29.79:29.79, 23.35:23.35:23.35);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (29.87:29.87:29.87, 23.36:23.36:23.36);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (29.87:29.87:29.87, 23.36:23.36:23.36);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (29.84:29.84:29.84, 23.35:23.35:23.35);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (29.92:29.92:29.92, 23.36:23.36:23.36);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (29.91:29.91:29.91, 23.36:23.36:23.36);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (29.84:29.84:29.84, 23.35:23.35:23.35);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (29.91:29.91:29.91, 23.36:23.36:23.36);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (29.91:29.91:29.91, 23.36:23.36:23.36);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (33.15:33.15:33.15, 24.48:24.48:24.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (33.23:33.23:33.23, 24.48:24.48:24.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (33.23:33.23:33.23, 24.48:24.48:24.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (33.20:33.20:33.20, 24.48:24.48:24.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (33.27:33.27:33.27, 24.48:24.48:24.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (33.27:33.27:33.27, 24.48:24.48:24.48);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (33.20:33.20:33.20, 24.48:24.48:24.48);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (33.27:33.27:33.27, 24.48:24.48:24.48);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (33.27:33.27:33.27, 24.48:24.48:24.48);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (27.13:27.13:27.13, 26.05:26.05:26.05);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (27.22:27.22:27.22, 26.06:26.06:26.06);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (27.22:27.22:27.22, 26.06:26.06:26.06);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (27.18:27.18:27.18, 26.06:26.06:26.06);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (27.26:27.26:27.26, 26.06:26.06:26.06);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (27.26:27.26:27.26, 26.06:26.06:26.06);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (27.18:27.18:27.18, 26.05:26.05:26.05);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (27.26:27.26:27.26, 26.06:26.06:26.06);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (27.26:27.26:27.26, 26.06:26.06:26.06);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (31.04:31.04:31.04, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (31.12:31.12:31.12, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (31.12:31.12:31.12, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (31.09:31.09:31.09, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (31.17:31.17:31.17, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (31.17:31.17:31.17, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (31.09:31.09:31.09, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (31.17:31.17:31.17, 25.49:25.49:25.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (31.17:31.17:31.17, 25.49:25.49:25.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (33.37:33.37:33.37, 26.29:26.29:26.29);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (33.45:33.45:33.45, 26.29:26.29:26.29);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (33.45:33.45:33.45, 26.29:26.29:26.29);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (33.42:33.42:33.42, 26.29:26.29:26.29);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (33.50:33.50:33.50, 26.29:26.29:26.29);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (33.50:33.50:33.50, 26.29:26.29:26.29);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (33.42:33.42:33.42, 26.29:26.29:26.29);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (33.50:33.50:33.50, 26.29:26.29:26.29);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (33.50:33.50:33.50, 26.29:26.29:26.29);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (29.39:29.39:29.39, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (29.48:29.48:29.48, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (29.48:29.48:29.48, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (29.44:29.44:29.44, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (29.53:29.53:29.53, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (29.53:29.53:29.53, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (29.45:29.45:29.45, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (29.53:29.53:29.53, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (29.53:29.53:29.53, 26.84:26.84:26.84);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (34.03:34.03:34.03, 26.27:26.27:26.27);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (34.12:34.12:34.12, 26.27:26.27:26.27);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (34.12:34.12:34.12, 26.27:26.27:26.27);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (34.08:34.08:34.08, 26.27:26.27:26.27);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (34.16:34.16:34.16, 26.27:26.27:26.27);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (34.16:34.16:34.16, 26.27:26.27:26.27);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (34.09:34.09:34.09, 26.27:26.27:26.27);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (34.16:34.16:34.16, 26.27:26.27:26.27);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (34.16:34.16:34.16, 26.27:26.27:26.27);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (36.34:36.34:36.34, 27.07:27.07:27.07);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (36.42:36.42:36.42, 27.08:27.08:27.08);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (36.42:36.42:36.42, 27.08:27.08:27.08);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (36.39:36.39:36.39, 27.07:27.07:27.07);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (36.47:36.47:36.47, 27.08:27.08:27.08);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (36.47:36.47:36.47, 27.08:27.08:27.08);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (36.39:36.39:36.39, 27.07:27.07:27.07);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (36.47:36.47:36.47, 27.08:27.08:27.08);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (36.47:36.47:36.47, 27.08:27.08:27.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222BLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (9.04:9.04:9.04, 5.50:5.50:5.50);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (10.86:10.86:10.86, 5.51:5.51:5.51);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (13.36:13.36:13.36, 5.51:5.51:5.51);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (10.02:10.02:10.02, 5.50:5.50:5.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (11.93:11.93:11.93, 5.51:5.51:5.51);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (14.97:14.97:14.97, 5.51:5.51:5.51);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (12.33:12.33:12.33, 5.50:5.50:5.50);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (14.80:14.80:14.80, 5.51:5.51:5.51);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (17.87:17.87:17.87, 5.52:5.52:5.52);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (10.75:10.75:10.75, 5.85:5.85:5.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (13.07:13.07:13.07, 5.87:5.87:5.87);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (15.56:15.56:15.56, 5.87:5.87:5.87);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (12.18:12.18:12.18, 5.85:5.85:5.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (14.62:14.62:14.62, 5.87:5.87:5.87);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (17.65:17.65:17.65, 5.87:5.87:5.87);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (14.49:14.49:14.49, 5.86:5.86:5.86);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (17.48:17.48:17.48, 5.87:5.87:5.87);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (20.53:20.53:20.53, 5.87:5.87:5.87);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (14.90:14.90:14.90, 7.95:7.95:7.95);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (17.22:17.22:17.22, 7.13:7.13:7.13);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (19.71:19.71:19.71, 7.13:7.13:7.13);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (18.19:18.19:18.19, 7.97:7.97:7.97);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (20.69:20.69:20.69, 7.14:7.14:7.14);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (23.75:23.75:23.75, 7.15:7.15:7.15);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (20.63:20.63:20.63, 7.97:7.97:7.97);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (23.57:23.57:23.57, 7.15:7.15:7.15);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (26.63:26.63:26.63, 7.15:7.15:7.15);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (16.66:16.66:16.66, 8.27:8.27:8.27);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (19.40:19.40:19.40, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (21.87:21.87:21.87, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (20.45:20.45:20.45, 8.28:8.28:8.28);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (23.37:23.37:23.37, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (26.39:26.39:26.39, 7.46:7.46:7.46);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (22.87:22.87:22.87, 8.29:8.29:8.29);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (26.22:26.22:26.22, 7.46:7.46:7.46);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (29.25:29.25:29.25, 7.46:7.46:7.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (18.00:18.00:18.00, 9.14:9.14:9.14);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (20.53:20.53:20.53, 7.71:7.71:7.71);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (23.04:23.04:23.04, 7.71:7.71:7.71);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (21.17:21.17:21.17, 8.75:8.75:8.75);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (23.63:23.63:23.63, 7.49:7.49:7.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (26.69:26.69:26.69, 7.49:7.49:7.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (23.75:23.75:23.75, 8.75:8.75:8.75);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (26.69:26.69:26.69, 7.49:7.49:7.49);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (29.75:29.75:29.75, 7.50:7.50:7.50);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (19.67:19.67:19.67, 9.39:9.39:9.39);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (22.59:22.59:22.59, 7.94:7.94:7.94);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (25.07:25.07:25.07, 7.95:7.95:7.95);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (23.29:23.29:23.29, 9.00:9.00:9.00);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (26.14:26.14:26.14, 7.73:7.73:7.73);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (29.16:29.16:29.16, 7.73:7.73:7.73);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (25.84:25.84:25.84, 9.00:9.00:9.00);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (29.16:29.16:29.16, 7.73:7.73:7.73);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (32.19:32.19:32.19, 7.74:7.74:7.74);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222ELD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (16.34:16.34:16.34, 16.07:16.07:16.07);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (16.35:16.35:16.35, 16.07:16.07:16.07);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (16.35:16.35:16.35, 16.07:16.07:16.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (16.34:16.34:16.34, 16.07:16.07:16.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (16.35:16.35:16.35, 16.07:16.07:16.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (16.35:16.35:16.35, 16.07:16.07:16.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (16.34:16.34:16.34, 16.07:16.07:16.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (16.35:16.35:16.35, 16.07:16.07:16.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (16.35:16.35:16.35, 16.07:16.07:16.07);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (17.85:17.85:17.85, 16.40:16.40:16.40);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (19.10:19.10:19.10, 19.18:19.18:19.18);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (19.17:19.17:19.17, 19.19:19.19:19.19);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (19.17:19.17:19.17, 19.19:19.19:19.19);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (22.26:22.26:22.26, 19.20:19.20:19.20);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (22.32:22.32:22.32, 19.20:19.20:19.20);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (22.31:22.31:22.31, 19.20:19.20:19.20);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (25.93:25.93:25.93, 20.42:20.42:20.42);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (25.98:25.98:25.98, 20.43:20.43:20.43);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (25.98:25.98:25.98, 20.43:20.43:20.43);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (20.62:20.62:20.62, 19.47:19.47:19.47);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (20.69:20.69:20.69, 19.47:19.47:19.47);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (20.69:20.69:20.69, 19.47:19.47:19.47);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (24.36:24.36:24.36, 19.48:19.48:19.48);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (24.41:24.41:24.41, 19.49:19.49:19.49);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (24.41:24.41:24.41, 19.49:19.49:19.49);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (27.96:27.96:27.96, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (28.01:28.01:28.01, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (28.01:28.01:28.01, 20.71:20.71:20.71);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (22.74:22.74:22.74, 21.37:21.37:21.37);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (22.80:22.80:22.80, 21.38:21.38:21.38);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (22.80:22.80:22.80, 21.38:21.38:21.38);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (25.65:25.65:25.65, 20.82:20.82:20.82);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (25.71:25.71:25.71, 20.83:20.83:20.83);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (25.71:25.71:25.71, 20.83:20.83:20.83);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (27.98:27.98:27.98, 21.57:21.57:21.57);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (28.03:28.03:28.03, 21.57:21.57:21.57);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (28.03:28.03:28.03, 21.57:21.57:21.57);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (25.28:25.28:25.28, 22.10:22.10:22.10);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (25.34:25.34:25.34, 22.11:22.11:22.11);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (25.34:25.34:25.34, 22.11:22.11:22.11);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (29.02:29.02:29.02, 21.55:21.55:21.55);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (29.08:29.08:29.08, 21.56:21.56:21.56);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (29.08:29.08:29.08, 21.56:21.56:21.56);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (31.31:31.31:31.31, 22.30:22.30:22.30);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (31.37:31.37:31.37, 22.31:22.31:22.31);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (31.37:31.37:31.37, 22.31:22.31:22.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222HLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (18.71:18.71:18.71, 14.85:14.85:14.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (18.72:18.72:18.72, 14.85:14.85:14.85);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (18.72:18.72:18.72, 14.85:14.85:14.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (18.72:18.72:18.72, 14.85:14.85:14.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (18.72:18.72:18.72, 14.85:14.85:14.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (18.72:18.72:18.72, 14.85:14.85:14.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (18.71:18.71:18.71, 14.85:14.85:14.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (18.72:18.72:18.72, 14.85:14.85:14.85);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (18.72:18.72:18.72, 14.85:14.85:14.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (20.35:20.35:20.35, 15.17:15.17:15.17);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (20.36:20.36:20.36, 15.17:15.17:15.17);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (20.36:20.36:20.36, 15.17:15.17:15.17);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (20.35:20.35:20.35, 15.17:15.17:15.17);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (20.36:20.36:20.36, 15.17:15.17:15.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (20.36:20.36:20.36, 15.17:15.17:15.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (20.36:20.36:20.36, 15.17:15.17:15.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (20.36:20.36:20.36, 15.17:15.17:15.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (20.36:20.36:20.36, 15.17:15.17:15.17);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (21.52:21.52:21.52, 17.03:17.03:17.03);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (21.64:21.64:21.64, 17.03:17.03:17.03);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (21.64:21.64:21.64, 17.03:17.03:17.03);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (25.13:25.13:25.13, 17.04:17.04:17.04);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (25.23:25.23:25.23, 17.04:17.04:17.04);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (25.23:25.23:25.23, 17.04:17.04:17.04);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (29.09:29.09:29.09, 18.19:18.19:18.19);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (29.19:29.19:29.19, 18.19:18.19:18.19);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (29.19:29.19:29.19, 18.19:18.19:18.19);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (23.19:23.19:23.19, 17.31:17.31:17.31);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (23.31:23.31:23.31, 17.31:17.31:17.31);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (23.31:23.31:23.31, 17.31:17.31:17.31);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (27.44:27.44:27.44, 17.32:17.32:17.32);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (27.53:27.53:27.53, 17.32:17.32:17.32);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (27.53:27.53:27.53, 17.32:17.32:17.32);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (31.33:31.33:31.33, 18.47:18.47:18.47);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (31.42:31.42:31.42, 18.47:18.47:18.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (31.42:31.42:31.42, 18.47:18.47:18.47);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (25.27:25.27:25.27, 18.99:18.99:18.99);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (25.37:25.37:25.37, 18.99:18.99:18.99);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (25.38:25.38:25.38, 18.99:18.99:18.99);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (28.52:28.52:28.52, 18.49:18.49:18.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (28.62:28.62:28.62, 18.49:18.49:18.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (28.62:28.62:28.62, 18.49:18.49:18.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (31.09:31.09:31.09, 19.21:19.21:19.21);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (31.18:31.18:31.18, 19.21:19.21:19.21);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (31.18:31.18:31.18, 19.21:19.21:19.21);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (28.02:28.02:28.02, 19.69:19.69:19.69);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (28.12:28.12:28.12, 19.69:19.69:19.69);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (28.12:28.12:28.12, 19.69:19.69:19.69);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (32.16:32.16:32.16, 19.19:19.19:19.19);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (32.25:32.25:32.25, 19.19:19.19:19.19);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (32.26:32.26:32.26, 19.19:19.19:19.19);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (34.69:34.69:34.69, 19.90:19.90:19.90);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (34.78:34.78:34.78, 19.91:19.91:19.91);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (34.78:34.78:34.78, 19.91:19.91:19.91);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222KLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (20.02:20.02:20.02, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (20.02:20.02:20.02, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (20.02:20.02:20.02, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (20.01:20.01:20.01, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (20.02:20.02:20.02, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (20.02:20.02:20.02, 19.04:19.04:19.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (20.02:20.02:20.02, 19.04:19.04:19.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (20.02:20.02:20.02, 19.04:19.04:19.04);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (20.02:20.02:20.02, 19.04:19.04:19.04);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (21.51:21.51:21.51, 19.35:19.35:19.35);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (24.02:24.02:24.02, 20.95:20.95:20.95);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (24.18:24.18:24.18, 20.96:20.96:20.96);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (24.18:24.18:24.18, 20.96:20.96:20.96);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (28.48:28.48:28.48, 20.97:20.97:20.97);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (28.61:28.61:28.61, 20.98:20.98:20.98);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (28.61:28.61:28.61, 20.98:20.98:20.98);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (32.46:32.46:32.46, 22.15:22.15:22.15);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (32.59:32.59:32.59, 22.16:22.16:22.16);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (32.59:32.59:32.59, 22.16:22.16:22.16);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (25.67:25.67:25.67, 21.22:21.22:21.22);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (25.83:25.83:25.83, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (25.83:25.83:25.83, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (30.76:30.76:30.76, 21.23:21.23:21.23);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (30.89:30.89:30.89, 21.24:21.24:21.24);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (30.89:30.89:30.89, 21.24:21.24:21.24);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (34.68:34.68:34.68, 22.41:22.41:22.41);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (34.81:34.81:34.81, 22.42:22.42:22.42);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (34.81:34.81:34.81, 22.42:22.42:22.42);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (27.74:27.74:27.74, 22.93:22.93:22.93);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (27.89:27.89:27.89, 22.94:22.94:22.94);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (27.89:27.89:27.89, 22.94:22.94:22.94);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (31.80:31.80:31.80, 22.45:22.45:22.45);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (31.93:31.93:31.93, 22.46:22.46:22.46);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (31.93:31.93:31.93, 22.46:22.46:22.46);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (34.37:34.37:34.37, 23.18:23.18:23.18);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (34.50:34.50:34.50, 23.19:23.19:23.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (34.50:34.50:34.50, 23.19:23.19:23.19);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (30.50:30.50:30.50, 23.63:23.63:23.63);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (30.64:30.64:30.64, 23.64:23.64:23.64);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (30.64:30.64:30.64, 23.64:23.64:23.64);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (35.44:35.44:35.44, 23.15:23.15:23.15);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (35.57:35.57:35.57, 23.16:23.16:23.16);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (35.57:35.57:35.57, 23.16:23.16:23.16);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (37.98:37.98:37.98, 23.88:23.88:23.88);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (38.10:38.10:38.10, 23.89:23.89:23.89);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (38.10:38.10:38.10, 23.89:23.89:23.89);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22BLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (7.54:7.54:7.54, 4.60:4.60:4.60);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (9.35:9.35:9.35, 4.62:4.62:4.62);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (13.28:13.28:13.28, 4.62:4.62:4.62);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (9.02:9.02:9.02, 4.91:4.91:4.91);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (11.38:11.38:11.38, 4.92:4.92:4.92);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (15.32:15.32:15.32, 4.93:4.93:4.93);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (10.69:10.69:10.69, 6.23:6.23:6.23);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (12.72:12.72:12.72, 5.61:5.61:5.61);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (14.97:14.97:14.97, 5.61:5.61:5.61);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (13.63:13.63:13.63, 7.01:7.01:7.01);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (16.49:16.49:16.49, 6.39:6.39:6.39);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (18.80:18.80:18.80, 6.39:6.39:6.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22ELD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (17.61:17.61:17.61, 14.28:14.28:14.28);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (20.64:20.64:20.64, 14.30:14.30:14.30);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (24.37:24.37:24.37, 15.43:15.43:15.43);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (19.14:19.14:19.14, 14.57:14.57:14.57);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (22.75:22.75:22.75, 14.59:14.59:14.59);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (26.41:26.41:26.41, 15.71:15.71:15.71);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (21.30:21.30:21.30, 16.42:16.42:16.42);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (24.04:24.04:24.04, 15.84:15.84:15.84);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (26.36:26.36:26.36, 16.54:16.54:16.54);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (23.89:23.89:23.89, 17.17:17.17:17.17);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (27.47:27.47:27.47, 16.60:16.60:16.60);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (29.75:29.75:29.75, 17.29:17.29:17.29);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22HLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (18.48:18.48:18.48, 14.98:14.98:14.98);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (21.50:21.50:21.50, 15.00:15.00:15.00);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (27.82:27.82:27.82, 16.13:16.13:16.13);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (20.24:20.24:20.24, 15.27:15.27:15.27);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (23.82:23.82:23.82, 15.28:15.28:15.28);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (30.39:30.39:30.39, 16.41:16.41:16.41);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (21.64:21.64:21.64, 16.85:16.85:16.85);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (24.70:24.70:24.70, 16.35:16.35:16.35);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (27.26:27.26:27.26, 17.05:17.05:17.05);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (27.50:27.50:27.50, 17.50:17.50:17.50);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (31.40:31.40:31.40, 17.00:17.00:17.00);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (34.29:34.29:34.29, 17.70:17.70:17.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22KLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (20.12:20.12:20.12, 18.62:18.62:18.62);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (23.77:23.77:23.77, 18.64:18.64:18.64);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (27.82:27.82:27.82, 19.82:19.82:19.82);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (21.83:21.83:21.83, 18.90:18.90:18.90);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (26.11:26.11:26.11, 18.92:18.92:18.92);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (30.08:30.08:30.08, 20.10:20.10:20.10);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (23.95:23.95:23.95, 20.56:20.56:20.56);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (27.08:27.08:27.08, 20.07:20.07:20.07);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (29.67:29.67:29.67, 20.80:20.80:20.80);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (26.78:26.78:26.78, 21.28:21.28:21.28);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (30.81:30.81:30.81, 20.79:20.79:20.79);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (33.36:33.36:33.36, 21.52:21.52:21.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFBELD(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (13.60:13.60:13.60, 14.90:14.90:14.90);
      (EB *> O) = (4.50:4.50:4.50, 10.20:10.20:10.20, 4.53:4.53:4.53, 4.50:4.50:4.50, 0.53:0.53:0.53, 10.20:10.20:10.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFBHLD(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.04:7.04:7.04, 11.27:11.27:11.27);
      (EB *> O) = (18.98:18.98:18.98, 12.38:12.38:12.38, 5.89:5.89:5.89, 18.98:18.98:18.98, 16.17:16.17:16.17, 12.38:12.38:12.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFBILD(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.66:7.66:7.66, 12.41:12.41:12.41);
      (EB *> O) = (19.59:19.59:19.59, 13.56:13.56:13.56, 7.68:7.68:7.68, 19.59:19.59:19.59, 17.36:17.36:17.36, 13.56:13.56:13.56);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFBKLD(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.35:8.35:8.35, 14.07:14.07:14.07);
      (EB *> O) = (20.43:20.43:20.43, 14.95:14.95:14.95, 9.04:9.04:9.04, 20.43:20.43:20.43, 21.21:21.21:21.21, 14.95:14.95:14.95);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKELD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.62:8.62:8.62, 10.00:10.00:10.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKGLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (6.87:6.87:6.87, 7.84:7.84:7.84);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKHLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (6.75:6.75:6.75, 7.45:7.45:7.45);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKILD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (9.17:9.17:9.17, 8.40:8.40:8.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKJLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.97:8.97:8.97, 8.26:8.26:8.26);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKKLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.52:8.52:8.52, 7.75:7.75:7.75);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKLLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.36:8.36:8.36, 7.68:7.68:7.68);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKMLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.36:8.36:8.36, 7.65:7.65:7.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKNLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.23:8.23:8.23, 7.52:7.52:7.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKQLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (9.45:9.45:9.45, 8.60:8.60:8.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (9.06:9.06:9.06, 12.49:12.49:12.49);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFDLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (9.01:9.01:9.01, 13.44:13.44:13.44);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFELD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (9.21:9.21:9.21, 14.17:14.17:14.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFGLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.58:8.58:8.58, 12.85:12.85:12.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFHLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.64:8.64:8.64, 12.48:12.48:12.48);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFILD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.00:8.00:8.00, 11.92:11.92:11.92);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFJLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.76:7.76:7.76, 11.38:11.38:11.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFKLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.31:7.31:7.31, 10.87:10.87:10.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFLLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.34:7.34:7.34, 11.06:11.06:11.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFMLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.18:7.18:7.18, 10.81:10.81:10.81);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFNLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.24:7.24:7.24, 10.99:10.99:10.99);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFQLD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.24:7.24:7.24, 10.70:10.70:10.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTELD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (13.93:13.93:13.93, 14.60:14.60:14.60);
      (E *> O) = (9.26:9.26:9.26, 2.57:2.57:2.57, 0.69:0.69:0.69, 9.26:9.26:9.26, 8.13:8.13:8.13, 2.57:2.57:2.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTHLD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.35:7.35:7.35, 10.92:10.92:10.92);
      (E *> O) = (7.56:7.56:7.56, 17.05:17.05:17.05, 18.67:18.67:18.67, 7.56:7.56:7.56, 11.76:11.76:11.76, 17.05:17.05:17.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTILD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.88:7.88:7.88, 12.04:12.04:12.04);
      (E *> O) = (8.02:8.02:8.02, 18.21:18.21:18.21, 21.08:21.08:21.08, 8.02:8.02:8.02, 12.87:12.87:12.87, 18.21:18.21:18.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTJLD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.15:8.15:8.15, 12.85:12.85:12.85);
      (E *> O) = (8.30:8.30:8.30, 19.11:19.11:19.11, 21.79:21.79:21.79, 8.30:8.30:8.30, 13.43:13.43:13.43, 19.11:19.11:19.11);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTKLD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.56:8.56:8.56, 13.97:13.97:13.97);
      (E *> O) = (8.73:8.73:8.73, 19.96:19.96:19.96, 22.31:22.31:22.31, 8.73:8.73:8.73, 15.81:15.81:15.81, 19.96:19.96:19.96);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module CKLDLD(I);
  input I;

//Function Block
`protect

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBAHRBELD(Q, QB, D, GB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, GB, RB;

   wire d_GB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  RB,  flag );
   not g4(ck,  d_GB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge GB *> (Q :1'bx)) = (27.96:27.96:27.96, 34.49:34.49:34.49);
      (negedge GB *> (QB :1'bx)) = (47.47:47.47:47.47, 38.81:38.81:38.81);
      (D *> Q) = (17.98:17.98:17.98, 26.64:26.64:26.64);
      (D *> QB) = (39.62:39.62:39.62, 28.81:28.81:28.81);
      (RB *> Q) = (18.55:18.55:18.55, 15.47:15.47:15.47);
      (RB *> QB) = (25.82:25.82:25.82, 29.38:29.38:29.38);

      //  Setup and Hold Time
      specparam setup_D_GB = 36.39;
      specparam hold_D_GB = 11.21;
      $setuphold(posedge GB &&& RB, posedge D, 14.71:14.71:14.71, -9.38:-9.38:-9.38, flag,,,d_GB, d_D);
      $setuphold(posedge GB &&& RB, negedge D, 19.40:19.40:19.40, -12.84:-12.84:-12.84, flag,,,d_GB, d_D);

      //  Recovery Time
      specparam recovery_RB_GB = 34.10;
      specparam recovery_GB_RB = 19.92;
      $recovery(posedge RB, posedge GB &&& d_D, 15.42:15.42:15.42, flag);
      $hold(posedge GB &&& d_D, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_GB = 45.03;
      specparam mpw_neg_RB = 27.31;
      $width(negedge GB, 48.50:48.50:48.50, 0, flag);
      $width(negedge RB, 32.24:32.24:32.24, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBAHRBHLD(Q, QB, D, GB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, GB, RB;

   wire d_GB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  RB,  flag );
   not g4(ck,  d_GB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge GB *> (Q :1'bx)) = (27.80:27.80:27.80, 35.30:35.30:35.30);
      (negedge GB *> (QB :1'bx)) = (50.89:50.89:50.89, 42.17:42.17:42.17);
      (D *> Q) = (19.53:19.53:19.53, 28.62:28.62:28.62);
      (D *> QB) = (44.20:44.20:44.20, 33.88:33.88:33.88);
      (RB *> Q) = (20.00:20.00:20.00, 17.89:17.89:17.89);
      (RB *> QB) = (29.12:29.12:29.12, 34.35:34.35:34.35);

      //  Setup and Hold Time
      specparam setup_D_GB = 36.39;
      specparam hold_D_GB = 11.21;
      $setuphold(posedge GB &&& RB, posedge D, 15.70:15.70:15.70, -11.11:-11.11:-11.11, flag,,,d_GB, d_D);
      $setuphold(posedge GB &&& RB, negedge D, 21.87:21.87:21.87, -15.55:-15.55:-15.55, flag,,,d_GB, d_D);

      //  Recovery Time
      specparam recovery_RB_GB = 34.10;
      specparam recovery_GB_RB = 19.92;
      $recovery(posedge RB, posedge GB &&& d_D, 16.41:16.41:16.41, flag);
      $hold(posedge GB &&& d_D, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_GB = 45.03;
      specparam mpw_neg_RB = 27.31;
      $width(negedge GB, 51.45:51.45:51.45, 0, flag);
      $width(negedge RB, 36.18:36.18:36.18, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRBELD(Q, QB, D, CKB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB;
   supply1 vcc;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  RB,  vcc,  flag );
   not g7(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (37.95:37.95:37.95, 31.88:31.88:31.88);
      (negedge CKB *> (QB :1'bx)) = (43.96:43.96:43.96, 54.44:54.44:54.44);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.46:13.46:13.46);
      (negedge RB *> (QB :1'bx)) = (25.54:25.54:25.54, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 3.36;
      specparam hold_D_CKB = 0.12;
      $setuphold(negedge CKB &&& RB, posedge D, 7.17:7.17:7.17, 3.58:3.58:3.58, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D, 23.45:23.45:23.45, -6.45:-6.45:-6.45, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 10.00;
      $recovery(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, flag);
      $hold(negedge CKB &&& d_D, posedge RB, 25.78:25.78:25.78, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.63;
      specparam mpw_pos_CKB = 8.40;
      specparam mpw_neg_CKB = 8.40;
      $width(negedge RB, 28.54:28.54:28.54, 0, flag);
      $width(posedge CKB, 35.69:35.69:35.69, 0, flag);
      $width(negedge CKB, 42.09:42.09:42.09, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRBHLD(Q, QB, D, CKB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB;
   supply1 vcc;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  RB,  vcc,  flag );
   not g7(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (39.07:39.07:39.07, 32.45:32.45:32.45);
      (negedge CKB *> (QB :1'bx)) = (41.94:41.94:41.94, 50.85:50.85:50.85);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.64:12.64:12.64);
      (negedge RB *> (QB :1'bx)) = (22.10:22.10:22.10, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 3.36;
      specparam hold_D_CKB = 0.12;
      $setuphold(negedge CKB &&& RB, posedge D, 8.16:8.16:8.16, 3.34:3.34:3.34, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D, 24.19:24.19:24.19, -7.34:-7.34:-7.34, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 10.00;
      $recovery(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, flag);
      $hold(negedge CKB &&& d_D, posedge RB, 25.53:25.53:25.53, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.63;
      specparam mpw_pos_CKB = 8.40;
      specparam mpw_neg_CKB = 8.40;
      $width(negedge RB, 24.85:24.85:24.85, 0, flag);
      $width(posedge CKB, 35.69:35.69:35.69, 0, flag);
      $width(negedge CKB, 45.54:45.54:45.54, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRSBELD(Q, QB, D, CKB, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB, SB;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  RB,  SB,  flag );
   and g4(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (47.63:47.63:47.63, 42.78:42.78:42.78);
      (negedge CKB *> (QB :1'bx)) = (61.62:61.62:61.62, 67.66:67.66:67.66);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 19.10:19.10:19.10);
      (negedge RB *> (QB :1'bx)) = (37.83:37.83:37.83, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (49.71:49.71:49.71, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 23.38:23.38:23.38);

      //  Setup and Hold Time
      specparam setup_D_CKB = 6.66;
      specparam hold_D_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D, 15.80:15.80:15.80, 5.06:5.06:5.06, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D, 28.13:28.13:28.13, -6.28:-6.28:-6.28, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.30;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recovery(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, negedge CKB &&& ~d_D, 4.21:4.21:4.21, flag);
      $hold(negedge CKB &&& d_D, posedge RB, 32.68:32.68:32.68, flag);
      $hold(negedge CKB &&& ~d_D, posedge SB, 4.82:4.82:4.82, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.47;
      specparam mpw_neg_SB = 16.47;
      specparam mpw_pos_CKB = 12.39;
      specparam mpw_neg_CKB = 12.39;
      $width(negedge RB, 43.57:43.57:43.57, 0, flag);
      $width(negedge SB, 60.08:60.08:60.08, 0, flag);
      $width(posedge CKB, 33.72:33.72:33.72, 0, flag);
      $width(negedge CKB, 57.37:57.37:57.37, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRSBHLD(Q, QB, D, CKB, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB, SB;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  RB,  SB,  flag );
   and g4(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (49.18:49.18:49.18, 43.14:43.14:43.14);
      (negedge CKB *> (QB :1'bx)) = (56.38:56.38:56.38, 64.98:64.98:64.98);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.29:17.29:17.29);
      (negedge RB *> (QB :1'bx)) = (30.30:30.30:30.30, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (51.15:51.15:51.15, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 18.92:18.92:18.92);

      //  Setup and Hold Time
      specparam setup_D_CKB = 6.66;
      specparam hold_D_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D, 16.30:16.30:16.30, 5.31:5.31:5.31, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D, 27.88:27.88:27.88, -4.06:-4.06:-4.06, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.30;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recovery(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, negedge CKB &&& ~d_D, 3.47:3.47:3.47, flag);
      $hold(negedge CKB &&& d_D, posedge RB, 31.94:31.94:31.94, flag);
      $hold(negedge CKB &&& ~d_D, posedge SB, 5.06:5.06:5.06, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.47;
      specparam mpw_neg_SB = 16.47;
      specparam mpw_pos_CKB = 12.39;
      specparam mpw_neg_CKB = 12.39;
      $width(negedge RB, 36.18:36.18:36.18, 0, flag);
      $width(negedge SB, 65.25:65.25:65.25, 0, flag);
      $width(posedge CKB, 33.72:33.72:33.72, 0, flag);
      $width(negedge CKB, 61.31:61.31:61.31, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRBELD(Q, QB, D, TD, CKB, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, TD, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g5(QB, qt);
   dffrsb_udp g2(qt, d1, ck, RB, vcc, flag);
   not g1(ck,  d_CKB );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag; // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (37.71:37.71:37.71, 31.73:31.73:31.73);
      (negedge CKB *> (QB :1'bx)) = (43.91:43.91:43.91, 54.41:54.41:54.41);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.43:13.43:13.43);
      (negedge RB *> (QB :1'bx)) = (25.62:25.62:25.62, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 7.00;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 7.30;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.28;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& RB, posedge D &&& ~SEL, 13.58:13.58:13.58, -1.10:-1.10:-1.10, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D &&& ~SEL, 26.65:26.65:26.65, -12.22:-12.22:-12.22, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, posedge SEL, 81.89:81.89:81.89, -7.02:-7.02:-7.02, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, negedge SEL, 27.39:27.39:27.39, -11.46:-11.46:-11.46, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, posedge TD &&& SEL, 22.71:22.71:22.71, -6.03:-6.03:-6.03, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& RB, negedge TD &&& SEL, 83.86:83.86:83.86, -20.44:-20.44:-20.44, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 9.50;
      $recovery(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(negedge CKB &&& D_flag1, posedge RB, 25.53:25.53:25.53, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.10;
      specparam mpw_pos_CKB = 15.30;
      specparam mpw_neg_CKB = 15.30;
      $width(negedge RB, 28.54:28.54:28.54, 0, flag);
      $width(posedge CKB, 46.47:46.47:46.47, 0, flag);
      $width(negedge CKB, 41.60:41.60:41.60, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRBHLD(Q, QB, D, TD, CKB, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, TD, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g5(QB, qt);
   dffrsb_udp g2(qt, d1, ck, RB, vcc, flag);
   not g1(ck,  d_CKB );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag; // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (39.37:39.37:39.37, 32.68:32.68:32.68);
      (negedge CKB *> (QB :1'bx)) = (42.19:42.19:42.19, 51.19:51.19:51.19);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.67:12.67:12.67);
      (negedge RB *> (QB :1'bx)) = (22.15:22.15:22.15, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 7.00;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 7.30;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.28;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& RB, posedge D &&& ~SEL, 13.83:13.83:13.83, -0.85:-0.85:-0.85, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D &&& ~SEL, 26.90:26.90:26.90, -12.45:-12.45:-12.45, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, posedge SEL, 82.13:82.13:82.13, -6.77:-6.77:-6.77, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, negedge SEL, 27.64:27.64:27.64, -11.46:-11.46:-11.46, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, posedge TD &&& SEL, 22.95:22.95:22.95, -5.79:-5.79:-5.79, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& RB, negedge TD &&& SEL, 84.10:84.10:84.10, -20.66:-20.66:-20.66, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 9.50;
      $recovery(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(negedge CKB &&& D_flag1, posedge RB, 25.28:25.28:25.28, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.10;
      specparam mpw_pos_CKB = 15.30;
      specparam mpw_neg_CKB = 15.30;
      $width(negedge RB, 25.83:25.83:25.83, 0, flag);
      $width(posedge CKB, 46.53:46.53:46.53, 0, flag);
      $width(negedge CKB, 45.54:45.54:45.54, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRSBELD(Q, QB, D, TD, CKB, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, TD, CKB, RB, SB, SEL;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt, d1, ck, RB, SB, flag);
   and g4(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );
   mux2_udp g8(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (47.42:47.42:47.42, 42.63:42.63:42.63);
      (negedge CKB *> (QB :1'bx)) = (61.62:61.62:61.62, 67.63:67.63:67.63);
      (negedge SB *> (Q :1'bx)) = (49.39:49.39:49.39, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 23.51:23.51:23.51);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 19.11:19.11:19.11);
      (negedge RB *> (QB :1'bx)) = (37.99:37.99:37.99, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 9.85;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 8.50;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.40;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D &&& ~SEL, 21.23:21.23:21.23, 1.12:1.12:1.12, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D &&& ~SEL, 30.84:30.84:30.84, -8.00:-8.00:-8.00, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge SEL, 85.34:85.34:85.34, -3.57:-3.57:-3.57, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge SEL, 31.83:31.83:31.83, -8.50:-8.50:-8.50, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge TD &&& SEL, 30.10:30.10:30.10, -2.33:-2.33:-2.33, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge TD &&& SEL, 88.54:88.54:88.54, -27.09:-27.09:-27.09, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.83;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recovery(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, negedge CKB &&& ~D_flag1, 4.21:4.21:4.21, flag);
      $hold(negedge CKB &&& D_flag1, posedge RB, 32.19:32.19:32.19, flag);
      $hold(negedge CKB &&& ~D_flag1, posedge SB, 4.82:4.82:4.82, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.50;
      specparam mpw_neg_SB = 16.50;
      specparam mpw_pos_CKB = 16.17;
      specparam mpw_neg_CKB = 15.31;
      $width(negedge RB, 43.57:43.57:43.57, 0, flag);
      $width(negedge SB, 59.83:59.83:59.83, 0, flag);
      $width(posedge CKB, 44.31:44.31:44.31, 0, flag);
      $width(negedge CKB, 56.38:56.38:56.38, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRSBHLD(Q, QB, D, TD, CKB, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, TD, CKB, RB, SB, SEL;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt, d1, ck, RB, SB, flag);
   and g4(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );
   mux2_udp g8(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (49.40:49.40:49.40, 43.39:43.39:43.39);
      (negedge CKB *> (QB :1'bx)) = (56.74:56.74:56.74, 65.33:65.33:65.33);
      (negedge SB *> (Q :1'bx)) = (51.33:51.33:51.33, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 19.06:19.06:19.06);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.52:17.52:17.52);
      (negedge RB *> (QB :1'bx)) = (30.64:30.64:30.64, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 9.85;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 8.50;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.40;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D &&& ~SEL, 22.21:22.21:22.21, 1.37:1.37:1.37, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D &&& ~SEL, 30.84:30.84:30.84, -5.79:-5.79:-5.79, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge SEL, 87.56:87.56:87.56, -3.57:-3.57:-3.57, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge SEL, 33.06:33.06:33.06, -6.28:-6.28:-6.28, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge TD &&& SEL, 31.34:31.34:31.34, -2.33:-2.33:-2.33, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge TD &&& SEL, 91.50:91.50:91.50, -29.95:-29.95:-29.95, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.83;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recovery(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, negedge CKB &&& ~D_flag1, 3.47:3.47:3.47, flag);
      $hold(negedge CKB &&& D_flag1, posedge RB, 31.70:31.70:31.70, flag);
      $hold(negedge CKB &&& ~D_flag1, posedge SB, 5.06:5.06:5.06, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.50;
      specparam mpw_neg_SB = 16.50;
      specparam mpw_pos_CKB = 16.17;
      specparam mpw_neg_CKB = 15.31;
      $width(negedge RB, 36.67:36.67:36.67, 0, flag);
      $width(negedge SB, 65.25:65.25:65.25, 0, flag);
      $width(posedge CKB, 45.54:45.54:45.54, 0, flag);
      $width(negedge CKB, 61.80:61.80:61.80, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELAKLD(O, I);

  output O;
  input I;

  parameter error_limit = (108.97:108.97:108.97);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 
    if(warn_flag==0) (I *> O) = (40.25:40.25:40.25, 45.65:45.65:45.65);
  endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELBKLD(O, I);

  output O;
  input I;

  parameter error_limit = (165.59:165.59:165.59);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 
    if(warn_flag==0) (I *> O) = (74.14:74.14:74.14, 79.36:79.36:79.36);
  endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELCKLD(O, I);

  output O;
  input I;

  parameter error_limit = (222.31:222.31:222.31);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 
    if(warn_flag==0) (I *> O) = (118.12:118.12:118.12, 119.27:119.27:119.27);
  endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELDKLD(O, I);

  output O;
  input I;

  parameter error_limit = (349.64:349.64:349.64);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 
    if(warn_flag==0) (I *> O) = (198.94:198.94:198.94, 204.88:204.88:204.88);
  endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCLRBELD(Q, QB, D, CK, RB, LD);
   reg flag; // Notifier flag
   reg  D_flag1, LD_flag1, RB_flag1;
   wire D_flag, LD_flag, RB_flag;
   output Q, QB;
   input D, CK, RB, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB;

//Function Block
`protect
   buf b1 (D_, d_D );
   buf b2 (LD_, d_LD );
   buf b3 (RB_, d_RB );
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
// Define the flag for timing check
  assign D_flag  = D_flag1;   // For Model-Tec complier
  assign LD_flag = LD_flag1;  // For Model-Tec complier
  assign RB_flag = RB_flag1;  // For Model-Tec complier
  always @(LD_ or RB_)
    begin
      if ((LD_ === 1'b1) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_)
    begin
      if ((RB_ === 1'b1) && (D_ !== Q))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end
  always @(di)
    begin
      if (di===1'b1)
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (30.88:30.88:30.88, 31.70:31.70:31.70);
      (posedge CK *> (QB :1'bx)) = (46.93:46.93:46.93, 52.53:52.53:52.53);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 14.52;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 11.20;
      specparam hold_RB_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 23.20:23.20:23.20, -12.44:-12.44:-12.44, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 28.38:28.38:28.38, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 33.80:33.80:33.80, -17.62:-17.62:-17.62, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 29.86:29.86:29.86, -9.73:-9.73:-9.73, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 25.17:25.17:25.17, -14.66:-14.66:-14.66, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 20.98:20.98:20.98, -5.05:-5.05:-5.05, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 22.89;
      specparam mpw_pos_CK = 18.89;
      $width(negedge CK, 44.49:44.49:44.49, 0, flag);
      $width(posedge CK, 29.78:29.78:29.78, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCLRBHLD(Q, QB, D, CK, RB, LD);
   reg flag; // Notifier flag
   reg  D_flag1, LD_flag1, RB_flag1;
   wire D_flag, LD_flag, RB_flag;
   output Q, QB;
   input D, CK, RB, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB;

//Function Block
`protect
   buf b1 (D_, d_D );
   buf b2 (LD_, d_LD );
   buf b3 (RB_, d_RB );
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
// Define the flag for timing check
  assign D_flag  = D_flag1;   // For Model-Tec complier
  assign LD_flag = LD_flag1;  // For Model-Tec complier
  assign RB_flag = RB_flag1;  // For Model-Tec complier
  always @(LD_ or RB_)
    begin
      if ((LD_ === 1'b1) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_)
    begin
      if ((RB_ === 1'b1) && (D_ !== Q))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end
  always @(di)
    begin
      if (di===1'b1)
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.08:33.08:33.08, 31.01:31.01:31.01);
      (posedge CK *> (QB :1'bx)) = (44.21:44.21:44.21, 48.73:48.73:48.73);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.40;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 14.40;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 10.80;
      specparam hold_RB_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 22.46:22.46:22.46, -12.20:-12.20:-12.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 28.62:28.62:28.62, -9.24:-9.24:-9.24, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 34.05:34.05:34.05, -17.62:-17.62:-17.62, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 29.61:29.61:29.61, -10.22:-10.22:-10.22, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 24.43:24.43:24.43, -14.41:-14.41:-14.41, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 21.23:21.23:21.23, -5.05:-5.05:-5.05, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 22.89;
      specparam mpw_pos_CK = 19.69;
      $width(negedge CK, 45.54:45.54:45.54, 0, flag);
      $width(posedge CK, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCRBELD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1,  d_D,  d_RB );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (30.88:30.88:30.88, 31.66:31.66:31.66);
      (posedge CK *> (QB :1'bx)) = (43.54:43.54:43.54, 46.12:46.12:46.12);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.12;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 6.63;
      specparam hold_RB_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& RB, 15.06:15.06:15.06, -6.28:-6.28:-6.28, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& RB, 22.21:22.21:22.21, -6.03:-6.03:-6.03, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& D, 15.55:15.55:15.55, -6.77:-6.77:-6.77, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& D, 23.94:23.94:23.94, -7.26:-7.26:-7.26, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 13.89;
      specparam mpw_pos_CK = 12.99;
      $width(negedge CK, 46.03:46.03:46.03, 0, flag);
      $width(posedge CK, 28.67:28.67:28.67, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCRBHLD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1,  d_D,  d_RB );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.12:33.12:33.12, 31.07:31.07:31.07);
      (posedge CK *> (QB :1'bx)) = (41.25:41.25:41.25, 44.68:44.68:44.68);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 6.00;
      specparam hold_RB_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& RB, 14.57:14.57:14.57, -6.28:-6.28:-6.28, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& RB, 22.46:22.46:22.46, -6.03:-6.03:-6.03, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& D, 15.06:15.06:15.06, -6.52:-6.52:-6.52, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& D, 24.19:24.19:24.19, -7.51:-7.51:-7.51, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 13.02;
      specparam mpw_pos_CK = 12.32;
      $width(negedge CK, 46.40:46.40:46.40, 0, flag);
      $width(posedge CK, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFECLD(Q, QB, D, CK, EB);

  output Q, QB;
  input D, CK, EB;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB;

//Function Block
`protect
  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.62:33.62:33.62, 34.90:34.90:34.90);
      (posedge CK *> (QB :1'bx)) = (49.36:49.36:49.36, 53.06:53.06:53.06);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& ~EB, 19.99:19.99:19.99, -9.24:-9.24:-9.24, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~EB, 32.82:32.82:32.82, -10.72:-10.72:-10.72, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB, 28.38:28.38:28.38, -10.22:-10.22:-10.22, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB, 33.06:33.06:33.06, -22.80:-22.80:-22.80, flag,,,d_CK, d_EB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 52.31:52.31:52.31, 0, flag);
      $width(posedge CK, 31.75:31.75:31.75, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFEELD(Q, QB, D, CK, EB);

  output Q, QB;
  input D, CK, EB;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB;

//Function Block
`protect
  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.95:33.95:33.95, 32.65:32.65:32.65);
      (posedge CK *> (QB :1'bx)) = (44.88:44.88:44.88, 49.94:49.94:49.94);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& ~EB, 19.50:19.50:19.50, -8.99:-8.99:-8.99, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~EB, 34.05:34.05:34.05, -11.95:-11.95:-11.95, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB, 28.87:28.87:28.87, -9.98:-9.98:-9.98, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB, 34.29:34.29:34.29, -23.05:-23.05:-23.05, flag,,,d_CK, d_EB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 49.48:49.48:49.48, 0, flag);
      $width(posedge CK, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFEHLD(Q, QB, D, CK, EB);

  output Q, QB;
  input D, CK, EB;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB;

//Function Block
`protect
  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (37.15:37.15:37.15, 32.49:32.49:32.49);
      (posedge CK *> (QB :1'bx)) = (41.90:41.90:41.90, 48.11:48.11:48.11);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& ~EB, 18.51:18.51:18.51, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~EB, 34.29:34.29:34.29, -12.69:-12.69:-12.69, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB, 28.38:28.38:28.38, -9.73:-9.73:-9.73, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB, 34.54:34.54:34.54, -23.29:-23.29:-23.29, flag,,,d_CK, d_EB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 49.98:49.98:49.98, 0, flag);
      $width(posedge CK, 39.63:39.63:39.63, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFEKLD(Q, QB, D, CK, EB);

  output Q, QB;
  input D, CK, EB;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB;

//Function Block
`protect
  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (37.33:37.33:37.33, 32.79:32.79:32.79);
      (posedge CK *> (QB :1'bx)) = (46.34:46.34:46.34, 52.83:52.83:52.83);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& ~EB, 19.01:19.01:19.01, -7.76:-7.76:-7.76, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~EB, 36.52:36.52:36.52, -14.17:-14.17:-14.17, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB, 29.86:29.86:29.86, -8.99:-8.99:-8.99, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB, 36.76:36.76:36.76, -24.52:-24.52:-24.52, flag,,,d_CK, d_EB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 43.57:43.57:43.57, 0, flag);
      $width(posedge CK, 39.63:39.63:39.63, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERBCLD(Q, QB, D, CK, EB, RB);

  output Q, QB;
  input D, CK, EB, RB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;

//Function Block
`protect
  buf b3 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  RB,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Append pseudo gate for timing violation checking
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or d_D or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = d_D;
      else
           flag_two1 = qt;
    end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (39.09:39.09:39.09, 37.22:37.22:37.22);
      (posedge CK *> (QB :1'bx)) = (51.70:51.70:51.70, 59.94:59.94:59.94);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.42:17.42:17.42);
      (negedge RB *> (QB :1'bx)) = (31.93:31.93:31.93, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& ~EB, 20.49:20.49:20.49, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~EB, 34.79:34.79:34.79, -8.50:-8.50:-8.50, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB, 26.16:26.16:26.16, -9.73:-9.73:-9.73, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB, 35.28:35.28:35.28, -23.54:-23.54:-23.54, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recovery(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag, posedge RB, 21.83:21.83:21.83, flag);      
      
      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 54.29:54.29:54.29, 0, flag);
      $width(posedge CK, 36.18:36.18:36.18, 0, flag);
      $width(negedge RB, 41.60:41.60:41.60, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERBELD(Q, QB, D, CK, EB, RB);

  output Q, QB;
  input D, CK, EB, RB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;

//Function Block
`protect
  buf b3 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  RB,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Append pseudo gate for timing violation checking
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or d_D or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = d_D;
      else
           flag_two1 = qt;
    end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (39.59:39.59:39.59, 33.55:33.55:33.55);
      (posedge CK *> (QB :1'bx)) = (46.31:46.31:46.31, 56.32:56.32:56.32);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 14.11:14.11:14.11);
      (negedge RB *> (QB :1'bx)) = (26.83:26.83:26.83, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& ~EB, 19.75:19.75:19.75, -8.25:-8.25:-8.25, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~EB, 36.27:36.27:36.27, -9.48:-9.48:-9.48, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB, 26.65:26.65:26.65, -9.24:-9.24:-9.24, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB, 36.52:36.52:36.52, -24.03:-24.03:-24.03, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recovery(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag, posedge RB, 20.85:20.85:20.85, flag);      
      
      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 51.45:51.45:51.45, 0, flag);
      $width(posedge CK, 39.63:39.63:39.63, 0, flag);
      $width(negedge RB, 30.27:30.27:30.27, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERBHLD(Q, QB, D, CK, EB, RB);

  output Q, QB;
  input D, CK, EB, RB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;

//Function Block
`protect
  buf b3 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  RB,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Append pseudo gate for timing violation checking
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or d_D or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = d_D;
      else
           flag_two1 = qt;
    end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (42.26:42.26:42.26, 34.23:34.23:34.23);
      (posedge CK *> (QB :1'bx)) = (43.96:43.96:43.96, 54.25:54.25:54.25);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.07:13.07:13.07);
      (negedge RB *> (QB :1'bx)) = (22.69:22.69:22.69, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& ~EB, 19.25:19.25:19.25, -7.76:-7.76:-7.76, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~EB, 36.52:36.52:36.52, -9.48:-9.48:-9.48, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB, 25.91:25.91:25.91, -8.99:-8.99:-8.99, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB, 36.76:36.76:36.76, -24.03:-24.03:-24.03, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recovery(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag, posedge RB, 20.11:20.11:20.11, flag);      
      
      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 51.95:51.95:51.95, 0, flag);
      $width(posedge CK, 44.06:44.06:44.06, 0, flag);
      $width(negedge RB, 26.33:26.33:26.33, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERBKLD(Q, QB, D, CK, EB, RB);

  output Q, QB;
  input D, CK, EB, RB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;

//Function Block
`protect
  buf b3 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  RB,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Append pseudo gate for timing violation checking
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or d_D or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = d_D;
      else
           flag_two1 = qt;
    end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (43.05:43.05:43.05, 34.51:34.51:34.51);
      (posedge CK *> (QB :1'bx)) = (48.36:48.36:48.36, 60.21:60.21:60.21);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 16.55:16.55:16.55);
      (negedge RB *> (QB :1'bx)) = (30.33:30.33:30.33, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& ~EB, 19.25:19.25:19.25, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~EB, 37.75:37.75:37.75, -10.47:-10.47:-10.47, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB, 26.90:26.90:26.90, -7.76:-7.76:-7.76, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB, 37.99:37.99:37.99, -24.77:-24.77:-24.77, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recovery(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag, posedge RB, 16.65:16.65:16.65, flag);      
      
      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 43.57:43.57:43.57, 0, flag);
      $width(posedge CK, 45.54:45.54:45.54, 0, flag);
      $width(negedge RB, 32.48:32.48:32.48, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERSBCLD(Q, QB, D, CK, EB, RB, SB);

  output Q, QB;
  input D, CK, EB, RB, SB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;

//Function Block
`protect
  buf b1 (D_, d_D );      //Avoid MIPD.
  buf b2 (EB_, d_EB );      //Avoid MIPD.
  mux2_udp g1(qt_i,  D_,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  RB,  SB,  flag );  
  buf g3(Q, qt);
  not g4(qb1, qt);
  or g5(rs, RB, SB);
  and g6(QB, qb1, rs);

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, SB, RB);
  or (_SB_or_RB_, SB, RB);
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or D_ or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = D_;
      else
           flag_two1 = qt;
    end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (42.64:42.64:42.64, 41.75:41.75:41.75);
      (posedge CK *> (QB :1'bx)) = (61.40:61.40:61.40, 65.18:65.18:65.18);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.74:17.74:17.74);
      (negedge RB *> (QB :1'bx)) = (37.30:37.30:37.30, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (48.60:48.60:48.60, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 27.28:27.28:27.28);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~EB, 27.15:27.15:27.15, -7.76:-7.76:-7.76, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~EB, 40.21:40.21:40.21, -7.76:-7.76:-7.76, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB, 26.65:26.65:26.65, -8.99:-8.99:-8.99, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB, 40.46:40.46:40.46, -25.76:-25.76:-25.76, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recovery(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag, 3.72:3.72:3.72, flag);
      $hold(posedge CK &&& D_flag, posedge RB, 20.85:20.85:20.85, flag);
      $hold(posedge CK &&& ~D_flag, posedge SB, 3.34:3.34:3.34, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 42.09:42.09:42.09, 0, flag);
      $width(negedge SB, 59.83:59.83:59.83, 0, flag);
      $width(posedge CK, 41.60:41.60:41.60, 0, flag);
      $width(negedge CK, 60.20:60.20:60.20, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERSBELD(Q, QB, D, CK, EB, RB, SB);

  output Q, QB;
  input D, CK, EB, RB, SB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;

//Function Block
`protect
  buf b1 (D_, d_D );      //Avoid MIPD.
  buf b2 (EB_, d_EB );      //Avoid MIPD.
  mux2_udp g1(qt_i,  D_,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  RB,  SB,  flag );  
  buf g3(Q, qt);
  not g4(qb1, qt);
  or g5(rs, RB, SB);
  and g6(QB, qb1, rs);

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, SB, RB);
  or (_SB_or_RB_, SB, RB);
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or D_ or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = D_;
      else
           flag_two1 = qt;
    end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (43.24:43.24:43.24, 37.35:37.35:37.35);
      (posedge CK *> (QB :1'bx)) = (57.38:57.38:57.38, 67.86:67.86:67.86);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.66:13.66:13.66);
      (negedge RB *> (QB :1'bx)) = (33.49:33.49:33.49, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (49.59:49.59:49.59, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 28.52:28.52:28.52);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~EB, 26.65:26.65:26.65, -7.26:-7.26:-7.26, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~EB, 41.69:41.69:41.69, -8.50:-8.50:-8.50, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB, 27.15:27.15:27.15, -8.50:-8.50:-8.50, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB, 41.94:41.94:41.94, -26.75:-26.75:-26.75, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recovery(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag, 4.95:4.95:4.95, flag);
      $hold(posedge CK &&& D_flag, posedge RB, 19.37:19.37:19.37, flag);
      $hold(posedge CK &&& ~D_flag, posedge SB, 1.86:1.86:1.86, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 28.73:28.73:28.73, 0, flag);
      $width(negedge SB, 61.80:61.80:61.80, 0, flag);
      $width(posedge CK, 44.49:44.49:44.49, 0, flag);
      $width(negedge CK, 57.37:57.37:57.37, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERSBHLD(Q, QB, D, CK, EB, RB, SB);

  output Q, QB;
  input D, CK, EB, RB, SB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;

//Function Block
`protect
  buf b1 (D_, d_D );      //Avoid MIPD.
  buf b2 (EB_, d_EB );      //Avoid MIPD.
  mux2_udp g1(qt_i,  D_,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  RB,  SB,  flag );  
  buf g3(Q, qt);
  not g4(qb1, qt);
  or g5(rs, RB, SB);
  and g6(QB, qb1, rs);

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, SB, RB);
  or (_SB_or_RB_, SB, RB);
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or D_ or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = D_;
      else
           flag_two1 = qt;
    end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (45.41:45.41:45.41, 42.34:42.34:42.34);
      (posedge CK *> (QB :1'bx)) = (57.23:57.23:57.23, 63.95:63.95:63.95);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.50:17.50:17.50);
      (negedge RB *> (QB :1'bx)) = (32.16:32.16:32.16, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (52.21:52.21:52.21, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 21.62:21.62:21.62);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~EB, 27.64:27.64:27.64, -7.02:-7.02:-7.02, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~EB, 41.94:41.94:41.94, -8.50:-8.50:-8.50, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB, 27.15:27.15:27.15, -8.00:-8.00:-8.00, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB, 42.19:42.19:42.19, -24.43:-24.43:-24.43, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recovery(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag, 4.95:4.95:4.95, flag);
      $hold(posedge CK &&& D_flag, posedge RB, 18.87:18.87:18.87, flag);
      $hold(posedge CK &&& ~D_flag, posedge SB, 1.86:1.86:1.86, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 36.61:36.61:36.61, 0, flag);
      $width(negedge SB, 67.22:67.22:67.22, 0, flag);
      $width(posedge CK, 48.00:48.00:48.00, 0, flag);
      $width(negedge CK, 58.10:58.10:58.10, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERSBKLD(Q, QB, D, CK, EB, RB, SB);

  output Q, QB;
  input D, CK, EB, RB, SB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;

//Function Block
`protect
  buf b1 (D_, d_D );      //Avoid MIPD.
  buf b2 (EB_, d_EB );      //Avoid MIPD.
  mux2_udp g1(qt_i,  D_,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  RB,  SB,  flag );  
  buf g3(Q, qt);
  not g4(qb1, qt);
  or g5(rs, RB, SB);
  and g6(QB, qb1, rs);

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, SB, RB);
  or (_SB_or_RB_, SB, RB);
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or D_ or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = D_;
      else
           flag_two1 = qt;
    end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (46.59:46.59:46.59, 44.71:44.71:44.71);
      (posedge CK *> (QB :1'bx)) = (66.04:66.04:66.04, 72.55:72.55:72.55);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 22.98:22.98:22.98);
      (negedge RB *> (QB :1'bx)) = (44.18:44.18:44.18, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (54.82:54.82:54.82, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 27.15:27.15:27.15);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~EB, 26.65:26.65:26.65, -6.03:-6.03:-6.03, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~EB, 42.68:42.68:42.68, -9.24:-9.24:-9.24, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB, 27.64:27.64:27.64, -7.02:-7.02:-7.02, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB, 43.17:43.17:43.17, -24.87:-24.87:-24.87, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recovery(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag, 6.92:6.92:6.92, flag);
      $hold(posedge CK &&& D_flag, posedge RB, 15.17:15.17:15.17, flag);
      $hold(posedge CK &&& ~D_flag, posedge SB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 47.51:47.51:47.51, 0, flag);
      $width(negedge SB, 63.28:63.28:63.28, 0, flag);
      $width(posedge CK, 49.98:49.98:49.98, 0, flag);
      $width(negedge CK, 48.00:48.00:48.00, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFCLD(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.29:31.29:31.29, 32.08:32.08:32.08);
      (posedge CK *> (QB :1'bx)) = (42.96:42.96:42.96, 45.27:45.27:45.27);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.10;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 14.08:14.08:14.08, -5.54:-5.54:-5.54, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 19.25:19.25:19.25, -3.81:-3.81:-3.81, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 13.86;
      specparam mpw_pos_CK = 12.21;
      $width(negedge CK, 49.48:49.48:49.48, 0, flag);
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFELD(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (30.88:30.88:30.88, 31.68:31.68:31.68);
      (posedge CK *> (QB :1'bx)) = (43.60:43.60:43.60, 46.10:46.10:46.10);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 14.08:14.08:14.08, -5.54:-5.54:-5.54, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 20.24:20.24:20.24, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 11.03;
      specparam mpw_pos_CK = 11.03;
      $width(negedge CK, 46.03:46.03:46.03, 0, flag);
      $width(posedge CK, 28.67:28.67:28.67, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFHLD(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.43:33.43:33.43, 31.49:31.49:31.49);
      (posedge CK *> (QB :1'bx)) = (41.66:41.66:41.66, 44.82:44.82:44.82);

      //  Setup and Hold Time
      specparam setup_D_CK = 4.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 13.58:13.58:13.58, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 20.73:20.73:20.73, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 10.08;
      specparam mpw_pos_CK = 10.08;
      $width(negedge CK, 46.40:46.40:46.40, 0, flag);
      $width(posedge CK, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFKLD(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (34.26:34.26:34.26, 32.13:32.13:32.13);
      (posedge CK *> (QB :1'bx)) = (46.47:46.47:46.47, 51.14:51.14:51.14);

      //  Setup and Hold Time
      specparam setup_D_CK = 4.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 13.83:13.83:13.83, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 23.20:23.20:23.20, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 10.08;
      specparam mpw_pos_CK = 10.08;
      $width(negedge CK, 39.63:39.63:39.63, 0, flag);
      $width(posedge CK, 35.69:35.69:35.69, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBCLD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (32.37:32.37:32.37, 31.98:31.98:31.98);
      (posedge CK *> (QB :1'bx)) = (42.83:42.83:42.83, 47.96:47.96:47.96);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.82:12.82:12.82);
      (negedge RB *> (QB :1'bx)) = (23.68:23.68:23.68, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 13.34:13.34:13.34, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 21.97:21.97:21.97, -5.79:-5.79:-5.79, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 24.30:24.30:24.30, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 28.79:28.79:28.79, 0, flag);
      $width(negedge CK, 53.42:53.42:53.42, 0, flag);
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBELD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (32.14:32.14:32.14, 30.87:30.87:30.87);
      (posedge CK *> (QB :1'bx)) = (42.93:42.93:42.93, 48.63:48.63:48.63);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.46:13.46:13.46);
      (negedge RB *> (QB :1'bx)) = (25.54:25.54:25.54, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 13.58:13.58:13.58, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 23.20:23.20:23.20, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 22.61:22.61:22.61, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 28.54:28.54:28.54, 0, flag);
      $width(negedge CK, 49.98:49.98:49.98, 0, flag);
      $width(posedge CK, 28.67:28.67:28.67, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBHLD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (34.01:34.01:34.01, 31.45:31.45:31.45);
      (posedge CK *> (QB :1'bx)) = (40.97:40.97:40.97, 45.83:45.83:45.83);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.72:12.72:12.72);
      (negedge RB *> (QB :1'bx)) = (22.21:22.21:22.21, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 13.58:13.58:13.58, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 23.45:23.45:23.45, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 22.08:22.08:22.08, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 25.83:25.83:25.83, 0, flag);
      $width(negedge CK, 49.98:49.98:49.98, 0, flag);
      $width(posedge CK, 32.48:32.48:32.48, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBKLD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (35.19:35.19:35.19, 31.32:31.32:31.32);
      (posedge CK *> (QB :1'bx)) = (45.61:45.61:45.61, 53.24:53.24:53.24);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 16.24:16.24:16.24);
      (negedge RB *> (QB :1'bx)) = (30.51:30.51:30.51, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 14.57:14.57:14.57, -6.28:-6.28:-6.28, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 26.41:26.41:26.41, -8.99:-8.99:-8.99, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 18.87:18.87:18.87, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 31.75:31.75:31.75, 0, flag);
      $width(negedge CK, 43.57:43.57:43.57, 0, flag);
      $width(posedge CK, 35.69:35.69:35.69, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRSBELD(Q, QB, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB, SB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g1(Q, qt);
   not g2(qb1, qt);
   dffrsb_udp g3(qt,  d_D,  d_CK,  RB,  SB,  flag );
   or g4(rs, RB, SB);
   and g5(QB, qb1, rs);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (42.97:42.97:42.97, 41.97:41.97:41.97);
      (posedge CK *> (QB :1'bx)) = (61.02:61.02:61.02, 63.27:63.27:63.27);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 19.16:19.16:19.16);
      (negedge RB *> (QB :1'bx)) = (38.12:38.12:38.12, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (49.88:49.88:49.88, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 23.46:23.46:23.46);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 22.46:22.46:22.46, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 27.39:27.39:27.39, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.14;
      specparam recovery_SB_CK = 9.81;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.25;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~d_D, 5.20:5.20:5.20, flag);
      $hold(posedge CK &&& d_D, posedge RB, 19.61:19.61:19.61, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 2.11:2.11:2.11, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.52;
      $width(negedge RB, 43.57:43.57:43.57, 0, flag);
      $width(negedge SB, 60.08:60.08:60.08, 0, flag);
      $width(negedge CK, 52.19:52.19:52.19, 0, flag);
      $width(posedge CK, 42.34:42.34:42.34, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRSBHLD(Q, QB, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB, SB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g1(Q, qt);
   not g2(qb1, qt);
   dffrsb_udp g3(qt,  d_D,  d_CK,  RB,  SB,  flag );
   or g4(rs, RB, SB);
   and g5(QB, qb1, rs);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (44.39:44.39:44.39, 41.67:41.67:41.67);
      (posedge CK *> (QB :1'bx)) = (54.98:54.98:54.98, 60.26:60.26:60.26);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.49:17.49:17.49);
      (negedge RB *> (QB :1'bx)) = (30.59:30.59:30.59, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (51.13:51.13:51.13, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 19.02:19.02:19.02);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 22.46:22.46:22.46, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 26.90:26.90:26.90, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.14;
      specparam recovery_SB_CK = 9.81;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.25;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~d_D, 4.46:4.46:4.46, flag);
      $hold(posedge CK &&& d_D, posedge RB, 19.12:19.12:19.12, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 2.11:2.11:2.11, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.52;
      $width(negedge RB, 36.61:36.61:36.61, 0, flag);
      $width(negedge SB, 65.25:65.25:65.25, 0, flag);
      $width(negedge CK, 52.19:52.19:52.19, 0, flag);
      $width(posedge CK, 46.40:46.40:46.40, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFSBELD(Q, QB, D, CK, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (38.01:38.01:38.01, 33.25:33.25:33.25);
      (posedge CK *> (QB :1'bx)) = (45.00:45.00:45.00, 51.64:51.64:51.64);
      (negedge SB *> (Q :1'bx)) = (45.73:45.73:45.73, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 18.69:18.69:18.69);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 20.24:20.24:20.24, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 21.72:21.72:21.72, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.40;
      specparam recovery_CK_SB = 4.63;
      $recovery(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 7.28:7.28:7.28, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.63;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 53.42:53.42:53.42, 0, flag);
      $width(negedge CK, 47.51:47.51:47.51, 0, flag);
      $width(posedge CK, 38.15:38.15:38.15, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFSBHLD(Q, QB, D, CK, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (38.38:38.38:38.38, 33.38:33.38:33.38);
      (posedge CK *> (QB :1'bx)) = (44.66:44.66:44.66, 51.97:51.97:51.97);
      (negedge SB *> (Q :1'bx)) = (42.58:42.58:42.58, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 17.64:17.64:17.64);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 18.02:18.02:18.02, -5.54:-5.54:-5.54, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 21.97:21.97:21.97, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.40;
      specparam recovery_CK_SB = 4.63;
      $recovery(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 7.53:7.53:7.53, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.63;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 48.00:48.00:48.00, 0, flag);
      $width(negedge CK, 48.00:48.00:48.00, 0, flag);
      $width(posedge CK, 40.37:40.37:40.37, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFTRBCLD(Q, QZ, D, CK, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D,CK, E, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (35.90:35.90:35.90, 35.22:35.22:35.22);
      (posedge CK *> (QZ :1'bx)) = (40.83:40.83:40.83, 37.05:37.05:37.05);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 16.02:16.02:16.02);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 17.85:17.85:17.85);
      (E *> QZ) = (9.85:9.85:9.85, 2.83:2.83:2.83, 0.34:0.34:0.34, 9.85:9.85:9.85, 6.12:6.12:6.12, 2.83:2.83:2.83);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 13.34:13.34:13.34, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 21.97:21.97:21.97, -5.54:-5.54:-5.54, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 23.80:23.80:23.80, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 37.66:37.66:37.66, 0, flag);
      $width(negedge CK, 53.42:53.42:53.42, 0, flag);
      $width(posedge CK, 28.73:28.73:28.73, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFTRBELD(Q, QZ, D, CK, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D,CK, E, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (37.49:37.49:37.49, 36.93:36.93:36.93);
      (posedge CK *> (QZ :1'bx)) = (43.92:43.92:43.92, 39.83:39.83:39.83);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 19.41:19.41:19.41);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 22.31:22.31:22.31);
      (E *> QZ) = (10.32:10.32:10.32, 2.33:2.33:2.33, 0.97:0.97:0.97, 10.32:10.32:10.32, 9.05:9.05:9.05, 2.33:2.33:2.33);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 13.58:13.58:13.58, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 23.20:23.20:23.20, -6.28:-6.28:-6.28, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 22.57:22.57:22.57, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 43.57:43.57:43.57, 0, flag);
      $width(negedge CK, 49.98:49.98:49.98, 0, flag);
      $width(posedge CK, 30.76:30.76:30.76, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCLD(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.35:31.35:31.35, 32.06:32.06:32.06);
      (posedge CK *> (QB :1'bx)) = (42.89:42.89:42.89, 45.34:45.34:45.34);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.20;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 10.20;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 20.24:20.24:20.24, -10.47:-10.47:-10.47, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 22.71:22.71:22.71, -6.03:-6.03:-6.03, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 73.75:73.75:73.75, -16.63:-16.63:-16.63, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 30.60:30.60:30.60, -6.52:-6.52:-6.52, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 29.61:29.61:29.61, -15.40:-15.40:-15.40, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 74.73:74.73:74.73, -23.54:-23.54:-23.54, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 17.34;
      specparam mpw_pos_CK = 15.69;
      $width(negedge CK, 67.22:67.22:67.22, 0, flag);
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCLRBELD(Q, QB, D, TD, CK, RB, SEL, LD);
   reg flag; // Notifier flag
   reg  D_flag1, RB_flag1, SEL_flag1, LD_flag1;
   wire D_flag, RB_flag, SEL_flag, LD_flag;
   output Q, QB;
   input D, TD, CK, RB, SEL, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf b5 (LD_, d_LD );    //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
   mux2_udp g9(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;    // For Model-Tec complier
  assign LD_flag   = LD_flag1;  // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;   // For Model-Tec complier
  always @(SEL_ or RB_ or LD_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1) && (LD_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or di)
    begin
      if ((SEL_ === 1'b0) && (di === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_ or SEL_)
    begin
      if ((D_ !== Q) && (SEL_ === 1'b0) && (RB_ === 1'b1))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (30.86:30.86:30.86, 31.70:31.70:31.70);
      (posedge CK *> (QB :1'bx)) = (47.78:47.78:47.78, 54.58:54.58:54.58);

      //  Setup and Hold Time
      specparam setup_D_CK = 15.45;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 18.80;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 17.52;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 8.20;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.30;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 36.27:36.27:36.27, -26.75:-26.75:-26.75, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 43.91:43.91:43.91, -26.00:-26.00:-26.00, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 49.34:49.34:49.34, -31.43:-31.43:-31.43, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 44.16:44.16:44.16, -27.73:-27.73:-27.73, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 38.24:38.24:38.24, -28.96:-28.96:-28.96, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 39.23:39.23:39.23, -20.09:-20.09:-20.09, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 80.65:80.65:80.65, -17.62:-17.62:-17.62, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 30.10:30.10:30.10, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 31.34:31.34:31.34, -18.36:-18.36:-18.36, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 80.41:80.41:80.41, -26.99:-26.99:-26.99, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 26.86;
      specparam mpw_pos_CK = 24.26;
      $width(negedge CK, 62.04:62.04:62.04, 0, flag);
      $width(posedge CK, 29.78:29.78:29.78, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCLRBHLD(Q, QB, D, TD, CK, RB, SEL, LD);
   reg flag; // Notifier flag
   reg  D_flag1, RB_flag1, SEL_flag1, LD_flag1;
   wire D_flag, RB_flag, SEL_flag, LD_flag;
   output Q, QB;
   input D, TD, CK, RB, SEL, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf b5 (LD_, d_LD );    //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
   mux2_udp g9(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;    // For Model-Tec complier
  assign LD_flag   = LD_flag1;  // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;   // For Model-Tec complier
  always @(SEL_ or RB_ or LD_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1) && (LD_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or di)
    begin
      if ((SEL_ === 1'b0) && (di === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_ or SEL_)
    begin
      if ((D_ !== Q) && (SEL_ === 1'b0) && (RB_ === 1'b1))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.03:33.03:33.03, 30.99:30.99:30.99);
      (posedge CK *> (QB :1'bx)) = (44.75:44.75:44.75, 49.86:49.86:49.86);

      //  Setup and Hold Time
      specparam setup_D_CK = 14.89;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 18.75;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 16.99;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 7.77;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.10;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 35.77:35.77:35.77, -26.75:-26.75:-26.75, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 44.16:44.16:44.16, -26.25:-26.25:-26.25, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 49.58:49.58:49.58, -31.43:-31.43:-31.43, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 43.91:43.91:43.91, -27.98:-27.98:-27.98, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 37.50:37.50:37.50, -28.96:-28.96:-28.96, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 39.47:39.47:39.47, -20.33:-20.33:-20.33, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 80.90:80.90:80.90, -17.37:-17.37:-17.37, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 29.36:29.36:29.36, -8.25:-8.25:-8.25, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 30.60:30.60:30.60, -18.11:-18.11:-18.11, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 80.90:80.90:80.90, -27.98:-27.98:-27.98, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 26.43;
      specparam mpw_pos_CK = 23.99;
      $width(negedge CK, 63.28:63.28:63.28, 0, flag);
      $width(posedge CK, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCRBELD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   reg  D_flag1,RB_flag1,SEL_flag1;
   wire D_flag,RB_flag,SEL_flag;
   output Q, QB;
   input D, TD, CK, SEL, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, D_, RB_);
   mux2_udp g5(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;   // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;  // For Model-Tec complier
  always @(SEL_ or RB_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or D_)
    begin
      if ((SEL_ === 1'b0) && (D_ === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (30.86:30.86:30.86, 31.65:31.65:31.65);
      (posedge CK *> (QB :1'bx)) = (43.54:43.54:43.54, 46.10:46.10:46.10);

      //  Setup and Hold Time
      specparam setup_D_CK = 11.60;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 12.03;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 7.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 10.80;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 28.13:28.13:28.13, -15.90:-15.90:-15.90, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 28.38:28.38:28.38, -9.24:-9.24:-9.24, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 28.13:28.13:28.13, -16.63:-16.63:-16.63, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 28.87:28.87:28.87, -10.22:-10.22:-10.22, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 81.64:81.64:81.64, -15.15:-15.15:-15.15, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 37.75:37.75:37.75, -5.05:-5.05:-5.05, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 28.87:28.87:28.87, -14.91:-14.91:-14.91, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 74.98:74.98:74.98, -25.26:-25.26:-25.26, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 19.17;
      specparam mpw_pos_CK = 16.97;
      $width(negedge CK, 61.80:61.80:61.80, 0, flag);
      $width(posedge CK, 28.54:28.54:28.54, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCRBHLD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   reg  D_flag1,RB_flag1,SEL_flag1;
   wire D_flag,RB_flag,SEL_flag;
   output Q, QB;
   input D, TD, CK, SEL, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, D_, RB_);
   mux2_udp g5(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;   // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;  // For Model-Tec complier
  always @(SEL_ or RB_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or D_)
    begin
      if ((SEL_ === 1'b0) && (D_ === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.11:33.11:33.11, 31.07:31.07:31.07);
      (posedge CK *> (QB :1'bx)) = (41.25:41.25:41.25, 44.67:44.67:44.67);

      //  Setup and Hold Time
      specparam setup_D_CK = 11.80;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 12.05;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 7.00;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 10.20;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 27.39:27.39:27.39, -15.65:-15.65:-15.65, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 28.62:28.62:28.62, -9.48:-9.48:-9.48, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 27.64:27.64:27.64, -16.39:-16.39:-16.39, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 29.12:29.12:29.12, -10.47:-10.47:-10.47, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 82.13:82.13:82.13, -14.91:-14.91:-14.91, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 37.01:37.01:37.01, -5.05:-5.05:-5.05, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 28.13:28.13:28.13, -14.66:-14.66:-14.66, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 75.48:75.48:75.48, -26.25:-26.25:-26.25, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 18.27;
      specparam mpw_pos_CK = 16.27;
      $width(negedge CK, 63.28:63.28:63.28, 0, flag);
      $width(posedge CK, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZECLD(Q, QB, D, TD, CK, SEL, EB);

  output Q, QB;
  input D, TD, CK, SEL, EB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.
 
  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (34.88:34.88:34.88, 35.51:35.51:35.51);
      (posedge CK *> (QB :1'bx)) = (51.20:51.20:51.20, 55.48:55.48:55.48);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& D_flag, 33.31:33.31:33.31, -18.61:-18.61:-18.61, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 56.49:56.49:56.49, -17.62:-17.62:-17.62, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB &&& ~SEL, 37.75:37.75:37.75, -17.13:-17.13:-17.13, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB &&& ~SEL, 51.06:51.06:51.06, -35.38:-35.38:-35.38, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, posedge SEL, 53.04:53.04:53.04, -14.66:-14.66:-14.66, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 58.46:58.46:58.46, -22.06:-22.06:-22.06, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 26.90:26.90:26.90, -13.18:-13.18:-13.18, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 47.61:47.61:47.61, -11.70:-11.70:-11.70, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 51.45:51.45:51.45, 0, flag);
      $width(posedge CK, 32.73:32.73:32.73, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZEELD(Q, QB, D, TD, CK, SEL, EB);

  output Q, QB;
  input D, TD, CK, SEL, EB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.
 
  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.23:31.23:31.23, 31.87:31.87:31.87);
      (posedge CK *> (QB :1'bx)) = (47.44:47.44:47.44, 52.29:52.29:52.29);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& D_flag, 32.82:32.82:32.82, -18.61:-18.61:-18.61, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 58.46:58.46:58.46, -18.61:-18.61:-18.61, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB &&& ~SEL, 39.97:39.97:39.97, -17.13:-17.13:-17.13, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB &&& ~SEL, 52.79:52.79:52.79, -35.38:-35.38:-35.38, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, posedge SEL, 54.76:54.76:54.76, -14.66:-14.66:-14.66, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 60.19:60.19:60.19, -23.29:-23.29:-23.29, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 26.16:26.16:26.16, -12.94:-12.94:-12.94, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 49.34:49.34:49.34, -12.44:-12.44:-12.44, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 49.48:49.48:49.48, 0, flag);
      $width(posedge CK, 30.27:30.27:30.27, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZEHLD(Q, QB, D, TD, CK, SEL, EB);

  output Q, QB;
  input D, TD, CK, SEL, EB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.
 
  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (38.15:38.15:38.15, 33.09:33.09:33.09);
      (posedge CK *> (QB :1'bx)) = (43.03:43.03:43.03, 49.69:49.69:49.69);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& D_flag, 32.08:32.08:32.08, -17.62:-17.62:-17.62, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 57.97:57.97:57.97, -20.33:-20.33:-20.33, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB &&& ~SEL, 37.01:37.01:37.01, -16.39:-16.39:-16.39, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB &&& ~SEL, 52.30:52.30:52.30, -36.12:-36.12:-36.12, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, posedge SEL, 54.27:54.27:54.27, -13.92:-13.92:-13.92, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 59.69:59.69:59.69, -25.02:-25.02:-25.02, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 25.42:25.42:25.42, -12.20:-12.20:-12.20, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 49.09:49.09:49.09, -13.92:-13.92:-13.92, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 48.25:48.25:48.25, 0, flag);
      $width(posedge CK, 40.12:40.12:40.12, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZEKLD(Q, QB, D, TD, CK, SEL, EB);

  output Q, QB;
  input D, TD, CK, SEL, EB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.
 
  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (38.25:38.25:38.25, 33.48:33.48:33.48);
      (posedge CK *> (QB :1'bx)) = (47.57:47.57:47.57, 54.31:54.31:54.31);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& D_flag, 32.57:32.57:32.57, -15.40:-15.40:-15.40, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 60.68:60.68:60.68, -22.55:-22.55:-22.55, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB &&& ~SEL, 38.98:38.98:38.98, -14.41:-14.41:-14.41, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB &&& ~SEL, 55.01:55.01:55.01, -37.59:-37.59:-37.59, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, posedge SEL, 56.98:56.98:56.98, -12.20:-12.20:-12.20, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 62.41:62.41:62.41, -27.48:-27.48:-27.48, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 26.16:26.16:26.16, -10.72:-10.72:-10.72, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 51.56:51.56:51.56, -15.65:-15.65:-15.65, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 40.61:40.61:40.61, 0, flag);
      $width(posedge CK, 41.60:41.60:41.60, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZELD(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (30.83:30.83:30.83, 31.61:31.61:31.61);
      (posedge CK *> (QB :1'bx)) = (43.53:43.53:43.53, 46.12:46.12:46.12);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.85;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 20.24:20.24:20.24, -10.22:-10.22:-10.22, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 23.69:23.69:23.69, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 74.73:74.73:74.73, -16.14:-16.14:-16.14, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 30.60:30.60:30.60, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 29.61:29.61:29.61, -15.15:-15.15:-15.15, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 75.72:75.72:75.72, -25.26:-25.26:-25.26, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 17.01;
      specparam mpw_pos_CK = 15.50;
      $width(negedge CK, 63.28:63.28:63.28, 0, flag);
      $width(posedge CK, 28.54:28.54:28.54, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERBCLD(Q, QB, D, TD, CK, SEL, EB, RB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire flag_two;
  wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  RB,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (39.10:39.10:39.10, 37.20:37.20:37.20);
      (posedge CK *> (QB :1'bx)) = (52.72:52.72:52.72, 61.02:61.02:61.02);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.41:17.41:17.41);
      (negedge RB *> (QB :1'bx)) = (32.73:32.73:32.73, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& D_flag, 34.79:34.79:34.79, -18.61:-18.61:-18.61, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& D_flag, 59.20:59.20:59.20, -15.90:-15.90:-15.90, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB &&& ~SEL, 37.75:37.75:37.75, -15.40:-15.40:-15.40, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB &&& ~SEL, 53.77:53.77:53.77, -36.36:-36.36:-36.36, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, posedge SEL, 55.50:55.50:55.50, -14.66:-14.66:-14.66, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 61.17:61.17:61.17, -20.33:-20.33:-20.33, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 28.13:28.13:28.13, -13.18:-13.18:-13.18, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 50.08:50.08:50.08, -10.47:-10.47:-10.47, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recovery(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& flag_two, posedge RB, 21.83:21.83:21.83, flag); 

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 53.42:53.42:53.42, 0, flag);
      $width(posedge CK, 36.55:36.55:36.55, 0, flag);
      $width(negedge RB, 41.60:41.60:41.60, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERBELD(Q, QB, D, TD, CK, SEL, EB, RB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire flag_two;
  wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  RB,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (39.42:39.42:39.42, 33.48:33.48:33.48);
      (posedge CK *> (QB :1'bx)) = (46.88:46.88:46.88, 56.86:56.86:56.86);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 14.05:14.05:14.05);
      (negedge RB *> (QB :1'bx)) = (27.27:27.27:27.27, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& D_flag, 34.05:34.05:34.05, -17.62:-17.62:-17.62, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& D_flag, 60.19:60.19:60.19, -17.62:-17.62:-17.62, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB &&& ~SEL, 37.99:37.99:37.99, -16.14:-16.14:-16.14, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB &&& ~SEL, 54.76:54.76:54.76, -36.85:-36.85:-36.85, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, posedge SEL, 56.49:56.49:56.49, -13.92:-13.92:-13.92, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 62.16:62.16:62.16, -22.31:-22.31:-22.31, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 27.15:27.15:27.15, -12.20:-12.20:-12.20, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 51.06:51.06:51.06, -11.95:-11.95:-11.95, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recovery(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& flag_two, posedge RB, 20.60:20.60:20.60, flag); 

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 50.34:50.34:50.34, 0, flag);
      $width(posedge CK, 39.63:39.63:39.63, 0, flag);
      $width(negedge RB, 30.27:30.27:30.27, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERBHLD(Q, QB, D, TD, CK, SEL, EB, RB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire flag_two;
  wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  RB,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (42.27:42.27:42.27, 34.21:34.21:34.21);
      (posedge CK *> (QB :1'bx)) = (44.30:44.30:44.30, 54.61:54.61:54.61);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.07:13.07:13.07);
      (negedge RB *> (QB :1'bx)) = (22.97:22.97:22.97, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& D_flag, 33.80:33.80:33.80, -17.13:-17.13:-17.13, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& D_flag, 60.93:60.93:60.93, -17.87:-17.87:-17.87, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB &&& ~SEL, 36.76:36.76:36.76, -15.90:-15.90:-15.90, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB &&& ~SEL, 55.50:55.50:55.50, -33.08:-33.08:-33.08, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, posedge SEL, 56.98:56.98:56.98, -13.43:-13.43:-13.43, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 62.90:62.90:62.90, -22.31:-22.31:-22.31, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 26.90:26.90:26.90, -11.95:-11.95:-11.95, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 51.56:51.56:51.56, -11.95:-11.95:-11.95, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recovery(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& flag_two, posedge RB, 19.86:19.86:19.86, flag); 

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 51.45:51.45:51.45, 0, flag);
      $width(posedge CK, 44.06:44.06:44.06, 0, flag);
      $width(negedge RB, 26.33:26.33:26.33, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERBKLD(Q, QB, D, TD, CK, SEL, EB, RB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire flag_two;
  wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  RB,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (43.07:43.07:43.07, 34.49:34.49:34.49);
      (posedge CK *> (QB :1'bx)) = (48.70:48.70:48.70, 60.58:60.58:60.58);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 16.56:16.56:16.56);
      (negedge RB *> (QB :1'bx)) = (30.62:30.62:30.62, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& D_flag, 33.31:33.31:33.31, -14.17:-14.17:-14.17, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& D_flag, 62.41:62.41:62.41, -19.35:-19.35:-19.35, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB &&& ~SEL, 37.50:37.50:37.50, -13.18:-13.18:-13.18, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB &&& ~SEL, 56.98:56.98:56.98, -33.75:-33.75:-33.75, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, posedge SEL, 58.46:58.46:58.46, -11.21:-11.21:-11.21, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 64.13:64.13:64.13, -23.79:-23.79:-23.79, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 26.90:26.90:26.90, -9.98:-9.98:-9.98, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 53.04:53.04:53.04, -13.18:-13.18:-13.18, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recovery(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& flag_two, posedge RB, 16.41:16.41:16.41, flag); 

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 41.60:41.60:41.60, 0, flag);
      $width(posedge CK, 46.03:46.03:46.03, 0, flag);
      $width(negedge RB, 32.48:32.48:32.48, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERSBCLD(Q, QB, D, TD, CK, SEL, EB, RB, SB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB, SB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  reg flag_two1;
  wire flag_two;
  supply1 vcc;

  wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  RB,  SB,  flag );  
  buf g4(Q, qt);
  not g5(qb1, qt);
  or g6(rs, RB, SB);
  and g7(QB, qb1, rs);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, SB, RB);
  or (_SB_or_RB_, SB, RB);
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end



//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (42.67:42.67:42.67, 41.75:41.75:41.75);
      (posedge CK *> (QB :1'bx)) = (62.76:62.76:62.76, 66.24:66.24:66.24);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.74:17.74:17.74);
      (negedge RB *> (QB :1'bx)) = (38.37:38.37:38.37, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (48.62:48.62:48.62, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 29.21:29.21:29.21);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& D_flag, 41.94:41.94:41.94, -17.13:-17.13:-17.13, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& D_flag, 65.12:65.12:65.12, -14.91:-14.91:-14.91, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB &&& ~SEL, 38.73:38.73:38.73, -14.17:-14.17:-14.17, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB &&& ~SEL, 59.69:59.69:59.69, -34.86:-34.86:-34.86, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 60.93:60.93:60.93, -13.43:-13.43:-13.43, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 66.84:66.84:66.84, -19.35:-19.35:-19.35, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 35.28:35.28:35.28, -11.95:-11.95:-11.95, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 55.75:55.75:55.75, -9.73:-9.73:-9.73, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recovery(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~flag_two, 3.47:3.47:3.47, flag);
      $hold(posedge CK &&& flag_two, posedge RB, 20.60:20.60:20.60, flag);
      $hold(posedge CK &&& ~flag_two, posedge SB, 3.58:3.58:3.58, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 42.09:42.09:42.09, 0, flag);
      $width(negedge SB, 59.83:59.83:59.83, 0, flag);
      $width(posedge CK, 41.60:41.60:41.60, 0, flag);
      $width(negedge CK, 59.83:59.83:59.83, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERSBELD(Q, QB, D, TD, CK, SEL, EB, RB, SB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB, SB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  reg flag_two1;
  wire flag_two;
  supply1 vcc;

  wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  RB,  SB,  flag );  
  buf g4(Q, qt);
  not g5(qb1, qt);
  or g6(rs, RB, SB);
  and g7(QB, qb1, rs);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, SB, RB);
  or (_SB_or_RB_, SB, RB);
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end



//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (43.25:43.25:43.25, 37.33:37.33:37.33);
      (posedge CK *> (QB :1'bx)) = (58.60:58.60:58.60, 68.84:68.84:68.84);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.66:13.66:13.66);
      (negedge RB *> (QB :1'bx)) = (34.46:34.46:34.46, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (49.60:49.60:49.60, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 30.38:30.38:30.38);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& D_flag, 41.20:41.20:41.20, -15.90:-15.90:-15.90, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& D_flag, 66.35:66.35:66.35, -16.14:-16.14:-16.14, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB &&& ~SEL, 38.98:38.98:38.98, -14.66:-14.66:-14.66, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB &&& ~SEL, 60.93:60.93:60.93, -35.08:-35.08:-35.08, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 62.41:62.41:62.41, -12.69:-12.69:-12.69, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 68.08:68.08:68.08, -20.83:-20.83:-20.83, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 34.54:34.54:34.54, -11.21:-11.21:-11.21, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 56.98:56.98:56.98, -10.72:-10.72:-10.72, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recovery(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~flag_two, 4.71:4.71:4.71, flag);
      $hold(posedge CK &&& flag_two, posedge RB, 19.12:19.12:19.12, flag);
      $hold(posedge CK &&& ~flag_two, posedge SB, 2.11:2.11:2.11, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 28.67:28.67:28.67, 0, flag);
      $width(negedge SB, 61.80:61.80:61.80, 0, flag);
      $width(posedge CK, 45.54:45.54:45.54, 0, flag);
      $width(negedge CK, 57.37:57.37:57.37, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERSBHLD(Q, QB, D, TD, CK, SEL, EB, RB, SB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB, SB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  reg flag_two1;
  wire flag_two;
  supply1 vcc;

  wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  RB,  SB,  flag );  
  buf g4(Q, qt);
  not g5(qb1, qt);
  or g6(rs, RB, SB);
  and g7(QB, qb1, rs);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, SB, RB);
  or (_SB_or_RB_, SB, RB);
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end



//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (45.42:45.42:45.42, 42.31:42.31:42.31);
      (posedge CK *> (QB :1'bx)) = (57.82:57.82:57.82, 64.48:64.48:64.48);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.51:17.51:17.51);
      (negedge RB *> (QB :1'bx)) = (32.67:32.67:32.67, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (52.23:52.23:52.23, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 22.59:22.59:22.59);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& D_flag, 42.19:42.19:42.19, -14.91:-14.91:-14.91, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& D_flag, 67.09:67.09:67.09, -16.14:-16.14:-16.14, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB &&& ~SEL, 38.98:38.98:38.98, -13.92:-13.92:-13.92, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB &&& ~SEL, 61.42:61.42:61.42, -35.08:-35.08:-35.08, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 62.65:62.65:62.65, -11.95:-11.95:-11.95, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 68.57:68.57:68.57, -20.58:-20.58:-20.58, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 35.53:35.53:35.53, -10.47:-10.47:-10.47, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 57.23:57.23:57.23, -10.72:-10.72:-10.72, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recovery(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~flag_two, 4.71:4.71:4.71, flag);
      $hold(posedge CK &&& flag_two, posedge RB, 18.63:18.63:18.63, flag);
      $hold(posedge CK &&& ~flag_two, posedge SB, 2.11:2.11:2.11, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 36.61:36.61:36.61, 0, flag);
      $width(negedge SB, 67.22:67.22:67.22, 0, flag);
      $width(posedge CK, 48.00:48.00:48.00, 0, flag);
      $width(negedge CK, 57.37:57.37:57.37, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERSBKLD(Q, QB, D, TD, CK, SEL, EB, RB, SB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB, SB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  reg flag_two1;
  wire flag_two;
  supply1 vcc;

  wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  RB,  SB,  flag );  
  buf g4(Q, qt);
  not g5(qb1, qt);
  or g6(rs, RB, SB);
  and g7(QB, qb1, rs);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, SB, RB);
  or (_SB_or_RB_, SB, RB);
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end



//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (46.60:46.60:46.60, 44.69:44.69:44.69);
      (posedge CK *> (QB :1'bx)) = (66.55:66.55:66.55, 73.06:73.06:73.06);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 22.98:22.98:22.98);
      (negedge RB *> (QB :1'bx)) = (44.62:44.62:44.62, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (54.82:54.82:54.82, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 28.09:28.09:28.09);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& D_flag, 40.95:40.95:40.95, -12.44:-12.44:-12.44, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& D_flag, 67.83:67.83:67.83, -17.13:-17.13:-17.13, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB &&& ~SEL, 38.73:38.73:38.73, -11.21:-11.21:-11.21, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB &&& ~SEL, 62.16:62.16:62.16, -34.86:-34.86:-34.86, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 63.64:63.64:63.64, -9.98:-9.98:-9.98, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 69.31:69.31:69.31, -21.57:-21.57:-21.57, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 34.29:34.29:34.29, -8.99:-8.99:-8.99, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 58.21:58.21:58.21, -11.70:-11.70:-11.70, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recovery(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~flag_two, 6.92:6.92:6.92, flag);
      $hold(posedge CK &&& flag_two, posedge RB, 14.93:14.93:14.93, flag);
      $hold(posedge CK &&& ~flag_two, posedge SB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 47.51:47.51:47.51, 0, flag);
      $width(negedge SB, 63.28:63.28:63.28, 0, flag);
      $width(posedge CK, 50.22:50.22:50.22, 0, flag);
      $width(negedge CK, 47.51:47.51:47.51, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZHLD(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.42:33.42:33.42, 31.49:31.49:31.49);
      (posedge CK *> (QB :1'bx)) = (41.66:41.66:41.66, 44.82:44.82:44.82);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.28;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.30;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 19.75:19.75:19.75, -9.98:-9.98:-9.98, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 23.94:23.94:23.94, -7.02:-7.02:-7.02, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 74.98:74.98:74.98, -15.90:-15.90:-15.90, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 29.86:29.86:29.86, -7.51:-7.51:-7.51, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 28.87:28.87:28.87, -14.91:-14.91:-14.91, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 76.21:76.21:76.21, -26.25:-26.25:-26.25, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 15.97;
      specparam mpw_pos_CK = 14.72;
      $width(negedge CK, 63.77:63.77:63.77, 0, flag);
      $width(posedge CK, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZKLD(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (34.26:34.26:34.26, 32.13:32.13:32.13);
      (posedge CK *> (QB :1'bx)) = (46.47:46.47:46.47, 51.14:51.14:51.14);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.28;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.30;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 19.75:19.75:19.75, -9.24:-9.24:-9.24, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 26.41:26.41:26.41, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 77.45:77.45:77.45, -14.66:-14.66:-14.66, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 30.10:30.10:30.10, -9.24:-9.24:-9.24, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 29.12:29.12:29.12, -13.43:-13.43:-13.43, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 78.68:78.68:78.68, -26.21:-26.21:-26.21, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 15.97;
      specparam mpw_pos_CK = 14.72;
      $width(negedge CK, 55.39:55.39:55.39, 0, flag);
      $width(posedge CK, 35.69:35.69:35.69, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBCLD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (32.15:32.15:32.15, 31.92:31.92:31.92);
      (posedge CK *> (QB :1'bx)) = (42.81:42.81:42.81, 47.85:47.85:47.85);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.77:12.77:12.77);
      (negedge RB *> (QB :1'bx)) = (23.69:23.69:23.69, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 19.25:19.25:19.25, -11.70:-11.70:-11.70, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 24.93:24.93:24.93, -8.00:-8.00:-8.00, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 79.42:79.42:79.42, -18.11:-18.11:-18.11, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 29.86:29.86:29.86, -8.50:-8.50:-8.50, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 28.62:28.62:28.62, -17.13:-17.13:-17.13, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 81.15:81.15:81.15, -25.76:-25.76:-25.76, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 24.30:24.30:24.30, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 28.73:28.73:28.73, 0, flag);
      $width(negedge CK, 73.13:73.13:73.13, 0, flag);
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBELD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (32.12:32.12:32.12, 30.97:30.97:30.97);
      (posedge CK *> (QB :1'bx)) = (43.12:43.12:43.12, 48.77:48.77:48.77);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.43:13.43:13.43);
      (negedge RB *> (QB :1'bx)) = (25.60:25.60:25.60, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 19.75:19.75:19.75, -11.46:-11.46:-11.46, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 26.16:26.16:26.16, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 81.15:81.15:81.15, -18.11:-18.11:-18.11, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 30.35:30.35:30.35, -9.24:-9.24:-9.24, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 29.12:29.12:29.12, -17.13:-17.13:-17.13, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 82.87:82.87:82.87, -26.21:-26.21:-26.21, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 22.57:22.57:22.57, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 28.54:28.54:28.54, 0, flag);
      $width(negedge CK, 69.68:69.68:69.68, 0, flag);
      $width(posedge CK, 28.67:28.67:28.67, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBHLD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (34.07:34.07:34.07, 31.56:31.56:31.56);
      (posedge CK *> (QB :1'bx)) = (41.08:41.08:41.08, 45.89:45.89:45.89);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.73:12.73:12.73);
      (negedge RB *> (QB :1'bx)) = (22.22:22.22:22.22, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 19.75:19.75:19.75, -11.21:-11.21:-11.21, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 26.65:26.65:26.65, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 81.39:81.39:81.39, -17.87:-17.87:-17.87, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 30.35:30.35:30.35, -9.24:-9.24:-9.24, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 29.12:29.12:29.12, -16.63:-16.63:-16.63, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 82.87:82.87:82.87, -26.21:-26.21:-26.21, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 22.08:22.08:22.08, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 25.83:25.83:25.83, 0, flag);
      $width(negedge CK, 69.93:69.93:69.93, 0, flag);
      $width(posedge CK, 32.48:32.48:32.48, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBKLD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (35.12:35.12:35.12, 31.26:31.26:31.26);
      (posedge CK *> (QB :1'bx)) = (45.55:45.55:45.55, 53.17:53.17:53.17);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 16.25:16.25:16.25);
      (negedge RB *> (QB :1'bx)) = (30.53:30.53:30.53, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 20.49:20.49:20.49, -10.96:-10.96:-10.96, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 29.36:29.36:29.36, -11.21:-11.21:-11.21, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 84.35:84.35:84.35, -17.13:-17.13:-17.13, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 31.09:31.09:31.09, -11.70:-11.70:-11.70, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 29.61:29.61:29.61, -15.90:-15.90:-15.90, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 86.08:86.08:86.08, -26.65:-26.65:-26.65, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 18.87:18.87:18.87, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 31.75:31.75:31.75, 0, flag);
      $width(negedge CK, 60.20:60.20:60.20, 0, flag);
      $width(posedge CK, 34.70:34.70:34.70, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRSBELD(Q, QB, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL, RB;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  SB,  flag );
   and g7(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (42.84:42.84:42.84, 41.76:41.76:41.76);
      (posedge CK *> (QB :1'bx)) = (60.63:60.63:60.63, 62.92:62.92:62.92);
      (negedge SB *> (Q :1'bx)) = (49.79:49.79:49.79, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 23.39:23.39:23.39);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 19.05:19.05:19.05);
      (negedge RB *> (QB :1'bx)) = (37.83:37.83:37.83, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.70;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 28.13:28.13:28.13, -8.00:-8.00:-8.00, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 30.35:30.35:30.35, -5.05:-5.05:-5.05, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 80.65:80.65:80.65, -13.18:-13.18:-13.18, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 38.49:38.49:38.49, -5.79:-5.79:-5.79, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 37.25:37.25:37.25, -11.95:-11.95:-11.95, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 81.89:81.89:81.89, -19.35:-19.35:-19.35, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.12;
      specparam recovery_SB_CK = 10.60;
      specparam recovery_CK_RB = 8.90;
      specparam recovery_CK_SB = 1.27;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 4.95:4.95:4.95, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 19.61:19.61:19.61, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 2.11:2.11:2.11, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 15.09;
      specparam mpw_pos_CK = 12.96;
      $width(negedge RB, 43.57:43.57:43.57, 0, flag);
      $width(negedge SB, 60.08:60.08:60.08, 0, flag);
      $width(negedge CK, 69.68:69.68:69.68, 0, flag);
      $width(posedge CK, 42.09:42.09:42.09, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRSBHLD(Q, QB, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL, RB;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  SB,  flag );
   and g7(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (44.39:44.39:44.39, 41.68:41.68:41.68);
      (posedge CK *> (QB :1'bx)) = (54.98:54.98:54.98, 60.26:60.26:60.26);
      (negedge SB *> (Q :1'bx)) = (51.13:51.13:51.13, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 19.02:19.02:19.02);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 17.49:17.49:17.49);
      (negedge RB *> (QB :1'bx)) = (30.59:30.59:30.59, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.70;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 28.62:28.62:28.62, -8.00:-8.00:-8.00, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 30.35:30.35:30.35, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 82.38:82.38:82.38, -13.18:-13.18:-13.18, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 39.47:39.47:39.47, -5.79:-5.79:-5.79, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 37.99:37.99:37.99, -11.95:-11.95:-11.95, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 83.86:83.86:83.86, -19.84:-19.84:-19.84, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.12;
      specparam recovery_SB_CK = 10.60;
      specparam recovery_CK_RB = 8.90;
      specparam recovery_CK_SB = 1.27;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 4.46:4.46:4.46, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 19.12:19.12:19.12, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 2.35:2.35:2.35, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 15.09;
      specparam mpw_pos_CK = 12.96;
      $width(negedge RB, 36.61:36.61:36.61, 0, flag);
      $width(negedge SB, 65.25:65.25:65.25, 0, flag);
      $width(negedge CK, 69.68:69.68:69.68, 0, flag);
      $width(posedge CK, 46.40:46.40:46.40, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZSBELD(Q, QB, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1   = D_flag;    // For Model-Tec complier
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0)
           D_flag = d_D;
       else
           D_flag = d_TD;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (38.03:38.03:38.03, 33.37:33.37:33.37);
      (posedge CK *> (QB :1'bx)) = (45.21:45.21:45.21, 51.76:51.76:51.76);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 18.74:18.74:18.74);
      (negedge SB *> (Q :1'bx)) = (45.84:45.84:45.84, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 26.41:26.41:26.41, -9.98:-9.98:-9.98, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 25.17:25.17:25.17, -7.26:-7.26:-7.26, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 75.97:75.97:75.97, -15.90:-15.90:-15.90, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 37.25:37.25:37.25, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 35.77:35.77:35.77, -14.91:-14.91:-14.91, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 76.95:76.95:76.95, -27.98:-27.98:-27.98, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.61;
      specparam recovery_CK_SB = 4.00;
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 7.04:7.04:7.04, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.58;
      specparam mpw_neg_CK = 15.85;
      specparam mpw_pos_CK = 15.15;
      $width(negedge SB, 53.42:53.42:53.42, 0, flag);
      $width(negedge CK, 64.02:64.02:64.02, 0, flag);
      $width(posedge CK, 38.15:38.15:38.15, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZSBHLD(Q, QB, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1   = D_flag;    // For Model-Tec complier
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0)
           D_flag = d_D;
       else
           D_flag = d_TD;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (38.37:38.37:38.37, 33.39:33.39:33.39);
      (posedge CK *> (QB :1'bx)) = (44.60:44.60:44.60, 51.84:51.84:51.84);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 17.52:17.52:17.52);
      (negedge SB *> (Q :1'bx)) = (42.47:42.47:42.47, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 24.19:24.19:24.19, -10.22:-10.22:-10.22, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 25.17:25.17:25.17, -7.51:-7.51:-7.51, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 76.95:76.95:76.95, -16.14:-16.14:-16.14, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 34.79:34.79:34.79, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 33.56:33.56:33.56, -15.15:-15.15:-15.15, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 77.94:77.94:77.94, -28.72:-28.72:-28.72, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.61;
      specparam recovery_CK_SB = 4.00;
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 7.53:7.53:7.53, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.58;
      specparam mpw_neg_CK = 15.85;
      specparam mpw_pos_CK = 15.15;
      $width(negedge SB, 48.00:48.00:48.00, 0, flag);
      $width(negedge CK, 65.74:65.74:65.74, 0, flag);
      $width(posedge CK, 40.12:40.12:40.12, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZTRBCLD(Q, QZ, D, TD, CK, SEL, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D, TD, CK, E, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   dffrsb_udp g1(qt,  d1,  d_CK,  RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );


//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (35.50:35.50:35.50, 34.85:34.85:34.85);
      (posedge CK *> (QZ :1'bx)) = (40.52:40.52:40.52, 36.85:36.85:36.85);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 15.89:15.89:15.89);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 17.89:17.89:17.89);
      (E *> QZ) = (9.84:9.84:9.84, 2.85:2.85:2.85, 0.34:0.34:0.34, 9.84:9.84:9.84, 6.07:6.07:6.07, 2.85:2.85:2.85);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.29;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.10;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 19.01:19.01:19.01, -11.21:-11.21:-11.21, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 24.68:24.68:24.68, -7.76:-7.76:-7.76, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 78.68:78.68:78.68, -17.87:-17.87:-17.87, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 30.60:30.60:30.60, -8.25:-8.25:-8.25, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 28.38:28.38:28.38, -18.85:-18.85:-18.85, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 80.16:80.16:80.16, -25.54:-25.54:-25.54, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 23.56:23.56:23.56, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 14.17;
      specparam mpw_pos_CK = 12.01;
      $width(negedge RB, 37.66:37.66:37.66, 0, flag);
      $width(negedge CK, 73.13:73.13:73.13, 0, flag);
      $width(posedge CK, 28.54:28.54:28.54, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZTRBELD(Q, QZ, D, TD, CK, SEL, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D, TD, CK, E, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   dffrsb_udp g1(qt,  d1,  d_CK,  RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );


//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (37.37:37.37:37.37, 36.74:36.74:36.74);
      (posedge CK *> (QZ :1'bx)) = (43.82:43.82:43.82, 39.66:39.66:39.66);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 19.37:19.37:19.37);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 22.29:22.29:22.29);
      (E *> QZ) = (10.32:10.32:10.32, 2.33:2.33:2.33, 0.97:0.97:0.97, 10.32:10.32:10.32, 9.03:9.03:9.03, 2.33:2.33:2.33);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.29;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.10;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 19.50:19.50:19.50, -11.21:-11.21:-11.21, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 25.91:25.91:25.91, -8.50:-8.50:-8.50, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 79.91:79.91:79.91, -17.62:-17.62:-17.62, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 30.84:30.84:30.84, -8.99:-8.99:-8.99, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 28.62:28.62:28.62, -16.39:-16.39:-16.39, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 81.15:81.15:81.15, -25.76:-25.76:-25.76, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 22.32:22.32:22.32, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 14.17;
      specparam mpw_pos_CK = 12.01;
      $width(negedge RB, 43.57:43.57:43.57, 0, flag);
      $width(negedge CK, 69.19:69.19:69.19, 0, flag);
      $width(posedge CK, 30.64:30.64:30.64, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHCLD(Q, QB, D, G);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (26.12:26.12:26.12, 27.67:27.67:27.67);
      (posedge G *> (QB :1'bx)) = (38.92:38.92:38.92, 37.54:37.54:37.54);
      (D *> Q) = (15.99:15.99:15.99, 22.27:22.27:22.27);
      (D *> QB) = (33.54:33.54:33.54, 27.40:27.40:27.40);

      //  Setup and Hold Time
      specparam setup_D_G = 28.88;
      specparam hold_D_G = 8.13;
      $setuphold(negedge G, posedge D, 10.28:10.28:10.28, 0.23:0.23:0.23, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 18.66:18.66:18.66, -9.25:-9.25:-9.25, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 42.82;
      $width(posedge G, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHELD(Q, QB, D, G);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (25.51:25.51:25.51, 25.66:25.66:25.66);
      (posedge G *> (QB :1'bx)) = (37.44:37.44:37.44, 36.96:36.96:36.96);
      (D *> Q) = (15.52:15.52:15.52, 20.74:20.74:20.74);
      (D *> QB) = (32.53:32.53:32.53, 26.94:26.94:26.94);

      //  Setup and Hold Time
      specparam setup_D_G = 28.88;
      specparam hold_D_G = 8.13;
      $setuphold(negedge G, posedge D, 5.84:5.84:5.84, 0.73:0.73:0.73, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 15.95:15.95:15.95, -5.25:-5.25:-5.25, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 42.82;
      $width(posedge G, 32.24:32.24:32.24, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHHLD(Q, QB, D, G);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (23.00:23.00:23.00, 25.67:25.67:25.67);
      (posedge G *> (QB :1'bx)) = (39.03:39.03:39.03, 36.17:36.17:36.17);
      (D *> Q) = (14.91:14.91:14.91, 20.65:20.65:20.65);
      (D *> QB) = (34.02:34.02:34.02, 28.07:28.07:28.07);

      //  Setup and Hold Time
      specparam setup_D_G = 28.88;
      specparam hold_D_G = 8.13;
      $setuphold(negedge G, posedge D, 3.37:3.37:3.37, 0.48:0.48:0.48, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 15.70:15.70:15.70, -3.04:-3.04:-3.04, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 42.82;
      $width(posedge G, 32.48:32.48:32.48, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHRBCLD(Q, QB, D, G, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G, RB;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (29.16:29.16:29.16, 31.80:31.80:31.80);
      (posedge G *> (QB :1'bx)) = (43.41:43.41:43.41, 41.33:41.33:41.33);
      (D *> Q) = (17.76:17.76:17.76, 25.87:25.87:25.87);
      (D *> QB) = (37.49:37.49:37.49, 29.91:29.91:29.91);
      (RB *> Q) = (18.37:18.37:18.37, 14.54:14.54:14.54);
      (RB *> QB) = (23.88:23.88:23.88, 30.51:30.51:30.51);

      //  Setup and Hold Time
      specparam setup_D_G = 37.21;
      specparam hold_D_G = 7.84;
      $setuphold(negedge G &&& RB, posedge D, 11.26:11.26:11.26, -0.26:-0.26:-0.26, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 22.36:22.36:22.36, -10.14:-10.14:-10.14, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 35.06;
      specparam recovery_G_RB = 18.27;
      $recovery(posedge RB, negedge G &&& d_D, 11.97:11.97:11.97, flag);
      $hold(negedge G &&& d_D, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 47.06;
      specparam mpw_neg_RB = 27.35;
      $width(posedge G, 39.63:39.63:39.63, 0, flag);
      $width(negedge RB, 32.24:32.24:32.24, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHRBELD(Q, QB, D, G, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G, RB;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (28.48:28.48:28.48, 29.72:29.72:29.72);
      (posedge G *> (QB :1'bx)) = (42.34:42.34:42.34, 39.36:39.36:39.36);
      (D *> Q) = (18.23:18.23:18.23, 24.60:24.60:24.60);
      (D *> QB) = (37.23:37.23:37.23, 29.07:29.07:29.07);
      (RB *> Q) = (18.76:18.76:18.76, 15.57:15.57:15.57);
      (RB *> QB) = (25.94:25.94:25.94, 29.60:29.60:29.60);

      //  Setup and Hold Time
      specparam setup_D_G = 37.21;
      specparam hold_D_G = 7.84;
      $setuphold(negedge G &&& RB, posedge D, 8.30:8.30:8.30, -0.75:-0.75:-0.75, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 19.89:19.89:19.89, -7.47:-7.47:-7.47, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 35.06;
      specparam recovery_G_RB = 18.27;
      $recovery(posedge RB, negedge G &&& d_D, 8.76:8.76:8.76, flag);
      $hold(negedge G &&& d_D, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 47.06;
      specparam mpw_neg_RB = 27.35;
      $width(posedge G, 38.15:38.15:38.15, 0, flag);
      $width(negedge RB, 32.24:32.24:32.24, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHRBHLD(Q, QB, D, G, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G, RB;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (26.49:26.49:26.49, 30.38:30.38:30.38);
      (posedge G *> (QB :1'bx)) = (45.02:45.02:45.02, 40.90:40.90:40.90);
      (D *> Q) = (19.72:19.72:19.72, 26.17:26.17:26.17);
      (D *> QB) = (40.81:40.81:40.81, 34.12:34.12:34.12);
      (RB *> Q) = (20.14:20.14:20.14, 18.09:18.09:18.09);
      (RB *> QB) = (29.45:29.45:29.45, 34.54:34.54:34.54);

      //  Setup and Hold Time
      specparam setup_D_G = 37.21;
      specparam hold_D_G = 7.84;
      $setuphold(negedge G &&& RB, posedge D, 8.55:8.55:8.55, -3.22:-3.22:-3.22, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 21.37:21.37:21.37, -7.70:-7.70:-7.70, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 35.06;
      specparam recovery_G_RB = 18.27;
      $recovery(posedge RB, negedge G &&& d_D, 9.01:9.01:9.01, flag);
      $hold(negedge G &&& d_D, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 47.06;
      specparam mpw_neg_RB = 27.35;
      $width(posedge G, 39.63:39.63:39.63, 0, flag);
      $width(negedge RB, 36.43:36.43:36.43, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1DLD(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (40.59:40.59:40.59, 34.44:34.44:34.44);
      if (A == 1 && CI == 0) (B *> S) = (49.24:49.24:49.24, 29.07:29.07:29.07);
      if (A == 0 && CI == 0) (B *> S) = (11.70:11.70:11.70, 34.59:34.59:34.59);
      if (A == 1 && CI == 1) (B *> S) = (14.73:14.73:14.73, 24.33:24.33:24.33);
      if (A == 0 && CI == 1) (B *> CO) = (15.54:15.54:15.54, 29.37:29.37:29.37);
      if (A == 1 && CI == 0) (B *> CO) = (15.39:15.39:15.39, 32.57:32.57:32.57);
      if (B == 0 && CI == 1) (A *> S) = (43.72:43.72:43.72, 33.84:33.84:33.84);
      if (B == 1 && CI == 0) (A *> S) = (41.37:41.37:41.37, 28.45:28.45:28.45);
      if (B == 0 && CI == 0) (A *> S) = (15.96:15.96:15.96, 35.04:35.04:35.04);
      if (B == 1 && CI == 1) (A *> S) = (15.03:15.03:15.03, 26.61:26.61:26.61);
      if (B == 0 && CI == 1) (A *> CO) = (17.05:17.05:17.05, 32.27:32.27:32.27);
      if (B == 1 && CI == 0) (A *> CO) = (14.62:14.62:14.62, 29.27:29.27:29.27);
      if (A == 0 && B == 1) (CI *> S) = (38.25:38.25:38.25, 33.17:33.17:33.17);
      if (A == 1 && B == 0) (CI *> S) = (46.77:46.77:46.77, 32.64:32.64:32.64);
      if (A == 0 && B == 0) (CI *> S) = (11.79:11.79:11.79, 32.99:32.99:32.99);
      if (A == 1 && B == 1) (CI *> S) = (14.49:14.49:14.49, 22.35:22.35:22.35);
      if (A == 0 && B == 1) (CI *> CO) = (14.46:14.46:14.46, 26.40:26.40:26.40);
      if (A == 1 && B == 0) (CI *> CO) = (16.07:16.07:16.07, 29.70:29.70:29.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1ELD(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (34.19:34.19:34.19, 30.09:30.09:30.09);
      if (A == 1 && CI == 0) (B *> S) = (31.10:31.10:31.10, 38.81:38.81:38.81);
      if (A == 0 && CI == 0) (B *> S) = (27.20:27.20:27.20, 40.51:40.51:40.51);
      if (A == 1 && CI == 1) (B *> S) = (32.43:32.43:32.43, 33.99:33.99:33.99);
      if (A == 0 && CI == 1) (B *> CO) = (12.16:12.16:12.16, 23.75:23.75:23.75);
      if (A == 1 && CI == 0) (B *> CO) = (12.11:12.11:12.11, 23.37:23.37:23.37);
      if (B == 0 && CI == 1) (A *> S) = (40.68:40.68:40.68, 34.16:34.16:34.16);
      if (B == 1 && CI == 0) (A *> S) = (37.75:37.75:37.75, 44.99:44.99:44.99);
      if (B == 0 && CI == 0) (A *> S) = (31.27:31.27:31.27, 46.98:46.98:46.98);
      if (B == 1 && CI == 1) (A *> S) = (38.62:38.62:38.62, 40.64:40.64:40.64);
      if (B == 0 && CI == 1) (A *> CO) = (11.94:11.94:11.94, 23.76:23.76:23.76);
      if (B == 1 && CI == 0) (A *> CO) = (12.37:12.37:12.37, 21.86:21.86:21.86);
      if (A == 0 && B == 1) (CI *> S) = (17.45:17.45:17.45, 17.24:17.24:17.24);
      if (A == 1 && B == 0) (CI *> S) = (17.45:17.45:17.45, 17.24:17.24:17.24);
      if (A == 0 && B == 0) (CI *> S) = (10.64:10.64:10.64, 19.45:19.45:19.45);
      if (A == 1 && B == 1) (CI *> S) = (10.64:10.64:10.64, 19.44:19.44:19.44);
      if (A == 0 && B == 1) (CI *> CO) = (11.36:11.36:11.36, 18.25:18.25:18.25);
      if (A == 1 && B == 0) (CI *> CO) = (11.01:11.01:11.01, 20.41:20.41:20.41);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1HLD(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (35.78:35.78:35.78, 31.03:31.03:31.03);
      if (A == 1 && CI == 0) (B *> S) = (31.50:31.50:31.50, 40.45:40.45:40.45);
      if (A == 0 && CI == 0) (B *> S) = (27.80:27.80:27.80, 42.31:42.31:42.31);
      if (A == 1 && CI == 1) (B *> S) = (33.75:33.75:33.75, 34.74:34.74:34.74);
      if (A == 0 && CI == 1) (B *> CO) = (13.38:13.38:13.38, 28.42:28.42:28.42);
      if (A == 1 && CI == 0) (B *> CO) = (13.38:13.38:13.38, 28.00:28.00:28.00);
      if (B == 0 && CI == 1) (A *> S) = (43.28:43.28:43.28, 35.36:35.36:35.36);
      if (B == 1 && CI == 0) (A *> S) = (39.06:39.06:39.06, 46.52:46.52:46.52);
      if (B == 0 && CI == 0) (A *> S) = (32.12:32.12:32.12, 49.79:49.79:49.79);
      if (B == 1 && CI == 1) (A *> S) = (39.82:39.82:39.82, 42.28:42.28:42.28);
      if (B == 0 && CI == 1) (A *> CO) = (13.03:13.03:13.03, 28.53:28.53:28.53);
      if (B == 1 && CI == 0) (A *> CO) = (13.65:13.65:13.65, 26.39:26.39:26.39);
      if (A == 0 && B == 1) (CI *> S) = (18.94:18.94:18.94, 19.58:19.58:19.58);
      if (A == 1 && B == 0) (CI *> S) = (18.95:18.95:18.95, 19.58:19.58:19.58);
      if (A == 0 && B == 0) (CI *> S) = (12.02:12.02:12.02, 22.75:22.75:22.75);
      if (A == 1 && B == 1) (CI *> S) = (12.02:12.02:12.02, 22.75:22.75:22.75);
      if (A == 0 && B == 1) (CI *> CO) = (12.60:12.60:12.60, 22.77:22.77:22.77);
      if (A == 1 && B == 0) (CI *> CO) = (12.09:12.09:12.09, 25.11:25.11:25.11);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1KLD(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (36.86:36.86:36.86, 35.38:35.38:35.38);
      if (A == 1 && CI == 0) (B *> S) = (33.37:33.37:33.37, 43.44:43.44:43.44);
      if (A == 0 && CI == 0) (B *> S) = (29.25:29.25:29.25, 45.84:45.84:45.84);
      if (A == 1 && CI == 1) (B *> S) = (34.05:34.05:34.05, 39.52:39.52:39.52);
      if (A == 0 && CI == 1) (B *> CO) = (15.98:15.98:15.98, 30.13:30.13:30.13);
      if (A == 1 && CI == 0) (B *> CO) = (14.98:14.98:14.98, 30.15:30.15:30.15);
      if (B == 0 && CI == 1) (A *> S) = (46.81:46.81:46.81, 40.19:40.19:40.19);
      if (B == 1 && CI == 0) (A *> S) = (41.61:41.61:41.61, 49.51:49.51:49.51);
      if (B == 0 && CI == 0) (A *> S) = (34.04:34.04:34.04, 55.74:55.74:55.74);
      if (B == 1 && CI == 1) (A *> S) = (40.12:40.12:40.12, 47.73:47.73:47.73);
      if (B == 0 && CI == 1) (A *> CO) = (15.43:15.43:15.43, 30.22:30.22:30.22);
      if (B == 1 && CI == 0) (A *> CO) = (15.30:15.30:15.30, 28.76:28.76:28.76);
      if (A == 0 && B == 1) (CI *> S) = (20.88:20.88:20.88, 24.44:24.44:24.44);
      if (A == 1 && B == 0) (CI *> S) = (20.89:20.89:20.89, 24.44:24.44:24.44);
      if (A == 0 && B == 0) (CI *> S) = (15.14:15.14:15.14, 27.23:27.23:27.23);
      if (A == 1 && B == 1) (CI *> S) = (15.14:15.14:15.14, 27.23:27.23:27.23);
      if (A == 0 && B == 1) (CI *> CO) = (15.17:15.17:15.17, 25.48:25.48:25.48);
      if (A == 1 && B == 0) (CI *> CO) = (14.42:14.42:14.42, 27.60:27.60:27.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCBETCLD(Q, E, TE, CKB);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CKB;
   supply1 vcc;

   wire d_CKB, d_E;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_E,  d_CKB,  vcc,  flag );
   nor g2(nor_o, TE, qt);
   or g3(Q,  d_CKB,  nor_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CKB *> Q) = (12.99:12.99:12.99, 21.08:21.08:21.08);
      if (TE == 0) (CKB *> Q) = (12.96:12.96:12.96, 19.49:19.49:19.49);
      (TE *> Q) = (12.52:12.52:12.52, 6.64:6.64:6.64);

      //  Setup and Hold Time
      specparam setup_E_CKB = 33.05;
      specparam hold_E_CKB = 4.97;
      $setuphold(negedge CKB, posedge E, 5.49:5.49:5.49, 3.58:3.58:3.58, flag,,,d_CKB, d_E);
      $setuphold(negedge CKB, negedge E, 13.35:13.35:13.35, -4.94:-4.94:-4.94, flag,,,d_CKB, d_E);

      //  Minimum Pulse Width
      specparam mpw_pos_CKB = 40.60;
      $width(posedge CKB, 20.41:20.41:20.41, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCBETELD(Q, E, TE, CKB);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CKB;
   supply1 vcc;

   wire d_CKB, d_E;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_E,  d_CKB,  vcc,  flag );
   nor g2(nor_o, TE, qt);
   or g3(Q,  d_CKB,  nor_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CKB *> Q) = (21.51:21.51:21.51, 33.88:33.88:33.88);
      if (TE == 0) (CKB *> Q) = (21.48:21.48:21.48, 32.26:32.26:32.26);
      (TE *> Q) = (23.07:23.07:23.07, 19.09:19.09:19.09);

      //  Setup and Hold Time
      specparam setup_E_CKB = 33.05;
      specparam hold_E_CKB = 4.97;
      $setuphold(negedge CKB, posedge E, 5.49:5.49:5.49, 3.58:3.58:3.58, flag,,,d_CKB, d_E);
      $setuphold(negedge CKB, negedge E, 13.35:13.35:13.35, -4.94:-4.94:-4.94, flag,,,d_CKB, d_E);

      //  Minimum Pulse Width
      specparam mpw_pos_CKB = 40.60;
      $width(posedge CKB, 20.41:20.41:20.41, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCBETHLD(Q, E, TE, CKB);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CKB;
   supply1 vcc;

   wire d_CKB, d_E;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_E,  d_CKB,  vcc,  flag );
   nor g2(nor_o, TE, qt);
   or g3(Q,  d_CKB,  nor_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CKB *> Q) = (22.38:22.38:22.38, 32.99:32.99:32.99);
      if (TE == 0) (CKB *> Q) = (22.35:22.35:22.35, 31.45:31.45:31.45);
      (TE *> Q) = (25.10:25.10:25.10, 17.99:17.99:17.99);

      //  Setup and Hold Time
      specparam setup_E_CKB = 33.05;
      specparam hold_E_CKB = 4.97;
      $setuphold(negedge CKB, posedge E, 5.22:5.22:5.22, 3.58:3.58:3.58, flag,,,d_CKB, d_E);
      $setuphold(negedge CKB, negedge E, 13.35:13.35:13.35, -4.70:-4.70:-4.70, flag,,,d_CKB, d_E);

      //  Minimum Pulse Width
      specparam mpw_pos_CKB = 40.60;
      $width(posedge CKB, 20.41:20.41:20.41, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCBETKLD(Q, E, TE, CKB);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CKB;
   supply1 vcc;

   wire d_CKB, d_E;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_E,  d_CKB,  vcc,  flag );
   nor g2(nor_o, TE, qt);
   or g3(Q,  d_CKB,  nor_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CKB *> Q) = (24.32:24.32:24.32, 36.09:36.09:36.09);
      if (TE == 0) (CKB *> Q) = (24.29:24.29:24.29, 34.54:34.54:34.54);
      (TE *> Q) = (27.47:27.47:27.47, 21.09:21.09:21.09);

      //  Setup and Hold Time
      specparam setup_E_CKB = 33.05;
      specparam hold_E_CKB = 4.97;
      $setuphold(negedge CKB, posedge E, 5.49:5.49:5.49, 3.58:3.58:3.58, flag,,,d_CKB, d_E);
      $setuphold(negedge CKB, negedge E, 13.35:13.35:13.35, -4.94:-4.94:-4.94, flag,,,d_CKB, d_E);

      //  Minimum Pulse Width
      specparam mpw_pos_CKB = 40.60;
      $width(posedge CKB, 20.41:20.41:20.41, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETCLD(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CK *> Q) = (11.57:11.57:11.57, 9.16:9.16:9.16);
      if (TE == 0) (CK *> Q) = (10.42:10.42:10.42, 9.19:9.19:9.19);
      (TE *> Q) = (12.26:12.26:12.26, 18.80:18.80:18.80);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 18.77:18.77:18.77, -7.80:-7.80:-7.80, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 16.06:16.06:16.06, -13.22:-13.22:-13.22, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 31.75:31.75:31.75, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETELD(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CK *> Q) = (10.96:10.96:10.96, 9.73:9.73:9.73);
      if (TE == 0) (CK *> Q) = (9.83:9.83:9.83, 9.77:9.77:9.77);
      (TE *> Q) = (11.63:11.63:11.63, 19.93:19.93:19.93);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 18.50:18.50:18.50, -7.80:-7.80:-7.80, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 16.33:16.33:16.33, -13.49:-13.49:-13.49, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 31.75:31.75:31.75, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETHLD(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CK *> Q) = (11.98:11.98:11.98, 10.96:10.96:10.96);
      if (TE == 0) (CK *> Q) = (10.83:10.83:10.83, 11.00:11.00:11.00);
      (TE *> Q) = (12.63:12.63:12.63, 22.62:22.62:22.62);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 18.77:18.77:18.77, -7.80:-7.80:-7.80, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 15.52:15.52:15.52, -12.95:-12.95:-12.95, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 31.75:31.75:31.75, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETKLD(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CK *> Q) = (14.37:14.37:14.37, 13.74:13.74:13.74);
      if (TE == 0) (CK *> Q) = (13.21:13.21:13.21, 13.78:13.78:13.78);
      (TE *> Q) = (15.01:15.01:15.01, 28.43:28.43:28.43);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 19.04:19.04:19.04, -7.80:-7.80:-7.80, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 14.17:14.17:14.17, -11.60:-11.60:-11.60, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 31.75:31.75:31.75, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1CLD(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 1) (A *> S) = (24.43:24.43:24.43, 25.72:25.72:25.72);
      if (B == 0) (A *> S) = (16.46:16.46:16.46, 30.08:30.08:30.08);
      (A *> C) = (12.72:12.72:12.72, 13.70:13.70:13.70);
      if (A == 1) (B *> S) = (20.85:20.85:20.85, 19.31:19.31:19.31);
      if (A == 0) (B *> S) = (12.15:12.15:12.15, 23.29:23.29:23.29);
      (B *> C) = (12.46:12.46:12.46, 12.59:12.59:12.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1ELD(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 1) (A *> S) = (24.47:24.47:24.47, 26.19:26.19:26.19);
      if (B == 0) (A *> S) = (17.27:17.27:17.27, 34.09:34.09:34.09);
      (A *> C) = (10.07:10.07:10.07, 12.26:12.26:12.26);
      if (A == 1) (B *> S) = (20.47:20.47:20.47, 20.12:20.12:20.12);
      if (A == 0) (B *> S) = (11.86:11.86:11.86, 26.71:26.71:26.71);
      (B *> C) = (9.72:9.72:9.72, 10.91:10.91:10.91);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1HLD(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 1) (A *> S) = (21.71:21.71:21.71, 28.12:28.12:28.12);
      if (B == 0) (A *> S) = (15.98:15.98:15.98, 27.73:27.73:27.73);
      (A *> C) = (11.65:11.65:11.65, 15.35:15.35:15.35);
      if (A == 1) (B *> S) = (20.55:20.55:20.55, 22.58:22.58:22.58);
      if (A == 0) (B *> S) = (12.83:12.83:12.83, 26.57:26.57:26.57);
      (B *> C) = (11.33:11.33:11.33, 14.03:14.03:14.03);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1KLD(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 1) (A *> S) = (25.72:25.72:25.72, 32.25:32.25:32.25);
      if (B == 0) (A *> S) = (17.89:17.89:17.89, 31.48:31.48:31.48);
      (A *> C) = (12.15:12.15:12.15, 22.75:22.75:22.75);
      if (A == 1) (B *> S) = (21.84:21.84:21.84, 27.27:27.27:27.27);
      if (A == 0) (B *> S) = (17.39:17.39:17.39, 30.08:30.08:30.08);
      (B *> C) = (11.93:11.93:11.93, 16.02:16.02:16.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKDLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.10:4.10:4.10, 4.21:4.21:4.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKGLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.13:3.13:3.13, 3.07:3.07:3.07);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKHLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.95:2.95:2.95, 3.09:3.09:3.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKILD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.96:2.96:2.96, 3.08:3.08:3.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKJLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.86:2.86:2.86, 3.05:3.05:3.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKKLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.65:2.65:2.65, 2.81:2.81:2.81);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKLLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.68:2.68:2.68, 2.83:2.83:2.83);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKMLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.58:2.58:2.58, 2.72:2.72:2.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKNLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.52:2.52:2.52, 2.67:2.67:2.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKQLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.53:2.53:2.53, 2.65:2.65:2.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.94:4.94:4.94, 2.87:2.87:2.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVDLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.31:4.31:4.31, 2.67:2.67:2.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVGLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.45:3.45:3.45, 2.17:2.17:2.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVHLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.66:3.66:3.66, 2.31:2.31:2.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVILD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.31:3.31:3.31, 2.09:2.09:2.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVJLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.17:3.17:3.17, 2.03:2.03:2.03);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVKLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.95:2.95:2.95, 1.91:1.91:1.91);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVLLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.01:3.01:3.01, 1.94:1.94:1.94);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVMLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.89:2.89:2.89, 1.88:1.88:1.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVNLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.87:2.87:2.87, 1.86:1.86:1.86);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVQLD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.87:2.87:2.87, 1.86:1.86:1.86);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVTCLD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (9.42:9.42:9.42, 6.12:6.12:6.12);
      (E *> O) = (9.41:9.41:9.41, 3.70:3.70:3.70, 0.14:0.14:0.14, 9.41:9.41:9.41, 6.20:6.20:6.20, 3.70:3.70:3.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVTELD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.76:8.76:8.76, 4.81:4.81:4.81);
      (E *> O) = (9.96:9.96:9.96, 2.80:2.80:2.80, 0.57:0.57:0.57, 9.96:9.96:9.96, 7.71:7.71:7.71, 2.80:2.80:2.80);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVTHLD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (21.37:21.37:21.37, 20.18:20.18:20.18);
      (E *> O) = (8.04:8.04:8.04, 18.90:18.90:18.90, 16.49:16.49:16.49, 8.04:8.04:8.04, 10.27:10.27:10.27, 18.90:18.90:18.90);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVTKLD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (20.02:20.02:20.02, 21.32:21.32:21.32);
      (E *> O) = (9.09:9.09:9.09, 20.23:20.23:20.23, 18.30:18.30:18.30, 9.09:9.09:9.09, 14.29:14.29:14.29, 20.23:20.23:20.23);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222CLD(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && C1 == 1) (B1 *> O) = (16.07:16.07:16.07, 18.07:18.07:18.07);
      if (A1 == 1 && C1 == 0) (B1 *> O) = (14.32:14.32:14.32, 17.70:17.70:17.70);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (14.39:14.39:14.39, 14.79:14.79:14.79);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (13.43:13.43:13.43, 15.70:15.70:15.70);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (15.46:15.46:15.46, 18.43:18.43:18.43);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (15.10:15.10:15.10, 18.17:18.17:18.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222ELD(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && C1 == 1) (B1 *> O) = (13.53:13.53:13.53, 17.64:17.64:17.64);
      if (A1 == 1 && C1 == 0) (B1 *> O) = (12.38:12.38:12.38, 17.99:17.99:17.99);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (12.31:12.31:12.31, 14.72:14.72:14.72);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (11.56:11.56:11.56, 17.97:17.97:17.97);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (12.95:12.95:12.95, 21.02:21.02:21.02);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (12.96:12.96:12.96, 18.34:18.34:18.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222HLD(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && C1 == 1) (B1 *> O) = (12.28:12.28:12.28, 21.46:21.46:21.46);
      if (A1 == 1 && C1 == 0) (B1 *> O) = (11.56:11.56:11.56, 22.87:22.87:22.87);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (11.31:11.31:11.31, 18.27:18.27:18.27);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (10.78:10.78:10.78, 20.29:20.29:20.29);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (11.97:11.97:11.97, 22.78:22.78:22.78);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (11.92:11.92:11.92, 22.89:22.89:22.89);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222KLD(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && C1 == 1) (B1 *> O) = (27.78:27.78:27.78, 32.30:32.30:32.30);
      if (A1 == 1 && C1 == 0) (B1 *> O) = (26.03:26.03:26.03, 31.33:31.33:31.33);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (26.05:26.05:26.05, 29.33:29.33:29.33);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (25.16:25.16:25.16, 29.34:29.34:29.34);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (27.18:27.18:27.18, 32.07:32.07:32.07);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (26.75:26.75:26.75, 31.79:31.79:31.79);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1CLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (11.00:11.00:11.00, 16.03:16.03:16.03);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (12.35:12.35:12.35, 16.06:16.06:16.06);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (14.77:14.77:14.77, 16.06:16.06:16.06);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (11.77:11.77:11.77, 17.44:17.44:17.44);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (13.11:13.11:13.11, 17.47:17.47:17.47);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (15.52:15.52:15.52, 17.48:17.48:17.48);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.96:10.96:10.96, 4.63:4.63:4.63);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (10.96:10.96:10.96, 4.63:4.63:4.63);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (10.87:10.87:10.87, 4.62:4.62:4.62);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (13.15:13.15:13.15, 4.90:4.90:4.90);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (13.15:13.15:13.15, 4.90:4.90:4.90);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (13.06:13.06:13.06, 4.90:4.90:4.90);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1ELD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (12.81:12.81:12.81, 17.64:17.64:17.64);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (12.81:12.81:12.81, 17.64:17.64:17.64);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.81:12.81:12.81, 17.64:17.64:17.64);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (11.69:11.69:11.69, 16.25:16.25:16.25);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.69:11.69:11.69, 16.25:16.25:16.25);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.69:11.69:11.69, 16.25:16.25:16.25);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (25.65:25.65:25.65, 23.91:23.91:23.91);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (24.31:24.31:24.31, 23.47:23.47:23.47);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (23.40:23.40:23.40, 24.25:24.25:24.25);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (27.00:27.00:27.00, 24.18:24.18:24.18);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (25.66:25.66:25.66, 23.74:23.74:23.74);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (24.77:24.77:24.77, 24.52:24.52:24.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1HLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (12.06:12.06:12.06, 18.96:18.96:18.96);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (12.06:12.06:12.06, 18.95:18.95:18.95);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.06:12.06:12.06, 18.95:18.95:18.95);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (11.06:11.06:11.06, 17.54:17.54:17.54);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.06:11.06:11.06, 17.54:17.54:17.54);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.06:11.06:11.06, 17.54:17.54:17.54);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (22.71:22.71:22.71, 22.03:22.03:22.03);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (21.54:21.54:21.54, 21.77:21.77:21.77);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (20.52:20.52:20.52, 22.51:22.51:22.51);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (24.02:24.02:24.02, 22.32:22.32:22.32);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (22.84:22.84:22.84, 22.06:22.06:22.06);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (21.84:21.84:21.84, 22.80:22.80:22.80);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1KLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (24.57:24.57:24.57, 30.55:30.55:30.55);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (27.70:27.70:27.70, 30.58:30.58:30.58);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (30.33:30.33:30.33, 31.42:31.42:31.42);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (25.36:25.36:25.36, 31.96:31.96:31.96);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (28.46:28.46:28.46, 31.99:31.99:31.99);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (31.09:31.09:31.09, 32.83:32.83:32.83);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (26.32:26.32:26.32, 19.11:19.11:19.11);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (26.32:26.32:26.32, 19.11:19.11:19.11);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (26.21:26.21:26.21, 19.10:19.10:19.10);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (28.70:28.70:28.70, 19.39:19.39:19.39);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (28.70:28.70:28.70, 19.39:19.39:19.39);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (28.59:28.59:28.59, 19.38:19.38:19.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1CLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (9.88:9.88:9.88, 4.84:4.84:4.84);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (9.87:9.87:9.87, 4.83:4.83:4.83);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (9.87:9.87:9.87, 4.83:4.83:4.83);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (8.49:8.49:8.49, 4.18:4.18:4.18);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (8.49:8.49:8.49, 4.17:4.17:4.17);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (8.48:8.48:8.48, 4.17:4.17:4.17);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (14.96:14.96:14.96, 15.31:15.31:15.31);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (14.93:14.93:14.93, 14.43:14.43:14.43);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (15.77:15.77:15.77, 14.07:14.07:14.07);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (15.24:15.24:15.24, 16.60:16.60:16.60);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (15.21:15.21:15.21, 15.72:15.72:15.72);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (16.05:16.05:16.05, 15.36:15.36:15.36);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1ELD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (25.96:25.96:25.96, 19.24:19.24:19.24);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (25.25:25.25:25.25, 21.63:21.63:21.63);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (25.81:25.81:25.81, 23.34:23.34:23.34);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (27.33:27.33:27.33, 20.03:20.03:20.03);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (26.61:26.61:26.61, 22.41:22.41:22.41);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (27.18:27.18:27.18, 24.12:24.12:24.12);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.16:11.16:11.16, 14.30:14.30:14.30);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.16:11.16:11.16, 14.30:14.30:14.30);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (11.16:11.16:11.16, 14.30:14.30:14.30);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (11.44:11.44:11.44, 15.84:15.84:15.84);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (11.44:11.44:11.44, 15.84:15.84:15.84);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (11.44:11.44:11.44, 15.84:15.84:15.84);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1HLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (24.67:24.67:24.67, 22.14:22.14:22.14);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (24.15:24.15:24.15, 25.47:25.47:25.47);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (24.58:24.58:24.58, 27.73:27.73:27.73);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (26.04:26.04:26.04, 22.93:22.93:22.93);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (25.52:25.52:25.52, 26.24:26.24:26.24);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (25.94:25.94:25.94, 28.50:28.50:28.50);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (10.43:10.43:10.43, 17.97:17.97:17.97);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (10.43:10.43:10.43, 17.97:17.97:17.97);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (10.43:10.43:10.43, 17.97:17.97:17.97);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (10.69:10.69:10.69, 19.98:19.98:19.98);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (10.69:10.69:10.69, 19.98:19.98:19.98);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (10.69:10.69:10.69, 19.98:19.98:19.98);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1KLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (23.98:23.98:23.98, 19.20:19.20:19.20);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (23.98:23.98:23.98, 19.20:19.20:19.20);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (23.98:23.98:23.98, 19.20:19.20:19.20);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (22.61:22.61:22.61, 18.32:18.32:18.32);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (22.61:22.61:22.61, 18.33:18.33:18.33);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (22.61:22.61:22.61, 18.33:18.33:18.33);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (28.94:28.94:28.94, 29.89:29.89:29.89);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (27.45:27.45:27.45, 28.86:28.86:28.86);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (28.29:28.29:28.29, 28.30:28.30:28.30);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (29.23:29.23:29.23, 31.20:31.20:31.20);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (27.73:27.73:27.73, 30.16:30.16:30.16);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (28.57:28.57:28.57, 29.62:29.62:29.62);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2CLD(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (15.25:15.25:15.25, 19.26:19.26:19.26);
      if (B == 1) (A *> O) = (15.25:15.25:15.25, 19.26:19.26:19.26);
      if (A == 0 && B == 1) (S *> O) = (12.69:12.69:12.69, 18.49:18.49:18.49);
      if (A == 1 && B == 0) (S *> O) = (21.00:21.00:21.00, 17.48:17.48:17.48);
      if (A == 0) (B *> O) = (15.48:15.48:15.48, 20.71:20.71:20.71);
      if (A == 1) (B *> O) = (15.48:15.48:15.48, 20.71:20.71:20.71);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2ELD(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (14.12:14.12:14.12, 21.49:21.49:21.49);
      if (B == 1) (A *> O) = (14.13:14.13:14.13, 21.50:21.50:21.50);
      if (A == 0 && B == 1) (S *> O) = (12.00:12.00:12.00, 20.36:20.36:20.36);
      if (A == 1 && B == 0) (S *> O) = (20.98:20.98:20.98, 19.23:19.23:19.23);
      if (A == 0) (B *> O) = (14.06:14.06:14.06, 22.99:22.99:22.99);
      if (A == 1) (B *> O) = (14.06:14.06:14.06, 22.99:22.99:22.99);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2HLD(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (13.31:13.31:13.31, 18.08:18.08:18.08);
      if (B == 1) (A *> O) = (13.31:13.31:13.31, 18.08:18.08:18.08);
      if (A == 0 && B == 1) (S *> O) = (11.62:11.62:11.62, 17.97:17.97:17.97);
      if (A == 1 && B == 0) (S *> O) = (19.93:19.93:19.93, 17.80:17.80:17.80);
      if (A == 0) (B *> O) = (12.99:12.99:12.99, 19.29:19.29:19.29);
      if (A == 1) (B *> O) = (12.99:12.99:12.99, 19.29:19.29:19.29);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2KLD(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (16.16:16.16:16.16, 23.83:23.83:23.83);
      if (B == 1) (A *> O) = (16.16:16.16:16.16, 23.83:23.83:23.83);
      if (A == 0 && B == 1) (S *> O) = (14.50:14.50:14.50, 25.85:25.85:25.85);
      if (A == 1 && B == 0) (S *> O) = (22.54:22.54:22.54, 23.21:23.21:23.21);
      if (A == 0) (B *> O) = (15.75:15.75:15.75, 25.16:25.16:25.16);
      if (A == 1) (B *> O) = (15.75:15.75:15.75, 25.17:25.17:25.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3CLD(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> O) = (23.30:23.30:23.30, 31.83:31.83:31.83);
      if (B == 0 && C == 1) (A *> O) = (23.30:23.30:23.30, 31.83:31.83:31.83);
      if (B == 1 && C == 0) (A *> O) = (23.30:23.30:23.30, 31.83:31.83:31.83);
      if (B == 1 && C == 1) (A *> O) = (23.30:23.30:23.30, 31.83:31.83:31.83);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (12.84:12.84:12.84, 21.81:21.81:21.81);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (12.85:12.85:12.85, 21.80:21.80:21.80);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (23.68:23.68:23.68, 17.91:17.91:17.91);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (23.68:23.68:23.68, 17.91:17.91:17.91);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (12.84:12.84:12.84, 21.78:21.78:21.78);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (23.68:23.68:23.68, 17.90:17.90:17.90);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (12.84:12.84:12.84, 21.77:21.77:21.77);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (23.68:23.68:23.68, 17.91:17.91:17.91);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (21.17:21.17:21.17, 34.53:34.53:34.53);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (21.18:21.18:21.18, 34.53:34.53:34.53);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (29.14:29.14:29.14, 31.13:31.13:31.13);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (29.14:29.14:29.14, 31.13:31.13:31.13);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (15.18:15.18:15.18, 20.18:20.18:20.18);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (15.18:15.18:15.18, 20.18:20.18:20.18);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (15.18:15.18:15.18, 20.18:20.18:20.18);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (15.18:15.18:15.18, 20.18:20.18:20.18);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (15.18:15.18:15.18, 20.18:20.18:20.18);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (15.18:15.18:15.18, 20.18:20.18:20.18);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (15.18:15.18:15.18, 20.18:20.18:20.18);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (15.18:15.18:15.18, 20.18:20.18:20.18);
      if (A == 0 && C == 0) (B *> O) = (22.96:22.96:22.96, 32.62:32.62:32.62);
      if (A == 0 && C == 1) (B *> O) = (22.95:22.95:22.95, 32.62:32.62:32.62);
      if (A == 1 && C == 0) (B *> O) = (22.96:22.96:22.96, 32.62:32.62:32.62);
      if (A == 1 && C == 1) (B *> O) = (22.96:22.96:22.96, 32.62:32.62:32.62);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3ELD(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> O) = (21.98:21.98:21.98, 32.28:32.28:32.28);
      if (B == 0 && C == 1) (A *> O) = (21.98:21.98:21.98, 32.28:32.28:32.28);
      if (B == 1 && C == 0) (A *> O) = (21.98:21.98:21.98, 32.28:32.28:32.28);
      if (B == 1 && C == 1) (A *> O) = (21.98:21.98:21.98, 32.27:32.27:32.27);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (11.49:11.49:11.49, 23.40:23.40:23.40);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (11.49:11.49:11.49, 23.39:23.39:23.39);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (23.57:23.57:23.57, 17.28:17.28:17.28);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (23.57:23.57:23.57, 17.28:17.28:17.28);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (11.49:11.49:11.49, 23.37:23.37:23.37);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (23.58:23.58:23.58, 17.28:17.28:17.28);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (11.49:11.49:11.49, 23.37:23.37:23.37);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (23.58:23.58:23.58, 17.28:17.28:17.28);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (20.11:20.11:20.11, 35.88:35.88:35.88);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (20.12:20.12:20.12, 35.87:35.87:35.87);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (28.48:28.48:28.48, 32.02:32.02:32.02);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (28.49:28.49:28.49, 32.02:32.02:32.02);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (12.81:12.81:12.81, 18.91:18.91:18.91);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (12.81:12.81:12.81, 18.91:18.91:18.91);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (12.81:12.81:12.81, 18.91:18.91:18.91);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (12.81:12.81:12.81, 18.91:18.91:18.91);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (12.81:12.81:12.81, 18.91:18.91:18.91);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (12.81:12.81:12.81, 18.91:18.91:18.91);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (12.81:12.81:12.81, 18.91:18.91:18.91);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (12.81:12.81:12.81, 18.91:18.91:18.91);
      if (A == 0 && C == 0) (B *> O) = (21.45:21.45:21.45, 33.03:33.03:33.03);
      if (A == 0 && C == 1) (B *> O) = (21.45:21.45:21.45, 33.02:33.02:33.02);
      if (A == 1 && C == 0) (B *> O) = (21.45:21.45:21.45, 33.03:33.03:33.03);
      if (A == 1 && C == 1) (B *> O) = (21.45:21.45:21.45, 33.02:33.02:33.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3HLD(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> O) = (22.38:22.38:22.38, 33.14:33.14:33.14);
      if (B == 0 && C == 1) (A *> O) = (22.38:22.38:22.38, 33.14:33.14:33.14);
      if (B == 1 && C == 0) (A *> O) = (22.38:22.38:22.38, 33.13:33.13:33.13);
      if (B == 1 && C == 1) (A *> O) = (22.38:22.38:22.38, 33.14:33.14:33.14);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (12.48:12.48:12.48, 20.98:20.98:20.98);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (12.48:12.48:12.48, 20.97:20.97:20.97);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (22.30:22.30:22.30, 20.10:20.10:20.10);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (22.30:22.30:22.30, 20.10:20.10:20.10);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (12.48:12.48:12.48, 20.86:20.86:20.86);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (22.31:22.31:22.31, 20.10:20.10:20.10);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (12.48:12.48:12.48, 20.86:20.86:20.86);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (22.31:22.31:22.31, 20.10:20.10:20.10);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (20.68:20.68:20.68, 33.92:33.92:33.92);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (20.68:20.68:20.68, 33.92:33.92:33.92);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (29.03:29.03:29.03, 32.44:32.44:32.44);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (29.02:29.02:29.02, 32.44:32.44:32.44);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (14.51:14.51:14.51, 23.42:23.42:23.42);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (14.51:14.51:14.51, 23.41:23.41:23.41);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (14.51:14.51:14.51, 23.41:23.41:23.41);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (14.51:14.51:14.51, 23.41:23.41:23.41);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (14.51:14.51:14.51, 23.41:23.41:23.41);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (14.51:14.51:14.51, 23.41:23.41:23.41);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (14.51:14.51:14.51, 23.41:23.41:23.41);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (14.51:14.51:14.51, 23.41:23.41:23.41);
      if (A == 0 && C == 0) (B *> O) = (21.79:21.79:21.79, 34.41:34.41:34.41);
      if (A == 0 && C == 1) (B *> O) = (21.79:21.79:21.79, 34.41:34.41:34.41);
      if (A == 1 && C == 0) (B *> O) = (21.80:21.80:21.80, 34.41:34.41:34.41);
      if (A == 1 && C == 1) (B *> O) = (21.79:21.79:21.79, 34.41:34.41:34.41);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3KLD(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> O) = (24.33:24.33:24.33, 32.77:32.77:32.77);
      if (B == 0 && C == 1) (A *> O) = (24.33:24.33:24.33, 32.77:32.77:32.77);
      if (B == 1 && C == 0) (A *> O) = (24.33:24.33:24.33, 32.77:32.77:32.77);
      if (B == 1 && C == 1) (A *> O) = (24.33:24.33:24.33, 32.77:32.77:32.77);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (14.37:14.37:14.37, 27.04:27.04:27.04);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (14.37:14.37:14.37, 27.04:27.04:27.04);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (24.94:24.94:24.94, 22.28:22.28:22.28);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (24.94:24.94:24.94, 22.28:22.28:22.28);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (14.37:14.37:14.37, 27.00:27.00:27.00);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (24.96:24.96:24.96, 22.28:22.28:22.28);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (14.37:14.37:14.37, 27.00:27.00:27.00);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (24.96:24.96:24.96, 22.28:22.28:22.28);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (22.83:22.83:22.83, 34.06:34.06:34.06);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (22.83:22.83:22.83, 34.06:34.06:34.06);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (32.03:32.03:32.03, 33.43:33.43:33.43);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (32.03:32.03:32.03, 33.43:33.43:33.43);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (15.28:15.28:15.28, 24.38:24.38:24.38);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (15.28:15.28:15.28, 24.38:24.38:24.38);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (15.28:15.28:15.28, 24.38:24.38:24.38);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (15.28:15.28:15.28, 24.38:24.38:24.38);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (15.28:15.28:15.28, 24.38:24.38:24.38);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (15.28:15.28:15.28, 24.38:24.38:24.38);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (15.28:15.28:15.28, 24.38:24.38:24.38);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (15.28:15.28:15.28, 24.38:24.38:24.38);
      if (A == 0 && C == 0) (B *> O) = (23.42:23.42:23.42, 33.66:33.66:33.66);
      if (A == 0 && C == 1) (B *> O) = (23.42:23.42:23.42, 33.66:33.66:33.66);
      if (A == 1 && C == 0) (B *> O) = (23.42:23.42:23.42, 33.66:33.66:33.66);
      if (A == 1 && C == 1) (B *> O) = (23.42:23.42:23.42, 33.66:33.66:33.66);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4CLD(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (25.44:25.44:25.44, 31.39:31.39:31.39);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (25.44:25.44:25.44, 31.40:31.40:31.40);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (25.43:25.43:25.43, 31.40:31.40:31.40);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (25.43:25.43:25.43, 31.40:31.40:31.40);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (25.44:25.44:25.44, 31.39:31.39:31.39);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (25.44:25.44:25.44, 31.39:31.39:31.39);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (25.43:25.43:25.43, 31.40:31.40:31.40);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (25.43:25.43:25.43, 31.40:31.40:31.40);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (14.54:14.54:14.54, 16.88:16.88:16.88);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (14.54:14.54:14.54, 16.88:16.88:16.88);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (14.54:14.54:14.54, 16.88:16.88:16.88);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (14.54:14.54:14.54, 16.88:16.88:16.88);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (22.23:22.23:22.23, 18.36:18.36:18.36);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (22.23:22.23:22.23, 18.36:18.36:18.36);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (22.23:22.23:22.23, 18.36:18.36:18.36);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (22.23:22.23:22.23, 18.36:18.36:18.36);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (14.59:14.59:14.59, 16.85:16.85:16.85);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (14.59:14.59:14.59, 16.85:16.85:16.85);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (22.24:22.24:22.24, 18.17:18.17:18.17);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (22.24:22.24:22.24, 18.17:18.17:18.17);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (14.59:14.59:14.59, 16.85:16.85:16.85);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (14.59:14.59:14.59, 16.85:16.85:16.85);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (22.24:22.24:22.24, 18.17:18.17:18.17);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (22.24:22.24:22.24, 18.17:18.17:18.17);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (22.78:22.78:22.78, 30.37:30.37:30.37);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (22.90:22.90:22.90, 30.28:30.28:30.28);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (22.65:22.65:22.65, 30.51:30.51:30.51);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (22.77:22.77:22.77, 30.37:30.37:30.37);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (32.28:32.28:32.28, 29.78:29.78:29.78);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (30.98:30.98:30.98, 29.59:29.59:29.59);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (33.15:33.15:33.15, 29.87:29.87:29.87);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (31.91:31.91:31.91, 29.77:29.77:29.77);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (22.13:22.13:22.13, 31.32:31.32:31.32);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (31.73:31.73:31.73, 29.43:29.43:29.43);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (22.13:22.13:22.13, 31.31:31.31:31.31);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (30.49:30.49:30.49, 29.18:29.18:29.18);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (22.14:22.14:22.14, 31.33:31.33:31.33);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (32.48:32.48:32.48, 29.61:29.61:29.61);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (22.13:22.13:22.13, 31.32:31.32:31.32);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (31.36:31.36:31.36, 29.42:29.42:29.42);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (24.71:24.71:24.71, 32.97:32.97:32.97);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (24.71:24.71:24.71, 32.96:32.96:32.96);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (24.71:24.71:24.71, 32.96:32.96:32.96);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (24.71:24.71:24.71, 32.96:32.96:32.96);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (24.70:24.70:24.70, 32.97:32.97:32.97);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (24.70:24.70:24.70, 32.97:32.97:32.97);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (24.70:24.70:24.70, 32.97:32.97:32.97);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (24.70:24.70:24.70, 32.97:32.97:32.97);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (25.10:25.10:25.10, 32.05:32.05:32.05);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (25.10:25.10:25.10, 32.05:32.05:32.05);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (25.10:25.10:25.10, 32.06:32.06:32.06);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (25.10:25.10:25.10, 32.05:32.05:32.05);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (25.10:25.10:25.10, 32.05:32.05:32.05);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (25.10:25.10:25.10, 32.05:32.05:32.05);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (25.10:25.10:25.10, 32.05:32.05:32.05);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (25.10:25.10:25.10, 32.05:32.05:32.05);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (23.37:23.37:23.37, 30.00:30.00:30.00);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (23.37:23.37:23.37, 30.00:30.00:30.00);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (23.37:23.37:23.37, 30.00:30.00:30.00);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (23.37:23.37:23.37, 30.00:30.00:30.00);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (23.37:23.37:23.37, 30.01:30.01:30.01);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (23.37:23.37:23.37, 30.00:30.00:30.00);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (23.38:23.38:23.38, 30.00:30.00:30.00);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (23.37:23.37:23.37, 30.00:30.00:30.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4ELD(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (23.44:23.44:23.44, 29.75:29.75:29.75);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (23.44:23.44:23.44, 29.75:29.75:29.75);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (23.43:23.43:23.43, 29.76:29.76:29.76);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (23.43:23.43:23.43, 29.76:29.76:29.76);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (23.44:23.44:23.44, 29.75:29.75:29.75);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (23.44:23.44:23.44, 29.75:29.75:29.75);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (23.43:23.43:23.43, 29.76:29.76:29.76);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (23.43:23.43:23.43, 29.76:29.76:29.76);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (13.49:13.49:13.49, 17.55:17.55:17.55);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (13.49:13.49:13.49, 17.55:17.55:17.55);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (13.49:13.49:13.49, 17.55:17.55:17.55);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (13.49:13.49:13.49, 17.55:17.55:17.55);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (21.67:21.67:21.67, 19.54:19.54:19.54);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (21.68:21.68:21.68, 19.54:19.54:19.54);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (21.68:21.68:21.68, 19.54:19.54:19.54);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (21.68:21.68:21.68, 19.54:19.54:19.54);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (13.28:13.28:13.28, 18.11:18.11:18.11);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (13.29:13.29:13.29, 18.11:18.11:18.11);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (21.69:21.69:21.69, 18.49:18.49:18.49);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (21.69:21.69:21.69, 18.49:18.49:18.49);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (13.28:13.28:13.28, 18.11:18.11:18.11);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (13.29:13.29:13.29, 18.12:18.12:18.12);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (21.69:21.69:21.69, 18.49:18.49:18.49);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (21.69:21.69:21.69, 18.49:18.49:18.49);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (20.66:20.66:20.66, 28.73:28.73:28.73);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (20.82:20.82:20.82, 28.62:28.62:28.62);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (20.49:20.49:20.49, 28.89:28.89:28.89);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (20.65:20.65:20.65, 28.73:28.73:28.73);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (30.13:30.13:30.13, 29.65:29.65:29.65);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (28.65:28.65:28.65, 29.41:29.41:29.41);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (31.14:31.14:31.14, 29.78:29.78:29.78);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (29.71:29.71:29.71, 29.64:29.64:29.64);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (20.01:20.01:20.01, 32.51:32.51:32.51);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (30.40:30.40:30.40, 28.50:28.50:28.50);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (20.01:20.01:20.01, 32.49:32.49:32.49);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (29.12:29.12:29.12, 28.22:28.22:28.22);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (20.02:20.02:20.02, 32.51:32.51:32.51);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (31.24:31.24:31.24, 28.72:28.72:28.72);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (20.01:20.01:20.01, 32.50:32.50:32.50);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (30.09:30.09:30.09, 28.51:28.51:28.51);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (23.97:23.97:23.97, 34.87:34.87:34.87);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (23.97:23.97:23.97, 34.87:34.87:34.87);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (23.97:23.97:23.97, 34.87:34.87:34.87);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (23.97:23.97:23.97, 34.87:34.87:34.87);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (23.96:23.96:23.96, 34.87:34.87:34.87);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (23.96:23.96:23.96, 34.88:34.88:34.88);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (23.96:23.96:23.96, 34.87:34.87:34.87);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (23.96:23.96:23.96, 34.88:34.88:34.88);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (23.05:23.05:23.05, 31.26:31.26:31.26);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (23.04:23.04:23.04, 31.26:31.26:31.26);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (23.05:23.05:23.05, 31.26:31.26:31.26);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (23.05:23.05:23.05, 31.26:31.26:31.26);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (23.05:23.05:23.05, 31.26:31.26:31.26);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (23.05:23.05:23.05, 31.26:31.26:31.26);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (23.05:23.05:23.05, 31.26:31.26:31.26);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (23.05:23.05:23.05, 31.26:31.26:31.26);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (21.46:21.46:21.46, 28.80:28.80:28.80);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (21.46:21.46:21.46, 28.80:28.80:28.80);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (21.46:21.46:21.46, 28.80:28.80:28.80);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (21.45:21.45:21.45, 28.80:28.80:28.80);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (21.46:21.46:21.46, 28.80:28.80:28.80);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (21.45:21.45:21.45, 28.80:28.80:28.80);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (21.45:21.45:21.45, 28.80:28.80:28.80);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (21.45:21.45:21.45, 28.80:28.80:28.80);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4HLD(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (25.45:25.45:25.45, 34.07:34.07:34.07);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (25.45:25.45:25.45, 34.07:34.07:34.07);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (25.45:25.45:25.45, 34.07:34.07:34.07);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (25.45:25.45:25.45, 34.07:34.07:34.07);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (25.45:25.45:25.45, 34.07:34.07:34.07);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (25.45:25.45:25.45, 34.07:34.07:34.07);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (25.45:25.45:25.45, 34.07:34.07:34.07);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (25.45:25.45:25.45, 34.07:34.07:34.07);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (16.16:16.16:16.16, 23.37:23.37:23.37);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (16.16:16.16:16.16, 23.37:23.37:23.37);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (16.16:16.16:16.16, 23.37:23.37:23.37);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (16.16:16.16:16.16, 23.37:23.37:23.37);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (21.02:21.02:21.02, 24.85:24.85:24.85);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (21.02:21.02:21.02, 24.85:24.85:24.85);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (21.02:21.02:21.02, 24.85:24.85:24.85);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (21.02:21.02:21.02, 24.85:24.85:24.85);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (15.83:15.83:15.83, 24.22:24.22:24.22);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (15.83:15.83:15.83, 24.22:24.22:24.22);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (21.04:21.04:21.04, 23.05:23.05:23.05);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (21.04:21.04:21.04, 23.05:23.05:23.05);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (15.83:15.83:15.83, 24.22:24.22:24.22);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (15.83:15.83:15.83, 24.22:24.22:24.22);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (21.04:21.04:21.04, 23.05:23.05:23.05);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (21.04:21.04:21.04, 23.05:23.05:23.05);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (22.84:22.84:22.84, 33.50:33.50:33.50);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (22.92:22.92:22.92, 33.31:33.31:33.31);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (22.72:22.72:22.72, 33.64:33.64:33.64);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (22.84:22.84:22.84, 33.48:33.48:33.48);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (29.10:29.10:29.10, 33.37:33.37:33.37);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (28.20:28.20:28.20, 33.27:33.27:33.27);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (29.77:29.77:29.77, 33.44:33.44:33.44);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (28.87:28.87:28.87, 33.37:33.37:33.37);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (22.32:22.32:22.32, 37.72:37.72:37.72);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (29.56:29.56:29.56, 31.90:31.90:31.90);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (22.30:22.30:22.30, 37.51:37.51:37.51);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (28.81:28.81:28.81, 31.76:31.76:31.76);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (22.33:22.33:22.33, 37.85:37.85:37.85);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (30.12:30.12:30.12, 32.04:32.04:32.04);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (22.32:22.32:22.32, 37.70:37.70:37.70);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (29.40:29.40:29.40, 31.92:31.92:31.92);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (26.20:26.20:26.20, 39.71:39.71:39.71);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (26.20:26.20:26.20, 39.71:39.71:39.71);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (26.21:26.21:26.21, 39.71:39.71:39.71);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (26.20:26.20:26.20, 39.71:39.71:39.71);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (26.20:26.20:26.20, 39.71:39.71:39.71);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (26.20:26.20:26.20, 39.71:39.71:39.71);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (26.20:26.20:26.20, 39.71:39.71:39.71);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (26.20:26.20:26.20, 39.71:39.71:39.71);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (25.22:25.22:25.22, 35.64:35.64:35.64);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (25.22:25.22:25.22, 35.64:35.64:35.64);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (25.22:25.22:25.22, 35.64:35.64:35.64);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (25.22:25.22:25.22, 35.64:35.64:35.64);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (25.22:25.22:25.22, 35.63:35.63:35.63);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (25.22:25.22:25.22, 35.63:35.63:35.63);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (25.22:25.22:25.22, 35.64:35.64:35.64);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (25.22:25.22:25.22, 35.63:35.63:35.63);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (23.75:23.75:23.75, 32.92:32.92:32.92);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (23.75:23.75:23.75, 32.92:32.92:32.92);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (23.75:23.75:23.75, 32.92:32.92:32.92);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (23.75:23.75:23.75, 32.92:32.92:32.92);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (23.75:23.75:23.75, 32.92:32.92:32.92);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (23.75:23.75:23.75, 32.92:32.92:32.92);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (23.75:23.75:23.75, 32.92:32.92:32.92);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (23.75:23.75:23.75, 32.92:32.92:32.92);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4KLD(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (36.91:36.91:36.91, 41.74:41.74:41.74);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (36.91:36.91:36.91, 41.74:41.74:41.74);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (36.90:36.90:36.90, 41.74:41.74:41.74);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (36.90:36.90:36.90, 41.74:41.74:41.74);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (36.91:36.91:36.91, 41.74:41.74:41.74);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (36.91:36.91:36.91, 41.74:41.74:41.74);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (36.90:36.90:36.90, 41.74:41.74:41.74);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (36.90:36.90:36.90, 41.74:41.74:41.74);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (25.14:25.14:25.14, 27.30:27.30:27.30);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (25.14:25.14:25.14, 27.30:27.30:27.30);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (25.14:25.14:25.14, 27.30:27.30:27.30);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (25.14:25.14:25.14, 27.30:27.30:27.30);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (25.08:25.08:25.08, 20.92:20.92:20.92);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (25.07:25.07:25.07, 20.92:20.92:20.92);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (25.07:25.07:25.07, 20.92:20.92:20.92);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (25.08:25.08:25.08, 20.92:20.92:20.92);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (25.14:25.14:25.14, 27.30:27.30:27.30);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (25.14:25.14:25.14, 27.30:27.30:27.30);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (25.08:25.08:25.08, 20.92:20.92:20.92);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (25.08:25.08:25.08, 20.92:20.92:20.92);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (25.14:25.14:25.14, 27.30:27.30:27.30);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (25.14:25.14:25.14, 27.30:27.30:27.30);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (25.08:25.08:25.08, 20.92:20.92:20.92);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (25.08:25.08:25.08, 20.92:20.92:20.92);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (34.55:34.55:34.55, 39.74:39.74:39.74);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (34.45:34.45:34.45, 39.81:39.81:39.81);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (34.66:34.66:34.66, 39.65:39.65:39.65);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (34.55:34.55:34.55, 39.74:39.74:39.74);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (40.81:40.81:40.81, 39.17:39.17:39.17);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (40.39:40.39:40.39, 39.01:39.01:39.01);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (41.06:41.06:41.06, 39.36:39.36:39.36);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (40.67:40.67:40.67, 39.19:39.19:39.19);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (35.84:35.84:35.84, 39.24:39.24:39.24);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (42.68:42.68:42.68, 38.43:38.43:38.43);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (35.85:35.85:35.85, 39.22:39.22:39.22);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (42.18:42.18:42.18, 38.30:38.30:38.30);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (35.82:35.82:35.82, 39.25:39.25:39.25);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (43.00:43.00:43.00, 38.52:38.52:38.52);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (35.84:35.84:35.84, 39.24:39.24:39.24);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (42.53:42.53:42.53, 38.45:38.45:38.45);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (39.26:39.26:39.26, 42.21:42.21:42.21);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (39.26:39.26:39.26, 42.21:42.21:42.21);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (39.26:39.26:39.26, 42.21:42.21:42.21);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (39.26:39.26:39.26, 42.21:42.21:42.21);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (39.26:39.26:39.26, 42.21:42.21:42.21);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (39.26:39.26:39.26, 42.21:42.21:42.21);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (39.26:39.26:39.26, 42.21:42.21:42.21);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (39.26:39.26:39.26, 42.21:42.21:42.21);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (36.78:36.78:36.78, 42.25:42.25:42.25);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (36.78:36.78:36.78, 42.25:42.25:42.25);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (36.77:36.77:36.77, 42.25:42.25:42.25);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (36.78:36.78:36.78, 42.25:42.25:42.25);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (36.78:36.78:36.78, 42.25:42.25:42.25);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (36.78:36.78:36.78, 42.25:42.25:42.25);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (36.77:36.77:36.77, 42.25:42.25:42.25);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (36.78:36.78:36.78, 42.25:42.25:42.25);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (37.19:37.19:37.19, 39.61:39.61:39.61);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (37.19:37.19:37.19, 39.61:39.61:39.61);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (37.19:37.19:37.19, 39.61:39.61:39.61);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (37.19:37.19:37.19, 39.61:39.61:39.61);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (37.19:37.19:37.19, 39.61:39.61:39.61);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (37.19:37.19:37.19, 39.61:39.61:39.61);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (37.19:37.19:37.19, 39.61:39.61:39.61);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (37.19:37.19:37.19, 39.61:39.61:39.61);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX5ELD(O, S0, S1, S2, A, B, C, D, E);
   reg flag; // Notifier flag
   output O;
   input S0, S1, S2, A, B, C, D, E;

//Function Block
`protect
   mux4_udp g1(o1, A, B, C, D, S0, S1);
   mux2_udp g2(O, o1, E, S2);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0 && E == 0) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 0 && C == 0 && D == 0 && E == 1) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 0 && C == 0 && D == 1 && E == 0) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 0 && C == 0 && D == 1 && E == 1) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 0 && C == 1 && D == 0 && E == 0) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 0 && C == 1 && D == 0 && E == 1) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 0 && C == 1 && D == 1 && E == 0) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 0 && C == 1 && D == 1 && E == 1) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 1 && C == 0 && D == 0 && E == 0) (A *> O) = (42.18:42.18:42.18, 46.49:46.49:46.49);
      if (B == 1 && C == 0 && D == 0 && E == 1) (A *> O) = (42.18:42.18:42.18, 46.49:46.49:46.49);
      if (B == 1 && C == 0 && D == 1 && E == 0) (A *> O) = (42.18:42.18:42.18, 46.49:46.49:46.49);
      if (B == 1 && C == 0 && D == 1 && E == 1) (A *> O) = (42.18:42.18:42.18, 46.49:46.49:46.49);
      if (B == 1 && C == 1 && D == 0 && E == 0) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 1 && C == 1 && D == 0 && E == 1) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (B == 1 && C == 1 && D == 1 && E == 0) (A *> O) = (42.17:42.17:42.17, 46.48:46.48:46.48);
      if (B == 1 && C == 1 && D == 1 && E == 1) (A *> O) = (42.17:42.17:42.17, 46.49:46.49:46.49);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (12.23:12.23:12.23, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 1) (S2 *> O) = (12.22:12.22:12.22, 15.47:15.47:15.47);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (18.07:18.07:18.07, 15.73:15.73:15.73);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0 && E == 0) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1 && E == 0) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1 && E == 1) (S1 *> O) = (29.58:29.58:29.58, 32.27:32.27:32.27);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 1) (S1 *> O) = (29.58:29.58:29.58, 32.27:32.27:32.27);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 0) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0 && E == 0) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0 && E == 1) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1 && E == 1) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 0) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1 && E == 0) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1 && E == 1) (S1 *> O) = (29.58:29.58:29.58, 32.27:32.27:32.27);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0 && E == 0) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S1 *> O) = (29.58:29.58:29.58, 32.26:32.26:32.26);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1 && E == 1) (S1 *> O) = (29.58:29.58:29.58, 32.27:32.27:32.27);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0 && E == 0) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0 && E == 1) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 1) (S1 *> O) = (29.25:29.25:29.25, 26.23:26.23:26.23);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0 && E == 0) (S0 *> O) = (39.33:39.33:39.33, 43.80:43.80:43.80);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S0 *> O) = (39.33:39.33:39.33, 43.80:43.80:43.80);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1 && E == 0) (S0 *> O) = (39.24:39.24:39.24, 43.87:43.87:43.87);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1 && E == 1) (S0 *> O) = (39.24:39.24:39.24, 43.87:43.87:43.87);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S0 *> O) = (39.44:39.44:39.44, 43.69:43.69:43.69);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S0 *> O) = (39.44:39.44:39.44, 43.70:43.70:43.70);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S0 *> O) = (39.33:39.33:39.33, 43.80:43.80:43.80);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 1) (S0 *> O) = (39.33:39.33:39.33, 43.80:43.80:43.80);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 0) (S0 *> O) = (45.73:45.73:45.73, 43.99:43.99:43.99);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S0 *> O) = (45.73:45.73:45.73, 43.99:43.99:43.99);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S0 *> O) = (45.16:45.16:45.16, 43.80:43.80:43.80);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S0 *> O) = (45.16:45.16:45.16, 43.81:43.81:43.81);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0 && E == 0) (S0 *> O) = (46.03:46.03:46.03, 44.18:44.18:44.18);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0 && E == 1) (S0 *> O) = (46.03:46.03:46.03, 44.18:44.18:44.18);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S0 *> O) = (45.53:45.53:45.53, 44.00:44.00:44.00);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1 && E == 1) (S0 *> O) = (45.53:45.53:45.53, 43.99:43.99:43.99);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 0) (S0 *> O) = (40.14:40.14:40.14, 43.21:43.21:43.21);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S0 *> O) = (40.14:40.14:40.14, 43.21:43.21:43.21);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0 && E == 0) (S0 *> O) = (46.75:46.75:46.75, 43.21:43.21:43.21);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S0 *> O) = (46.75:46.75:46.75, 43.20:43.20:43.20);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1 && E == 0) (S0 *> O) = (40.14:40.14:40.14, 43.19:43.19:43.19);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1 && E == 1) (S0 *> O) = (40.14:40.14:40.14, 43.19:43.19:43.19);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S0 *> O) = (46.14:46.14:46.14, 43.05:43.05:43.05);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S0 *> O) = (46.14:46.14:46.14, 43.05:43.05:43.05);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S0 *> O) = (40.12:40.12:40.12, 43.23:43.23:43.23);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S0 *> O) = (40.12:40.12:40.12, 43.23:43.23:43.23);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0 && E == 0) (S0 *> O) = (47.09:47.09:47.09, 43.30:43.30:43.30);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0 && E == 1) (S0 *> O) = (47.09:47.09:47.09, 43.30:43.30:43.30);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S0 *> O) = (40.14:40.14:40.14, 43.22:43.22:43.22);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1 && E == 1) (S0 *> O) = (40.14:40.14:40.14, 43.21:43.21:43.21);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S0 *> O) = (46.53:46.53:46.53, 43.21:43.21:43.21);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 1) (S0 *> O) = (46.53:46.53:46.53, 43.22:43.22:43.22);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 0) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.10:17.10:17.10);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.10:17.10:17.10);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 0) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (E *> O) = (13.85:13.85:13.85, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.10:17.10:17.10);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (E *> O) = (13.86:13.86:13.86, 17.11:17.11:17.11);
      if (A == 0 && B == 0 && D == 0 && E == 0) (C *> O) = (42.96:42.96:42.96, 47.09:47.09:47.09);
      if (A == 0 && B == 0 && D == 0 && E == 1) (C *> O) = (42.96:42.96:42.96, 47.09:47.09:47.09);
      if (A == 0 && B == 0 && D == 1 && E == 0) (C *> O) = (42.96:42.96:42.96, 47.09:47.09:47.09);
      if (A == 0 && B == 0 && D == 1 && E == 1) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 0 && B == 1 && D == 0 && E == 0) (C *> O) = (42.96:42.96:42.96, 47.09:47.09:47.09);
      if (A == 0 && B == 1 && D == 0 && E == 1) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 0 && B == 1 && D == 1 && E == 0) (C *> O) = (42.96:42.96:42.96, 47.09:47.09:47.09);
      if (A == 0 && B == 1 && D == 1 && E == 1) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 1 && B == 0 && D == 0 && E == 0) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 1 && B == 0 && D == 0 && E == 1) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 1 && B == 0 && D == 1 && E == 0) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 1 && B == 0 && D == 1 && E == 1) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 1 && B == 1 && D == 0 && E == 0) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 1 && B == 1 && D == 0 && E == 1) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 1 && B == 1 && D == 1 && E == 0) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 1 && B == 1 && D == 1 && E == 1) (C *> O) = (42.95:42.95:42.95, 47.09:47.09:47.09);
      if (A == 0 && C == 0 && D == 0 && E == 0) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 0 && C == 0 && D == 0 && E == 1) (B *> O) = (42.10:42.10:42.10, 47.04:47.04:47.04);
      if (A == 0 && C == 0 && D == 1 && E == 0) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 0 && C == 0 && D == 1 && E == 1) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 0 && C == 1 && D == 0 && E == 0) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 0 && C == 1 && D == 0 && E == 1) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 0 && C == 1 && D == 1 && E == 0) (B *> O) = (42.10:42.10:42.10, 47.04:47.04:47.04);
      if (A == 0 && C == 1 && D == 1 && E == 1) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 1 && C == 0 && D == 0 && E == 0) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 1 && C == 0 && D == 0 && E == 1) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 1 && C == 0 && D == 1 && E == 0) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 1 && C == 0 && D == 1 && E == 1) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 1 && C == 1 && D == 0 && E == 0) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 1 && C == 1 && D == 0 && E == 1) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 1 && C == 1 && D == 1 && E == 0) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 1 && C == 1 && D == 1 && E == 1) (B *> O) = (42.10:42.10:42.10, 47.03:47.03:47.03);
      if (A == 0 && B == 0 && C == 0 && E == 0) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 0 && B == 0 && C == 0 && E == 1) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 0 && B == 0 && C == 1 && E == 0) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 0 && B == 0 && C == 1 && E == 1) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 0 && B == 1 && C == 0 && E == 0) (D *> O) = (41.84:41.84:41.84, 44.22:44.22:44.22);
      if (A == 0 && B == 1 && C == 0 && E == 1) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 0 && B == 1 && C == 1 && E == 0) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 0 && B == 1 && C == 1 && E == 1) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 1 && B == 0 && C == 0 && E == 0) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 1 && B == 0 && C == 0 && E == 1) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 1 && B == 0 && C == 1 && E == 0) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 1 && B == 0 && C == 1 && E == 1) (D *> O) = (41.84:41.84:41.84, 44.23:44.23:44.23);
      if (A == 1 && B == 1 && C == 0 && E == 0) (D *> O) = (41.84:41.84:41.84, 44.22:44.22:44.22);
      if (A == 1 && B == 1 && C == 0 && E == 1) (D *> O) = (41.83:41.83:41.83, 44.23:44.23:44.23);
      if (A == 1 && B == 1 && C == 1 && E == 0) (D *> O) = (41.84:41.84:41.84, 44.22:44.22:44.22);
      if (A == 1 && B == 1 && C == 1 && E == 1) (D *> O) = (41.84:41.84:41.84, 44.22:44.22:44.22);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB2BLD(O, S, A, B, EB);
   reg flag; // Notifier flag
   input A, B, S, EB;
   output O;

//Function Block
`protect
   mux2_udp g1(o1, A, B, S);
   not g2(eb1, EB);
   and g3(O, o1, eb1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (15.46:15.46:15.46, 18.77:18.77:18.77);
      if (B == 1) (A *> O) = (15.46:15.46:15.46, 18.77:18.77:18.77);
      if (A == 0 && B == 1) (S *> O) = (13.49:13.49:13.49, 18.64:18.64:18.64);
      if (A == 1 && B == 0) (S *> O) = (21.29:21.29:21.29, 18.46:18.46:18.46);
      if (S == 0 && A == 1 && B == 0) (EB *> O) = (9.16:9.16:9.16, 4.77:4.77:4.77);
      if (S == 0 && A == 1 && B == 1) (EB *> O) = (9.16:9.16:9.16, 4.76:4.76:4.76);
      if (S == 1 && A == 0 && B == 1) (EB *> O) = (9.16:9.16:9.16, 4.76:4.76:4.76);
      if (S == 1 && A == 1 && B == 1) (EB *> O) = (9.16:9.16:9.16, 4.77:4.77:4.77);
      if (A == 0) (B *> O) = (15.05:15.05:15.05, 20.38:20.38:20.38);
      if (A == 1) (B *> O) = (15.06:15.06:15.06, 20.38:20.38:20.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB2CLD(O, S, A, B, EB);
   reg flag; // Notifier flag
   input A, B, S, EB;
   output O;

//Function Block
`protect
   mux2_udp g1(o1, A, B, S);
   not g2(eb1, EB);
   and g3(O, o1, eb1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (15.27:15.27:15.27, 17.30:17.30:17.30);
      if (B == 1) (A *> O) = (15.27:15.27:15.27, 17.30:17.30:17.30);
      if (A == 0 && B == 1) (S *> O) = (13.01:13.01:13.01, 17.25:17.25:17.25);
      if (A == 1 && B == 0) (S *> O) = (21.71:21.71:21.71, 18.00:18.00:18.00);
      if (S == 0 && A == 1 && B == 0) (EB *> O) = (8.43:8.43:8.43, 4.51:4.51:4.51);
      if (S == 0 && A == 1 && B == 1) (EB *> O) = (8.43:8.43:8.43, 4.51:4.51:4.51);
      if (S == 1 && A == 0 && B == 1) (EB *> O) = (8.43:8.43:8.43, 4.51:4.51:4.51);
      if (S == 1 && A == 1 && B == 1) (EB *> O) = (8.43:8.43:8.43, 4.51:4.51:4.51);
      if (A == 0) (B *> O) = (14.71:14.71:14.71, 19.52:19.52:19.52);
      if (A == 1) (B *> O) = (14.71:14.71:14.71, 19.52:19.52:19.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB4CLD(O, S0, S1, A, B, C, D, EB);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D, EB;

//Function Block
`protect
   mux4_udp g1(o1, A, B, C, D, S0, S1);
   not g2(e, EB);
   and g3(O, e, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (23.69:23.69:23.69, 32.65:32.65:32.65);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (23.68:23.68:23.68, 32.65:32.65:32.65);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (23.67:23.67:23.67, 32.66:32.66:32.66);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (23.67:23.67:23.67, 32.66:32.66:32.66);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (23.69:23.69:23.69, 32.65:32.65:32.65);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (23.69:23.69:23.69, 32.65:32.65:32.65);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (23.67:23.67:23.67, 32.66:32.66:32.66);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (23.67:23.67:23.67, 32.66:32.66:32.66);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (15.09:15.09:15.09, 20.62:20.62:20.62);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (15.09:15.09:15.09, 20.62:20.62:20.62);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (15.09:15.09:15.09, 20.62:20.62:20.62);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (15.09:15.09:15.09, 20.62:20.62:20.62);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (22.07:22.07:22.07, 22.64:22.64:22.64);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (22.07:22.07:22.07, 22.65:22.65:22.65);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (22.07:22.07:22.07, 22.64:22.64:22.64);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (22.07:22.07:22.07, 22.65:22.65:22.65);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (14.67:14.67:14.67, 20.59:20.59:20.59);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (14.67:14.67:14.67, 20.59:20.59:20.59);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (22.08:22.08:22.08, 21.60:21.60:21.60);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (22.08:22.08:22.08, 21.60:21.60:21.60);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (14.67:14.67:14.67, 20.59:20.59:20.59);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (14.67:14.67:14.67, 20.59:20.59:20.59);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (22.08:22.08:22.08, 21.61:21.61:21.61);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (22.08:22.08:22.08, 21.60:21.60:21.60);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (21.14:21.14:21.14, 32.93:32.93:32.93);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (21.27:21.27:21.27, 32.84:32.84:32.84);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (21.03:21.03:21.03, 33.06:33.06:33.06);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (21.13:21.13:21.13, 32.93:32.93:32.93);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (30.65:30.65:30.65, 31.59:31.59:31.59);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (29.50:29.50:29.50, 31.39:31.39:31.39);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (31.52:31.52:31.52, 31.73:31.73:31.73);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (30.41:30.41:30.41, 31.62:31.62:31.62);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (20.55:20.55:20.55, 36.35:36.35:36.35);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (31.17:31.17:31.17, 31.32:31.32:31.32);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (20.54:20.54:20.54, 36.28:36.28:36.28);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (30.05:30.05:30.05, 31.08:31.08:31.08);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (20.55:20.55:20.55, 36.37:36.37:36.37);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (31.97:31.97:31.97, 31.55:31.55:31.55);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (20.55:20.55:20.55, 36.34:36.34:36.34);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (30.94:30.94:30.94, 31.34:31.34:31.34);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (EB *> O) = (8.53:8.53:8.53, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (8.52:8.52:8.52, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (8.51:8.51:8.51, 4.51:4.51:4.51);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (25.04:25.04:25.04, 37.14:37.14:37.14);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (25.04:25.04:25.04, 37.14:37.14:37.14);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (25.04:25.04:25.04, 37.14:37.14:37.14);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (25.04:25.04:25.04, 37.14:37.14:37.14);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (25.03:25.03:25.03, 37.15:37.15:37.15);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (25.03:25.03:25.03, 37.14:37.14:37.14);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (25.03:25.03:25.03, 37.15:37.15:37.15);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (25.03:25.03:25.03, 37.14:37.14:37.14);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (23.25:23.25:23.25, 33.30:33.30:33.30);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (23.25:23.25:23.25, 33.30:33.30:33.30);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (23.25:23.25:23.25, 33.30:33.30:33.30);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (23.25:23.25:23.25, 33.30:33.30:33.30);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (23.25:23.25:23.25, 33.30:33.30:33.30);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (23.25:23.25:23.25, 33.30:33.30:33.30);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (23.25:23.25:23.25, 33.30:33.30:33.30);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (23.25:23.25:23.25, 33.30:33.30:33.30);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (21.83:21.83:21.83, 31.75:31.75:31.75);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (21.83:21.83:21.83, 31.75:31.75:31.75);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (21.82:21.82:21.82, 31.75:31.75:31.75);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (21.82:21.82:21.82, 31.75:31.75:31.75);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (21.83:21.83:21.83, 31.75:31.75:31.75);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (21.82:21.82:21.82, 31.75:31.75:31.75);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (21.83:21.83:21.83, 31.75:31.75:31.75);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (21.82:21.82:21.82, 31.75:31.75:31.75);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2CLD(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (6.67:6.67:6.67, 4.73:4.73:4.73);
      if (B == 1) (A *> OB) = (10.30:10.30:10.30, 4.75:4.75:4.75);
      if (A == 0 && B == 1) (S *> OB) = (13.19:13.19:13.19, 6.03:6.03:6.03);
      if (A == 1 && B == 0) (S *> OB) = (14.59:14.59:14.59, 15.61:15.61:15.61);
      if (A == 0) (B *> OB) = (10.44:10.44:10.44, 6.95:6.95:6.95);
      if (A == 1) (B *> OB) = (14.41:14.41:14.41, 6.17:6.17:6.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2ELD(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (25.23:25.23:25.23, 20.74:20.74:20.74);
      if (B == 1) (A *> OB) = (25.24:25.24:25.24, 20.74:20.74:20.74);
      if (A == 0 && B == 1) (S *> OB) = (24.16:24.16:24.16, 18.18:18.18:18.18);
      if (A == 1 && B == 0) (S *> OB) = (23.57:23.57:23.57, 26.57:26.57:26.57);
      if (A == 0) (B *> OB) = (26.75:26.75:26.75, 21.01:21.01:21.01);
      if (A == 1) (B *> OB) = (26.75:26.75:26.75, 21.01:21.01:21.01);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2HLD(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (24.05:24.05:24.05, 20.24:20.24:20.24);
      if (B == 1) (A *> OB) = (24.05:24.05:24.05, 20.24:20.24:20.24);
      if (A == 0 && B == 1) (S *> OB) = (23.85:23.85:23.85, 18.24:18.24:18.24);
      if (A == 1 && B == 0) (S *> OB) = (23.21:23.21:23.21, 26.14:26.14:26.14);
      if (A == 0) (B *> OB) = (24.61:24.61:24.61, 19.87:19.87:19.87);
      if (A == 1) (B *> OB) = (24.61:24.61:24.61, 19.87:19.87:19.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2KLD(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (26.25:26.25:26.25, 22.71:22.71:22.71);
      if (B == 1) (A *> OB) = (26.26:26.26:26.26, 22.71:22.71:22.71);
      if (A == 0 && B == 1) (S *> OB) = (25.79:25.79:25.79, 20.59:20.59:20.59);
      if (A == 1 && B == 0) (S *> OB) = (25.31:25.31:25.31, 29.31:29.31:29.31);
      if (A == 0) (B *> OB) = (26.89:26.89:26.89, 22.23:22.23:22.23);
      if (A == 1) (B *> OB) = (26.89:26.89:26.89, 22.23:22.23:22.23);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL3ELD(OB, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output OB;

//Function Block
`protect
   mux3_udp g1(o, A, B, C, S0, S1);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> OB) = (39.22:39.22:39.22, 29.84:29.84:29.84);
      if (B == 0 && C == 1) (A *> OB) = (39.22:39.22:39.22, 29.84:29.84:29.84);
      if (B == 1 && C == 0) (A *> OB) = (39.22:39.22:39.22, 29.84:29.84:29.84);
      if (B == 1 && C == 1) (A *> OB) = (39.22:39.22:39.22, 29.84:29.84:29.84);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (28.59:28.59:28.59, 19.01:19.01:19.01);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> OB) = (28.59:28.59:28.59, 19.01:19.01:19.01);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> OB) = (24.57:24.57:24.57, 30.41:30.41:30.41);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (24.56:24.56:24.56, 30.41:30.41:30.41);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (28.56:28.56:28.56, 19.01:19.01:19.01);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> OB) = (24.56:24.56:24.56, 30.42:30.42:30.42);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> OB) = (28.56:28.56:28.56, 19.01:19.01:19.01);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (24.56:24.56:24.56, 30.42:30.42:30.42);
      if (A == 0 && B == 1 && C == 0) (S0 *> OB) = (41.82:41.82:41.82, 27.70:27.70:27.70);
      if (A == 0 && B == 1 && C == 1) (S0 *> OB) = (41.82:41.82:41.82, 27.70:27.70:27.70);
      if (A == 1 && B == 0 && C == 0) (S0 *> OB) = (38.53:38.53:38.53, 35.71:35.71:35.71);
      if (A == 1 && B == 0 && C == 1) (S0 *> OB) = (38.53:38.53:38.53, 35.71:35.71:35.71);
      if (S0 == 0 && A == 0 && B == 0) (C *> OB) = (26.74:26.74:26.74, 21.37:21.37:21.37);
      if (S0 == 0 && A == 0 && B == 1) (C *> OB) = (26.74:26.74:26.74, 21.37:21.37:21.37);
      if (S0 == 0 && A == 1 && B == 0) (C *> OB) = (26.74:26.74:26.74, 21.37:21.37:21.37);
      if (S0 == 0 && A == 1 && B == 1) (C *> OB) = (26.74:26.74:26.74, 21.37:21.37:21.37);
      if (S0 == 1 && A == 0 && B == 0) (C *> OB) = (26.74:26.74:26.74, 21.37:21.37:21.37);
      if (S0 == 1 && A == 0 && B == 1) (C *> OB) = (26.74:26.74:26.74, 21.37:21.37:21.37);
      if (S0 == 1 && A == 1 && B == 0) (C *> OB) = (26.74:26.74:26.74, 21.37:21.37:21.37);
      if (S0 == 1 && A == 1 && B == 1) (C *> OB) = (26.74:26.74:26.74, 21.37:21.37:21.37);
      if (A == 0 && C == 0) (B *> OB) = (40.01:40.01:40.01, 29.49:29.49:29.49);
      if (A == 0 && C == 1) (B *> OB) = (40.01:40.01:40.01, 29.49:29.49:29.49);
      if (A == 1 && C == 0) (B *> OB) = (40.01:40.01:40.01, 29.49:29.49:29.49);
      if (A == 1 && C == 1) (B *> OB) = (40.01:40.01:40.01, 29.49:29.49:29.49);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2CLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.61:5.61:5.61, 3.65:3.65:3.65);
      (I2 *> O) = (7.18:7.18:7.18, 3.86:3.86:3.86);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2DLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.92:4.92:4.92, 3.87:3.87:3.87);
      (I2 *> O) = (6.12:6.12:6.12, 4.06:4.06:4.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2HLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.16:4.16:4.16, 3.30:3.30:3.30);
      (I2 *> O) = (5.08:5.08:5.08, 3.85:3.85:3.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2KLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (3.94:3.94:3.94, 3.70:3.70:3.70);
      (I2 *> O) = (4.56:4.56:4.56, 4.06:4.06:4.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3CLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.52:6.52:6.52, 4.69:4.69:4.69);
      (I2 *> O) = (8.05:8.05:8.05, 5.41:5.41:5.41);
      (I3 *> O) = (9.29:9.29:9.29, 5.78:5.78:5.78);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3ELD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.58:5.58:5.58, 4.19:4.19:4.19);
      (I2 *> O) = (7.13:7.13:7.13, 4.98:4.98:4.98);
      (I3 *> O) = (8.27:8.27:8.27, 5.33:5.33:5.33);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3HLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (19.59:19.59:19.59, 17.85:17.85:17.85);
      (I2 *> O) = (21.91:21.91:21.91, 18.57:18.57:18.57);
      (I3 *> O) = (23.98:23.98:23.98, 18.93:18.93:18.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4CLD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (21.78:21.78:21.78, 21.46:21.46:21.46);
      (I2 *> O) = (23.11:23.11:23.11, 21.72:21.72:21.72);
      (I3 *> O) = (23.04:23.04:23.04, 23.49:23.49:23.49);
      (I4 *> O) = (24.40:24.40:24.40, 23.75:23.75:23.75);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4ELD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (21.77:21.77:21.77, 21.95:21.95:21.95);
      (I2 *> O) = (23.11:23.11:23.11, 22.23:22.23:22.23);
      (I3 *> O) = (23.13:23.13:23.13, 23.99:23.99:23.99);
      (I4 *> O) = (24.48:24.48:24.48, 24.26:24.26:24.26);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4HLD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (20.29:20.29:20.29, 22.91:22.91:22.91);
      (I2 *> O) = (21.61:21.61:21.61, 23.19:23.19:23.19);
      (I3 *> O) = (21.49:21.49:21.49, 25.15:25.15:25.15);
      (I4 *> O) = (22.82:22.82:22.82, 25.43:25.43:25.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4KLD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (23.49:23.49:23.49, 24.22:24.22:24.22);
      (I2 *> O) = (24.75:24.75:24.75, 24.48:24.48:24.48);
      (I3 *> O) = (25.06:25.06:25.06, 26.83:26.83:26.83);
      (I4 *> O) = (26.33:26.33:26.33, 27.09:27.09:27.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND5ELD(O, I1, I2, I3, I4, I5);
   output O;
   input I1, I2, I3, I4, I5;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4, I5);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (21.25:21.25:21.25, 19.29:19.29:19.29);
      (I2 *> O) = (23.63:23.63:23.63, 20.00:20.00:20.00);
      (I3 *> O) = (25.81:25.81:25.81, 20.37:20.37:20.37);
      (I4 *> O) = (17.72:17.72:17.72, 19.01:19.01:19.01);
      (I5 *> O) = (19.62:19.62:19.62, 19.39:19.39:19.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND5HLD(O, I1, I2, I3, I4, I5);
   output O;
   input I1, I2, I3, I4, I5;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4, I5);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (22.11:22.11:22.11, 23.37:23.37:23.37);
      (I2 *> O) = (24.50:24.50:24.50, 24.08:24.08:24.08);
      (I3 *> O) = (26.68:26.68:26.68, 24.45:24.45:24.45);
      (I4 *> O) = (18.12:18.12:18.12, 22.61:22.61:22.61);
      (I5 *> O) = (20.22:20.22:20.22, 22.99:22.99:22.99);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND6ELD(O, I1, I2, I3, I4, I5, I6);
   output O;
   input I1, I2, I3, I4, I5, I6;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4, I5, I6);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (21.86:21.86:21.86, 20.72:20.72:20.72);
      (I2 *> O) = (24.07:24.07:24.07, 21.43:21.43:21.43);
      (I3 *> O) = (26.09:26.09:26.09, 21.81:21.81:21.81);
      (I6 *> O) = (25.56:25.56:25.56, 22.69:22.69:22.69);
      (I5 *> O) = (23.48:23.48:23.48, 22.30:22.30:22.30);
      (I4 *> O) = (21.18:21.18:21.18, 21.56:21.56:21.56);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND8DLD(O, I1, I2, I3, I4, I5, I6, I7, I8);
   output O;
   input I1, I2, I3, I4, I5, I6, I7, I8;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4, I5, I6, I7, I8);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (21.86:21.86:21.86, 30.58:30.58:30.58);
      (I2 *> O) = (23.49:23.49:23.49, 30.88:30.88:30.88);
      (I3 *> O) = (21.89:21.89:21.89, 29.22:29.22:29.22);
      (I4 *> O) = (23.50:23.50:23.50, 29.53:29.53:29.53);
      (I5 *> O) = (21.10:21.10:21.10, 25.46:25.46:25.46);
      (I6 *> O) = (22.73:22.73:22.73, 25.78:25.78:25.78);
      (I7 *> O) = (21.57:21.57:21.57, 24.32:24.32:24.32);
      (I8 *> O) = (23.17:23.17:23.17, 24.63:24.63:24.63);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2BLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.75:8.75:8.75, 4.71:4.71:4.71);
      (I2 *> O) = (7.20:7.20:7.20, 3.98:3.98:3.98);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2CLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.04:9.04:9.04, 3.34:3.34:3.34);
      (I2 *> O) = (7.54:7.54:7.54, 2.93:2.93:2.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2ELD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.78:7.78:7.78, 4.05:4.05:4.05);
      (I2 *> O) = (6.24:6.24:6.24, 3.40:3.40:3.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2GLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.94:6.94:6.94, 3.90:3.90:3.90);
      (I2 *> O) = (5.34:5.34:5.34, 3.19:3.19:3.19);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2ILD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.17:6.17:6.17, 3.96:3.96:3.96);
      (I2 *> O) = (4.75:4.75:4.75, 3.16:3.16:3.16);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3BLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.76:13.76:13.76, 6.29:6.29:6.29);
      (I2 *> O) = (12.67:12.67:12.67, 5.90:5.90:5.90);
      (I3 *> O) = (9.36:9.36:9.36, 4.83:4.83:4.83);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3ELD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (25.51:25.51:25.51, 20.53:20.53:20.53);
      (I2 *> O) = (24.42:24.42:24.42, 19.60:19.60:19.60);
      (I3 *> O) = (21.10:21.10:21.10, 18.17:18.17:18.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3HLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (27.27:27.27:27.27, 19.91:19.91:19.91);
      (I2 *> O) = (26.17:26.17:26.17, 18.98:18.98:18.98);
      (I3 *> O) = (22.88:22.88:22.88, 17.57:17.57:17.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4CLD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (24.45:24.45:24.45, 18.66:18.66:18.66);
      (I2 *> O) = (23.03:23.03:23.03, 17.85:17.85:17.85);
      (I3 *> O) = (26.16:26.16:26.16, 20.63:20.63:20.63);
      (I4 *> O) = (24.75:24.75:24.75, 19.79:19.79:19.79);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4ELD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (25.29:25.29:25.29, 20.65:20.65:20.65);
      (I2 *> O) = (23.87:23.87:23.87, 19.83:19.83:19.83);
      (I3 *> O) = (26.95:26.95:26.95, 22.60:22.60:22.60);
      (I4 *> O) = (25.54:25.54:25.54, 21.76:21.76:21.76);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4HLD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (26.33:26.33:26.33, 19.39:19.39:19.39);
      (I2 *> O) = (24.93:24.93:24.93, 18.58:18.58:18.58);
      (I3 *> O) = (28.36:28.36:28.36, 21.29:21.29:21.29);
      (I4 *> O) = (26.97:26.97:26.97, 20.46:20.46:20.46);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR5ELD(O, I1, I2, I3, I4, I5);
   output O;
   input I1, I2, I3, I4, I5;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4, I5);

//Specify Block
   specify

      //  Module Path Delay
      (I4 *> O) = (25.67:25.67:25.67, 22.00:22.00:22.00);
      (I3 *> O) = (27.72:27.72:27.72, 21.46:21.46:21.46);
      (I2 *> O) = (31.40:31.40:31.40, 22.90:22.90:22.90);
      (I1 *> O) = (32.49:32.49:32.49, 23.80:23.80:23.80);
      (I5 *> O) = (24.21:24.21:24.21, 21.14:21.14:21.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR6ELD(O, I1, I2, I3, I4, I5, I6);
   output O;
   input I1, I2, I3, I4, I5, I6;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4, I5, I6);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (32.50:32.50:32.50, 23.81:23.81:23.81);
      (I2 *> O) = (31.40:31.40:31.40, 22.91:22.91:22.91);
      (I3 *> O) = (27.73:27.73:27.73, 21.48:21.48:21.48);
      (I4 *> O) = (30.92:30.92:30.92, 24.63:24.63:24.63);
      (I5 *> O) = (29.77:29.77:29.77, 23.69:23.69:23.69);
      (I6 *> O) = (26.35:26.35:26.35, 22.30:22.30:22.30);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR8ELD(O, I1, I2, I3, I4, I5, I6, I7, I8);
   output O;
   input I1, I2, I3, I4, I5, I6, I7, I8;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4, I5, I6, I7, I8);

//Specify Block
   specify

      //  Module Path Delay
      (I4 *> O) = (30.05:30.05:30.05, 26.25:26.25:26.25);
      (I3 *> O) = (27.78:27.78:27.78, 26.32:26.32:26.32);
      (I2 *> O) = (29.29:29.29:29.29, 27.20:27.20:27.20);
      (I1 *> O) = (28.63:28.63:28.63, 25.42:25.42:25.42);
      (I8 *> O) = (31.23:31.23:31.23, 25.71:25.71:25.71);
      (I7 *> O) = (28.60:28.60:28.60, 25.72:25.72:25.72);
      (I6 *> O) = (30.13:30.13:30.13, 26.61:26.61:26.61);
      (I5 *> O) = (29.82:29.82:29.82, 24.88:24.88:24.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112CLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (13.35:13.35:13.35, 18.02:18.02:18.02);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (12.08:12.08:12.08, 17.36:17.36:17.36);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (11.10:11.10:11.10, 17.31:17.31:17.31);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (14.05:14.05:14.05, 20.66:20.66:20.66);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (12.79:12.79:12.79, 20.00:20.00:20.00);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (11.58:11.58:11.58, 19.90:19.90:19.90);
      (C2 *> O) = (15.14:15.14:15.14, 23.31:23.31:23.31);
      (C1 *> O) = (14.01:14.01:14.01, 22.03:22.03:22.03);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112ELD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (12.51:12.51:12.51, 15.29:15.29:15.29);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (11.18:11.18:11.18, 14.78:14.78:14.78);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (10.23:10.23:10.23, 14.73:14.73:14.73);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (13.20:13.20:13.20, 17.39:17.39:17.39);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (11.87:11.87:11.87, 16.87:16.87:16.87);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (10.70:10.70:10.70, 16.79:16.79:16.79);
      (C2 *> O) = (14.20:14.20:14.20, 21.34:21.34:21.34);
      (C1 *> O) = (13.02:13.02:13.02, 20.09:20.09:20.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112HLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (14.69:14.69:14.69, 14.69:14.69:14.69);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (13.32:13.32:13.32, 14.39:14.39:14.39);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (12.04:12.04:12.04, 14.36:14.36:14.36);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (15.37:15.37:15.37, 16.12:16.12:16.12);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (14.02:14.02:14.02, 15.82:15.82:15.82);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (12.50:12.50:12.50, 15.76:15.76:15.76);
      (C2 *> O) = (16.25:16.25:16.25, 25.39:25.39:25.39);
      (C1 *> O) = (15.06:15.06:15.06, 24.15:24.15:24.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112KLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (18.49:18.49:18.49, 19.62:19.62:19.62);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (17.09:17.09:17.09, 19.43:19.43:19.43);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (15.24:15.24:15.24, 19.40:19.40:19.40);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (19.18:19.18:19.18, 21.03:21.03:21.03);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (17.78:17.78:17.78, 20.83:20.83:20.83);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (15.69:15.69:15.69, 20.77:20.77:20.77);
      (C2 *> O) = (20.05:20.05:20.05, 32.57:32.57:32.57);
      (C1 *> O) = (18.83:18.83:18.83, 31.36:31.36:31.36);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12CLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (14.01:14.01:14.01, 20.24:20.24:20.24);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (12.87:12.87:12.87, 19.67:19.67:19.67);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (11.68:11.68:11.68, 20.72:20.72:20.72);
      (B2 *> O) = (13.22:13.22:13.22, 18.48:18.48:18.48);
      (B1 *> O) = (12.19:12.19:12.19, 17.10:17.10:17.10);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12ELD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (12.40:12.40:12.40, 17.14:17.14:17.14);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.40:11.40:11.40, 16.72:16.72:16.72);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (10.33:10.33:10.33, 17.63:17.63:17.63);
      (B2 *> O) = (11.62:11.62:11.62, 18.17:18.17:18.17);
      (B1 *> O) = (10.73:10.73:10.73, 16.82:16.82:16.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12HLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (13.36:13.36:13.36, 16.32:16.32:16.32);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (12.28:12.28:12.28, 16.01:16.01:16.01);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (10.90:10.90:10.90, 16.75:16.75:16.75);
      (B2 *> O) = (12.68:12.68:12.68, 19.78:19.78:19.78);
      (B1 *> O) = (11.72:11.72:11.72, 18.47:18.47:18.47);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12KLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (15.13:15.13:15.13, 19.37:19.37:19.37);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (14.18:14.18:14.18, 19.18:19.18:19.18);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (12.29:12.29:12.29, 19.91:19.91:19.91);
      (B2 *> O) = (14.43:14.43:14.43, 27.28:27.28:27.28);
      (B1 *> O) = (13.59:13.59:13.59, 26.01:26.01:26.01);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13CLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (15.06:15.06:15.06, 14.62:14.62:14.62);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (13.98:13.98:13.98, 14.62:14.62:14.62);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (12.04:12.04:12.04, 14.56:14.56:14.56);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (12.34:12.34:12.34, 13.96:13.96:13.96);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (10.81:10.81:10.81, 13.90:13.90:13.90);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (10.81:10.81:10.81, 13.90:13.90:13.90);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (10.33:10.33:10.33, 13.87:13.87:13.87);
      (B3 *> O) = (16.33:16.33:16.33, 27.91:27.91:27.91);
      (B2 *> O) = (15.38:15.38:15.38, 26.76:26.76:26.76);
      (B1 *> O) = (13.80:13.80:13.80, 23.17:23.17:23.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13ELD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (12.74:12.74:12.74, 14.54:14.54:14.54);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (11.91:11.91:11.91, 14.54:14.54:14.54);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (10.27:10.27:10.27, 14.48:14.48:14.48);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (10.57:10.57:10.57, 14.00:14.00:14.00);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (9.27:9.27:9.27, 13.94:13.94:13.94);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (9.27:9.27:9.27, 13.93:13.93:13.93);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (8.86:8.86:8.86, 13.91:13.91:13.91);
      (B3 *> O) = (13.84:13.84:13.84, 28.25:28.25:28.25);
      (B2 *> O) = (13.14:13.14:13.14, 27.12:27.12:27.12);
      (B1 *> O) = (11.86:11.86:11.86, 23.59:23.59:23.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13HLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (12.73:12.73:12.73, 12.34:12.34:12.34);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (12.05:12.05:12.05, 12.34:12.34:12.34);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (10.58:10.58:10.58, 12.30:12.30:12.30);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (10.93:10.93:10.93, 12.10:12.10:12.10);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (9.69:9.69:9.69, 12.06:12.06:12.06);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (9.69:9.69:9.69, 12.06:12.06:12.06);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (9.30:9.30:9.30, 12.04:12.04:12.04);
      (B3 *> O) = (13.48:13.48:13.48, 34.58:34.58:34.58);
      (B2 *> O) = (12.91:12.91:12.91, 33.48:33.48:33.48);
      (B1 *> O) = (11.85:11.85:11.85, 29.97:29.97:29.97);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13KLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (16.05:16.05:16.05, 16.70:16.70:16.70);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (15.27:15.27:15.27, 16.70:16.70:16.70);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (13.23:13.23:13.23, 16.66:16.66:16.66);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (14.12:14.12:14.12, 16.54:16.54:16.54);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (12.31:12.31:12.31, 16.50:16.50:16.50);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (12.31:12.31:12.31, 16.50:16.50:16.50);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (11.76:11.76:11.76, 16.48:16.48:16.48);
      (B3 *> O) = (16.80:16.80:16.80, 45.54:45.54:45.54);
      (B2 *> O) = (16.12:16.12:16.12, 44.41:44.41:44.41);
      (B1 *> O) = (15.03:15.03:15.03, 40.93:40.93:40.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA2222CLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (17.66:17.66:17.66, 21.01:21.01:21.01);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (17.66:17.66:17.66, 21.01:21.01:21.01);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (17.60:17.60:17.60, 21.01:21.01:21.01);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (17.66:17.66:17.66, 21.01:21.01:21.01);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (17.66:17.66:17.66, 21.01:21.01:21.01);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (17.60:17.60:17.60, 21.01:21.01:21.01);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (17.60:17.60:17.60, 21.01:21.01:21.01);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (17.60:17.60:17.60, 21.01:21.01:21.01);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (17.54:17.54:17.54, 21.02:21.02:21.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (16.43:16.43:16.43, 19.87:19.87:19.87);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (16.43:16.43:16.43, 19.87:19.87:19.87);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (16.37:16.37:16.37, 19.87:19.87:19.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (16.43:16.43:16.43, 19.87:19.87:19.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (16.43:16.43:16.43, 19.87:19.87:19.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (16.37:16.37:16.37, 19.87:19.87:19.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (16.37:16.37:16.37, 19.87:19.87:19.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (16.37:16.37:16.37, 19.87:19.87:19.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (16.31:16.31:16.31, 19.88:19.88:19.88);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (14.88:14.88:14.88, 19.80:19.80:19.80);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (14.88:14.88:14.88, 19.80:19.80:19.80);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (14.83:14.83:14.83, 19.80:19.80:19.80);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (14.88:14.88:14.88, 19.80:19.80:19.80);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (14.88:14.88:14.88, 19.80:19.80:19.80);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (14.83:14.83:14.83, 19.80:19.80:19.80);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (14.83:14.83:14.83, 19.80:19.80:19.80);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (14.83:14.83:14.83, 19.80:19.80:19.80);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (14.77:14.77:14.77, 19.80:19.80:19.80);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.86:18.86:18.86, 22.53:22.53:22.53);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.86:18.86:18.86, 22.53:22.53:22.53);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (18.81:18.81:18.81, 22.53:22.53:22.53);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.86:18.86:18.86, 22.53:22.53:22.53);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.86:18.86:18.86, 22.53:22.53:22.53);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (18.80:18.80:18.80, 22.53:22.53:22.53);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.80:18.80:18.80, 22.52:22.52:22.52);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.80:18.80:18.80, 22.52:22.52:22.52);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (18.75:18.75:18.75, 22.53:22.53:22.53);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (17.61:17.61:17.61, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (17.61:17.61:17.61, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (17.55:17.55:17.55, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (17.61:17.61:17.61, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (17.61:17.61:17.61, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (17.55:17.55:17.55, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (17.55:17.55:17.55, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (17.55:17.55:17.55, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (17.49:17.49:17.49, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (15.76:15.76:15.76, 21.32:21.32:21.32);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (15.76:15.76:15.76, 21.32:21.32:21.32);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (15.71:15.71:15.71, 21.32:21.32:21.32);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (15.76:15.76:15.76, 21.32:21.32:21.32);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (15.76:15.76:15.76, 21.32:21.32:21.32);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (15.71:15.71:15.71, 21.33:21.33:21.33);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (15.70:15.70:15.70, 21.32:21.32:21.32);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (15.70:15.70:15.70, 21.32:21.32:21.32);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (15.65:15.65:15.65, 21.33:21.33:21.33);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (18.80:18.80:18.80, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (18.80:18.80:18.80, 25.17:25.17:25.17);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (18.74:18.74:18.74, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (18.80:18.80:18.80, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (18.80:18.80:18.80, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (18.74:18.74:18.74, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (18.74:18.74:18.74, 25.17:25.17:25.17);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (18.74:18.74:18.74, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (18.69:18.69:18.69, 25.18:25.18:25.18);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (20.12:20.12:20.12, 26.37:26.37:26.37);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (20.13:20.13:20.13, 26.37:26.37:26.37);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (20.07:20.07:20.07, 26.38:26.38:26.38);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (20.12:20.12:20.12, 26.37:26.37:26.37);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (20.12:20.12:20.12, 26.37:26.37:26.37);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (20.07:20.07:20.07, 26.38:26.38:26.38);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (20.07:20.07:20.07, 26.37:26.37:26.37);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (20.07:20.07:20.07, 26.38:26.38:26.38);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (20.02:20.02:20.02, 26.38:26.38:26.38);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (17.13:17.13:17.13, 26.23:26.23:26.23);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (17.13:17.13:17.13, 26.23:26.23:26.23);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (17.08:17.08:17.08, 26.23:26.23:26.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (17.13:17.13:17.13, 26.23:26.23:26.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (17.13:17.13:17.13, 26.23:26.23:26.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (17.08:17.08:17.08, 26.23:26.23:26.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (17.08:17.08:17.08, 26.23:26.23:26.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (17.08:17.08:17.08, 26.23:26.23:26.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (17.02:17.02:17.02, 26.23:26.23:26.23);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (17.72:17.72:17.72, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (17.72:17.72:17.72, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (17.66:17.66:17.66, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (17.72:17.72:17.72, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (17.72:17.72:17.72, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (17.66:17.66:17.66, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (17.66:17.66:17.66, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (17.66:17.66:17.66, 23.90:23.90:23.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (17.61:17.61:17.61, 23.91:23.91:23.91);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (19.02:19.02:19.02, 25.10:25.10:25.10);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (19.02:19.02:19.02, 25.10:25.10:25.10);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (18.97:18.97:18.97, 25.10:25.10:25.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (19.02:19.02:19.02, 25.10:25.10:25.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (19.02:19.02:19.02, 25.10:25.10:25.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (18.97:18.97:18.97, 25.11:25.11:25.11);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (18.97:18.97:18.97, 25.10:25.10:25.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (18.97:18.97:18.97, 25.10:25.10:25.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (18.91:18.91:18.91, 25.10:25.10:25.10);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (16.33:16.33:16.33, 24.95:24.95:24.95);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (16.33:16.33:16.33, 24.95:24.95:24.95);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (16.27:16.27:16.27, 24.95:24.95:24.95);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (16.33:16.33:16.33, 24.95:24.95:24.95);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (16.33:16.33:16.33, 24.95:24.95:24.95);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (16.27:16.27:16.27, 24.95:24.95:24.95);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (16.27:16.27:16.27, 24.95:24.95:24.95);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (16.27:16.27:16.27, 24.95:24.95:24.95);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (16.21:16.21:16.21, 24.95:24.95:24.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.09:18.09:18.09);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.00:14.00:14.00, 17.24:17.24:17.24);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.58:12.58:12.58, 17.17:17.17:17.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.09:18.09:18.09);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.00:14.00:14.00, 17.25:17.25:17.25);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (12.58:12.58:12.58, 17.17:17.17:17.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.08:18.08:18.08);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.01:14.01:14.01, 17.24:17.24:17.24);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.58:12.58:12.58, 17.17:17.17:17.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.09:18.09:18.09);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.00:14.00:14.00, 17.24:17.24:17.24);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.58:12.58:12.58, 17.17:17.17:17.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.09:18.09:18.09);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.00:14.00:14.00, 17.24:17.24:17.24);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (12.58:12.58:12.58, 17.17:17.17:17.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.08:18.08:18.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.01:14.01:14.01, 17.25:17.25:17.25);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.58:12.58:12.58, 17.17:17.17:17.17);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.09:18.09:18.09);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.00:14.00:14.00, 17.25:17.25:17.25);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.59:12.59:12.59, 17.17:17.17:17.17);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.08:18.08:18.08);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.00:14.00:14.00, 17.24:17.24:17.24);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (12.59:12.59:12.59, 17.17:17.17:17.17);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.23:15.23:15.23, 18.08:18.08:18.08);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.01:14.01:14.01, 17.24:17.24:17.24);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.59:12.59:12.59, 17.17:17.17:17.17);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.42:16.42:16.42, 19.61:19.61:19.61);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.17:15.17:15.17, 18.77:18.77:18.77);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.45:13.45:13.45, 18.71:18.71:18.71);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.40:16.40:16.40, 22.59:22.59:22.59);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (16.40:16.40:16.40, 22.59:22.59:22.59);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.41:16.41:16.41, 22.59:22.59:22.59);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.40:16.40:16.40, 22.59:22.59:22.59);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (16.40:16.40:16.40, 22.59:22.59:22.59);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.40:16.40:16.40, 22.59:22.59:22.59);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.40:16.40:16.40, 22.59:22.59:22.59);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (16.41:16.41:16.41, 22.59:22.59:22.59);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.41:16.41:16.41, 22.59:22.59:22.59);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.72:17.72:17.72, 23.45:23.45:23.45);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.93:14.93:14.93, 23.65:23.65:23.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.34:15.34:15.34, 21.30:21.30:21.30);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.62:16.62:16.62, 22.15:22.15:22.15);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.13:14.13:14.13, 22.34:22.34:22.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.34:15.34:15.34, 21.29:21.29:21.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.61:16.61:16.61, 22.15:22.15:22.15);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 22.34:22.34:22.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.34:15.34:15.34, 21.29:21.29:21.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.62:16.62:16.62, 22.15:22.15:22.15);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 22.34:22.34:22.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.33:15.33:15.33, 21.30:21.30:21.30);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.62:16.62:16.62, 22.15:22.15:22.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 22.34:22.34:22.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.34:15.34:15.34, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.62:16.62:16.62, 22.15:22.15:22.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.13:14.13:14.13, 22.34:22.34:22.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.34:15.34:15.34, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.62:16.62:16.62, 22.15:22.15:22.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.13:14.13:14.13, 22.34:22.34:22.34);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.33:15.33:15.33, 21.30:21.30:21.30);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.62:16.62:16.62, 22.15:22.15:22.15);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.13:14.13:14.13, 22.34:22.34:22.34);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.34:15.34:15.34, 21.30:21.30:21.30);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.62:16.62:16.62, 22.15:22.15:22.15);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 22.34:22.34:22.34);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.34:15.34:15.34, 21.30:21.30:21.30);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.62:16.62:16.62, 22.15:22.15:22.15);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 22.34:22.34:22.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA2222ELD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (17.59:17.59:17.59, 21.99:21.99:21.99);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (17.59:17.59:17.59, 21.99:21.99:21.99);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (17.52:17.52:17.52, 21.99:21.99:21.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (17.59:17.59:17.59, 21.99:21.99:21.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (17.59:17.59:17.59, 21.99:21.99:21.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (17.52:17.52:17.52, 21.99:21.99:21.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (17.52:17.52:17.52, 21.99:21.99:21.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (17.52:17.52:17.52, 21.99:21.99:21.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (17.45:17.45:17.45, 21.99:21.99:21.99);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (16.50:16.50:16.50, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (16.50:16.50:16.50, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (16.44:16.44:16.44, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (16.50:16.50:16.50, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (16.50:16.50:16.50, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (16.44:16.44:16.44, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (16.43:16.43:16.43, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (16.43:16.43:16.43, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (16.36:16.36:16.36, 21.21:21.21:21.21);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (14.85:14.85:14.85, 21.12:21.12:21.12);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (14.84:14.84:14.84, 21.12:21.12:21.12);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (14.77:14.77:14.77, 21.13:21.13:21.13);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (14.85:14.85:14.85, 21.12:21.12:21.12);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (14.85:14.85:14.85, 21.12:21.12:21.12);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (14.77:14.77:14.77, 21.13:21.13:21.13);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (14.77:14.77:14.77, 21.13:21.13:21.13);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (14.77:14.77:14.77, 21.12:21.12:21.12);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (14.69:14.69:14.69, 21.13:21.13:21.13);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.64:18.64:18.64, 23.46:23.46:23.46);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.65:18.65:18.65, 23.46:23.46:23.46);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (18.58:18.58:18.58, 23.47:23.47:23.47);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.64:18.64:18.64, 23.46:23.46:23.46);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.64:18.64:18.64, 23.46:23.46:23.46);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (18.58:18.58:18.58, 23.47:23.47:23.47);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.57:18.57:18.57, 23.46:23.46:23.46);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.57:18.57:18.57, 23.46:23.46:23.46);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (18.50:18.50:18.50, 23.47:23.47:23.47);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (17.54:17.54:17.54, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (17.54:17.54:17.54, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (17.47:17.47:17.47, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (17.54:17.54:17.54, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (17.54:17.54:17.54, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (17.47:17.47:17.47, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (17.46:17.46:17.46, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (17.46:17.46:17.46, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (17.39:17.39:17.39, 22.69:22.69:22.69);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (15.62:15.62:15.62, 22.61:22.61:22.61);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (15.62:15.62:15.62, 22.61:22.61:22.61);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (15.55:15.55:15.55, 22.61:22.61:22.61);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (15.62:15.62:15.62, 22.61:22.61:22.61);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (15.62:15.62:15.62, 22.61:22.61:22.61);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (15.55:15.55:15.55, 22.61:22.61:22.61);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (15.54:15.54:15.54, 22.61:22.61:22.61);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (15.54:15.54:15.54, 22.61:22.61:22.61);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (15.46:15.46:15.46, 22.62:22.62:22.62);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (18.57:18.57:18.57, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (18.57:18.57:18.57, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (18.50:18.50:18.50, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (18.57:18.57:18.57, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (18.57:18.57:18.57, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (18.50:18.50:18.50, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (18.50:18.50:18.50, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (18.50:18.50:18.50, 26.43:26.43:26.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (18.43:18.43:18.43, 26.43:26.43:26.43);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (19.75:19.75:19.75, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (19.75:19.75:19.75, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (19.68:19.68:19.68, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (19.75:19.75:19.75, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (19.75:19.75:19.75, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (19.68:19.68:19.68, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (19.67:19.67:19.67, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (19.67:19.67:19.67, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (19.60:19.60:19.60, 27.23:27.23:27.23);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.82:16.82:16.82, 27.55:27.55:27.55);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.82:16.82:16.82, 27.55:27.55:27.55);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (16.75:16.75:16.75, 27.55:27.55:27.55);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.82:16.82:16.82, 27.55:27.55:27.55);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.82:16.82:16.82, 27.55:27.55:27.55);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (16.75:16.75:16.75, 27.55:27.55:27.55);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.74:16.74:16.74, 27.55:27.55:27.55);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.74:16.74:16.74, 27.55:27.55:27.55);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (16.67:16.67:16.67, 27.55:27.55:27.55);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (17.62:17.62:17.62, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (17.62:17.62:17.62, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (17.55:17.55:17.55, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (17.62:17.62:17.62, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (17.62:17.62:17.62, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (17.55:17.55:17.55, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (17.55:17.55:17.55, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (17.55:17.55:17.55, 25.18:25.18:25.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (17.48:17.48:17.48, 25.18:25.18:25.18);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (18.78:18.78:18.78, 25.97:25.97:25.97);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (18.78:18.78:18.78, 25.97:25.97:25.97);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (18.71:18.71:18.71, 25.98:25.98:25.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (18.78:18.78:18.78, 25.97:25.97:25.97);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (18.78:18.78:18.78, 25.97:25.97:25.97);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (18.71:18.71:18.71, 25.98:25.98:25.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (18.70:18.70:18.70, 25.98:25.98:25.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (18.70:18.70:18.70, 25.98:25.98:25.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (18.63:18.63:18.63, 25.98:25.98:25.98);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (16.11:16.11:16.11, 26.29:26.29:26.29);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (16.11:16.11:16.11, 26.29:26.29:26.29);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (16.04:16.04:16.04, 26.29:26.29:26.29);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (16.11:16.11:16.11, 26.28:26.28:26.28);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (16.11:16.11:16.11, 26.28:26.28:26.28);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (16.04:16.04:16.04, 26.29:26.29:26.29);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (16.04:16.04:16.04, 26.29:26.29:26.29);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (16.04:16.04:16.04, 26.29:26.29:26.29);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (15.96:15.96:15.96, 26.29:26.29:26.29);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.52:15.52:15.52, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.78:12.78:12.78, 19.73:19.73:19.73);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.52:15.52:15.52, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (12.79:12.79:12.79, 19.73:19.73:19.73);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.53:15.53:15.53, 20.32:20.32:20.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.79:12.79:12.79, 19.73:19.73:19.73);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.52:15.52:15.52, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.79:12.79:12.79, 19.73:19.73:19.73);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.52:15.52:15.52, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (12.79:12.79:12.79, 19.73:19.73:19.73);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.53:15.53:15.53, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.79:12.79:12.79, 19.73:19.73:19.73);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.53:15.53:15.53, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.79:12.79:12.79, 19.73:19.73:19.73);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (15.53:15.53:15.53, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (12.79:12.79:12.79, 19.73:19.73:19.73);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (15.53:15.53:15.53, 20.32:20.32:20.32);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.44:14.44:14.44, 19.81:19.81:19.81);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (12.79:12.79:12.79, 19.73:19.73:19.73);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.57:16.57:16.57, 21.79:21.79:21.79);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.46:15.46:15.46, 21.29:21.29:21.29);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.57:16.57:16.57, 21.79:21.79:21.79);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.46:15.46:15.46, 21.29:21.29:21.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.58:16.58:16.58, 21.79:21.79:21.79);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 21.29:21.29:21.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.58:16.58:16.58, 21.79:21.79:21.79);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.46:15.46:15.46, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.57:16.57:16.57, 21.79:21.79:21.79);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.46:15.46:15.46, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.58:16.58:16.58, 21.79:21.79:21.79);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.58:16.58:16.58, 21.79:21.79:21.79);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (16.57:16.57:16.57, 21.79:21.79:21.79);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 21.28:21.28:21.28);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (16.58:16.58:16.58, 21.79:21.79:21.79);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (15.47:15.47:15.47, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (13.55:13.55:13.55, 21.21:21.21:21.21);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.84:14.84:14.84, 26.19:26.19:26.19);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.84:14.84:14.84, 26.19:26.19:26.19);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.85:14.85:14.85, 26.19:26.19:26.19);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.84:14.84:14.84, 26.19:26.19:26.19);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.84:14.84:14.84, 26.19:26.19:26.19);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.85:14.85:14.85, 26.19:26.19:26.19);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.85:14.85:14.85, 26.19:26.19:26.19);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.85:14.85:14.85, 26.19:26.19:26.19);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (16.53:16.53:16.53, 25.07:25.07:25.07);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (17.70:17.70:17.70, 25.58:25.58:25.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.85:14.85:14.85, 26.19:26.19:26.19);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.58:15.58:15.58, 23.81:23.81:23.81);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.58:15.58:15.58, 23.81:23.81:23.81);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.58:15.58:15.58, 23.81:23.81:23.81);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.58:15.58:15.58, 23.81:23.81:23.81);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.58:15.58:15.58, 23.81:23.81:23.81);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.58:15.58:15.58, 23.81:23.81:23.81);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.58:15.58:15.58, 23.81:23.81:23.81);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (15.58:15.58:15.58, 23.81:23.81:23.81);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (15.59:15.59:15.59, 23.81:23.81:23.81);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (16.73:16.73:16.73, 24.32:24.32:24.32);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.14:14.14:14.14, 24.92:24.92:24.92);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA2222HLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (21.23:21.23:21.23, 30.26:30.26:30.26);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (21.23:21.23:21.23, 30.26:30.26:30.26);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (21.13:21.13:21.13, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (21.23:21.23:21.23, 30.26:30.26:30.26);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (21.23:21.23:21.23, 30.26:30.26:30.26);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (21.13:21.13:21.13, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (21.12:21.12:21.12, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (21.12:21.12:21.12, 30.25:30.25:30.25);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (21.00:21.00:21.00, 30.24:30.24:30.24);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (20.11:20.11:20.11, 29.58:29.58:29.58);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (20.11:20.11:20.11, 29.58:29.58:29.58);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (20.01:20.01:20.01, 29.58:29.58:29.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (20.11:20.11:20.11, 29.58:29.58:29.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (20.11:20.11:20.11, 29.58:29.58:29.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (20.01:20.01:20.01, 29.58:29.58:29.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (19.99:19.99:19.99, 29.58:29.58:29.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (19.99:19.99:19.99, 29.58:29.58:29.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (19.87:19.87:19.87, 29.57:29.57:29.57);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (17.68:17.68:17.68, 29.50:29.50:29.50);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (17.68:17.68:17.68, 29.50:29.50:29.50);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (17.58:17.58:17.58, 29.50:29.50:29.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (17.68:17.68:17.68, 29.50:29.50:29.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (17.68:17.68:17.68, 29.50:29.50:29.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (17.58:17.58:17.58, 29.50:29.50:29.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (17.56:17.56:17.56, 29.50:29.50:29.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (17.55:17.55:17.55, 29.49:29.49:29.49);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (17.43:17.43:17.43, 29.49:29.49:29.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (22.31:22.31:22.31, 31.69:31.69:31.69);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (22.31:22.31:22.31, 31.69:31.69:31.69);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (22.21:22.21:22.21, 31.69:31.69:31.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (22.31:22.31:22.31, 31.69:31.69:31.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (22.31:22.31:22.31, 31.69:31.69:31.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (22.21:22.21:22.21, 31.69:31.69:31.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (22.19:22.19:22.19, 31.69:31.69:31.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (22.19:22.19:22.19, 31.69:31.69:31.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (22.08:22.08:22.08, 31.68:31.68:31.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (21.17:21.17:21.17, 31.02:31.02:31.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (21.17:21.17:21.17, 31.02:31.02:31.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (21.07:21.07:21.07, 31.02:31.02:31.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (21.17:21.17:21.17, 31.02:31.02:31.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (21.17:21.17:21.17, 31.02:31.02:31.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (21.07:21.07:21.07, 31.02:31.02:31.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (21.05:21.05:21.05, 31.01:31.01:31.01);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (21.05:21.05:21.05, 31.01:31.01:31.01);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (20.94:20.94:20.94, 31.01:31.01:31.01);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.48:18.48:18.48, 30.95:30.95:30.95);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.48:18.48:18.48, 30.94:30.94:30.94);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (18.37:18.37:18.37, 30.94:30.94:30.94);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (18.48:18.48:18.48, 30.95:30.95:30.95);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (18.48:18.48:18.48, 30.95:30.95:30.95);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (18.37:18.37:18.37, 30.94:30.94:30.94);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (18.35:18.35:18.35, 30.94:30.94:30.94);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (18.35:18.35:18.35, 30.94:30.94:30.94);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (18.23:18.23:18.23, 30.94:30.94:30.94);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (22.20:22.20:22.20, 34.79:34.79:34.79);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (22.20:22.20:22.20, 34.79:34.79:34.79);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (22.10:22.10:22.10, 34.78:34.78:34.78);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (22.20:22.20:22.20, 34.78:34.78:34.78);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (22.20:22.20:22.20, 34.79:34.79:34.79);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (22.10:22.10:22.10, 34.78:34.78:34.78);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (22.08:22.08:22.08, 34.78:34.78:34.78);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (22.08:22.08:22.08, 34.78:34.78:34.78);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (21.97:21.97:21.97, 34.77:34.77:34.77);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (23.41:23.41:23.41, 35.47:35.47:35.47);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (23.41:23.41:23.41, 35.47:35.47:35.47);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (23.31:23.31:23.31, 35.47:35.47:35.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (23.41:23.41:23.41, 35.47:35.47:35.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (23.41:23.41:23.41, 35.47:35.47:35.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (23.31:23.31:23.31, 35.47:35.47:35.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (23.29:23.29:23.29, 35.47:35.47:35.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (23.29:23.29:23.29, 35.47:35.47:35.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (23.18:23.18:23.18, 35.46:35.46:35.46);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (19.64:19.64:19.64, 35.91:35.91:35.91);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (19.64:19.64:19.64, 35.90:35.90:35.90);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (19.54:19.54:19.54, 35.90:35.90:35.90);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (19.64:19.64:19.64, 35.91:35.91:35.91);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (19.64:19.64:19.64, 35.91:35.91:35.91);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (19.54:19.54:19.54, 35.90:35.90:35.90);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (19.52:19.52:19.52, 35.90:35.90:35.90);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (19.52:19.52:19.52, 35.90:35.90:35.90);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (19.40:19.40:19.40, 35.89:35.89:35.89);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (21.22:21.22:21.22, 33.55:33.55:33.55);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (21.22:21.22:21.22, 33.55:33.55:33.55);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (21.12:21.12:21.12, 33.55:33.55:33.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (21.22:21.22:21.22, 33.55:33.55:33.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (21.22:21.22:21.22, 33.55:33.55:33.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (21.12:21.12:21.12, 33.55:33.55:33.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (21.10:21.10:21.10, 33.55:33.55:33.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (21.10:21.10:21.10, 33.55:33.55:33.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (20.99:20.99:20.99, 33.54:33.54:33.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (22.42:22.42:22.42, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (22.42:22.42:22.42, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (22.32:22.32:22.32, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (22.42:22.42:22.42, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (22.42:22.42:22.42, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (22.32:22.32:22.32, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (22.30:22.30:22.30, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (22.30:22.30:22.30, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (22.19:22.19:22.19, 34.23:34.23:34.23);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (18.90:18.90:18.90, 34.66:34.66:34.66);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (18.90:18.90:18.90, 34.66:34.66:34.66);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (18.80:18.80:18.80, 34.66:34.66:34.66);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (18.90:18.90:18.90, 34.66:34.66:34.66);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (18.90:18.90:18.90, 34.66:34.66:34.66);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (18.80:18.80:18.80, 34.66:34.66:34.66);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (18.78:18.78:18.78, 34.66:34.66:34.66);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (18.78:18.78:18.78, 34.66:34.66:34.66);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (18.66:18.66:18.66, 34.65:34.65:34.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (18.44:18.44:18.44, 27.99:27.99:27.99);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (17.31:17.31:17.31, 27.62:27.62:27.62);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (14.91:14.91:14.91, 27.54:27.54:27.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (19.51:19.51:19.51, 29.43:29.43:29.43);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.98:28.98:28.98);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (19.50:19.50:19.50, 29.43:29.43:29.43);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.98:28.98:28.98);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (19.51:19.51:19.51, 29.43:29.43:29.43);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.98:28.98:28.98);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (19.51:19.51:19.51, 29.43:29.43:29.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.98:28.98:28.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (19.51:19.51:19.51, 29.43:29.43:29.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.98:28.98:28.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (19.51:19.51:19.51, 29.43:29.43:29.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.99:28.99:28.99);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (19.51:19.51:19.51, 29.43:29.43:29.43);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.98:28.98:28.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (19.51:19.51:19.51, 29.43:29.43:29.43);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.98:28.98:28.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (19.51:19.51:19.51, 29.43:29.43:29.43);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (18.37:18.37:18.37, 29.06:29.06:29.06);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (15.70:15.70:15.70, 28.99:28.99:28.99);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (19.42:19.42:19.42, 32.88:32.88:32.88);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (19.42:19.42:19.42, 32.88:32.88:32.88);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (19.43:19.43:19.43, 32.88:32.88:32.88);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (19.42:19.42:19.42, 32.87:32.87:32.87);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (19.42:19.42:19.42, 32.88:32.88:32.88);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (19.43:19.43:19.43, 32.87:32.87:32.87);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (19.43:19.43:19.43, 32.88:32.88:32.88);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (19.43:19.43:19.43, 32.88:32.88:32.88);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (19.43:19.43:19.43, 32.87:32.87:32.87);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (20.63:20.63:20.63, 33.25:33.25:33.25);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (16.93:16.93:16.93, 33.99:33.99:33.99);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (18.44:18.44:18.44, 31.63:31.63:31.63);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (16.19:16.19:16.19, 32.74:32.74:32.74);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (18.44:18.44:18.44, 31.63:31.63:31.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (16.19:16.19:16.19, 32.74:32.74:32.74);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (18.45:18.45:18.45, 31.63:31.63:31.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (16.20:16.20:16.20, 32.74:32.74:32.74);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (18.44:18.44:18.44, 31.63:31.63:31.63);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (16.19:16.19:16.19, 32.74:32.74:32.74);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (18.44:18.44:18.44, 31.63:31.63:31.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (16.19:16.19:16.19, 32.74:32.74:32.74);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (18.45:18.45:18.45, 31.63:31.63:31.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (16.20:16.20:16.20, 32.74:32.74:32.74);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (18.45:18.45:18.45, 31.63:31.63:31.63);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (16.20:16.20:16.20, 32.74:32.74:32.74);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (18.45:18.45:18.45, 31.63:31.63:31.63);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (16.20:16.20:16.20, 32.74:32.74:32.74);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (18.45:18.45:18.45, 31.64:31.64:31.64);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (19.64:19.64:19.64, 32.01:32.01:32.01);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (16.20:16.20:16.20, 32.74:32.74:32.74);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222CLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (15.79:15.79:15.79, 18.14:18.14:18.14);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (17.51:17.51:17.51, 18.69:18.69:18.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (14.33:14.33:14.33, 18.12:18.12:18.12);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (14.25:14.25:14.25, 17.58:17.58:17.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (15.93:15.93:15.93, 18.15:18.15:18.15);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (13.06:13.06:13.06, 17.55:17.55:17.55);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (12.92:12.92:12.92, 17.53:17.53:17.53);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (14.30:14.30:14.30, 18.10:18.10:18.10);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (11.68:11.68:11.68, 17.49:17.49:17.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (17.17:17.17:17.17, 19.54:19.54:19.54);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (18.90:18.90:18.90, 20.09:20.09:20.09);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (15.48:15.48:15.48, 19.52:19.52:19.52);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (15.61:15.61:15.61, 18.98:18.98:18.98);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (17.32:17.32:17.32, 19.55:19.55:19.55);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (14.18:14.18:14.18, 18.95:18.95:18.95);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (14.04:14.04:14.04, 18.93:18.93:18.93);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (15.45:15.45:15.45, 19.50:19.50:19.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (12.57:12.57:12.57, 18.90:18.90:18.90);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (17.84:17.84:17.84, 23.56:23.56:23.56);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (19.55:19.55:19.55, 24.13:24.13:24.13);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (15.85:15.85:15.85, 23.48:23.48:23.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (19.38:19.38:19.38, 24.13:24.13:24.13);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (21.12:21.12:21.12, 24.68:24.68:24.68);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (17.13:17.13:17.13, 24.05:24.05:24.05);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (16.57:16.57:16.57, 24.81:24.81:24.81);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (18.01:18.01:18.01, 25.38:25.38:25.38);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (14.50:14.50:14.50, 24.72:24.72:24.72);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (16.48:16.48:16.48, 22.21:22.21:22.21);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (18.16:18.16:18.16, 22.78:22.78:22.78);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (14.73:14.73:14.73, 22.12:22.12:22.12);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (18.00:18.00:18.00, 22.78:22.78:22.78);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (19.71:19.71:19.71, 23.32:23.32:23.32);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (15.98:15.98:15.98, 22.69:22.69:22.69);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (15.43:15.43:15.43, 23.45:23.45:23.45);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (16.84:16.84:16.84, 24.02:24.02:24.02);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (13.60:13.60:13.60, 23.36:23.36:23.36);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (18.93:18.93:18.93, 25.97:25.97:25.97);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (17.40:17.40:17.40, 25.39:25.39:25.39);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (15.87:15.87:15.87, 26.37:26.37:26.37);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (20.47:20.47:20.47, 26.52:26.52:26.52);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (18.91:18.91:18.91, 25.97:25.97:25.97);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (17.12:17.12:17.12, 26.94:26.94:26.94);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (17.60:17.60:17.60, 27.37:27.37:27.37);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (16.31:16.31:16.31, 26.80:26.80:26.80);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (14.64:14.64:14.64, 27.85:27.85:27.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (20.48:20.48:20.48, 27.56:27.56:27.56);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (18.91:18.91:18.91, 26.98:26.98:26.98);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (17.12:17.12:17.12, 27.95:27.95:27.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (22.04:22.04:22.04, 28.11:28.11:28.11);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (20.46:20.46:20.46, 27.56:27.56:27.56);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (18.40:18.40:18.40, 28.53:28.53:28.53);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (18.90:18.90:18.90, 28.97:28.97:28.97);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (17.58:17.58:17.58, 28.39:28.39:28.39);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (15.63:15.63:15.63, 29.45:29.45:29.45);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222ELD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (14.10:14.10:14.10, 17.71:17.71:17.71);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (16.50:16.50:16.50, 18.17:18.17:18.17);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (12.95:12.95:12.95, 17.69:17.69:17.69);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (12.71:12.71:12.71, 17.25:17.25:17.25);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (14.93:14.93:14.93, 17.72:17.72:17.72);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (11.77:11.77:11.77, 17.22:17.22:17.22);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.49:11.49:11.49, 17.19:17.19:17.19);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (13.46:13.46:13.46, 17.67:17.67:17.67);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (10.52:10.52:10.52, 17.15:17.15:17.15);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (15.35:15.35:15.35, 19.08:19.08:19.08);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (17.89:17.89:17.89, 19.55:19.55:19.55);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (14.01:14.01:14.01, 19.06:19.06:19.06);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (13.94:13.94:13.94, 18.62:18.62:18.62);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (16.31:16.31:16.31, 19.10:19.10:19.10);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (12.81:12.81:12.81, 18.60:18.60:18.60);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (12.50:12.50:12.50, 18.57:18.57:18.57);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (14.62:14.62:14.62, 19.05:19.05:19.05);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (11.34:11.34:11.34, 18.54:18.54:18.54);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (16.09:16.09:16.09, 23.32:23.32:23.32);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (18.79:18.79:18.79, 23.82:23.82:23.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (14.48:14.48:14.48, 23.24:23.24:23.24);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (17.49:17.49:17.49, 23.78:23.78:23.78);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (20.36:20.36:20.36, 24.27:24.27:24.27);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (15.67:15.67:15.67, 23.71:23.71:23.71);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (14.88:14.88:14.88, 24.60:24.60:24.60);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (17.39:17.39:17.39, 25.11:25.11:25.11);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (13.22:13.22:13.22, 24.52:24.52:24.52);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (14.86:14.86:14.86, 21.98:21.98:21.98);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (17.41:17.41:17.41, 22.49:22.49:22.49);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (13.44:13.44:13.44, 21.91:21.91:21.91);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (16.24:16.24:16.24, 22.45:22.45:22.45);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (18.96:18.96:18.96, 22.94:22.94:22.94);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (14.61:14.61:14.61, 22.38:22.38:22.38);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (13.85:13.85:13.85, 23.27:23.27:23.27);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (16.20:16.20:16.20, 23.78:23.78:23.78);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (12.38:12.38:12.38, 23.18:23.18:23.18);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (17.08:17.08:17.08, 28.26:28.26:28.26);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (15.69:15.69:15.69, 27.75:27.75:27.75);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (14.29:14.29:14.29, 28.90:28.90:28.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (18.49:18.49:18.49, 28.75:28.75:28.75);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (17.07:17.07:17.07, 28.26:28.26:28.26);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (15.43:15.43:15.43, 29.41:29.41:29.41);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (15.82:15.82:15.82, 29.86:29.86:29.86);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (14.65:14.65:14.65, 29.36:29.36:29.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (13.12:13.12:13.12, 30.58:30.58:30.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (19.80:19.80:19.80, 29.86:29.86:29.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (18.24:18.24:18.24, 29.35:29.35:29.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (16.72:16.72:16.72, 30.48:30.48:30.48);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (21.37:21.37:21.37, 30.35:30.35:30.35);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (19.79:19.79:19.79, 29.86:29.86:29.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (18.02:18.02:18.02, 31.00:31.00:31.00);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (18.39:18.39:18.39, 31.46:31.46:31.46);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (17.05:17.05:17.05, 30.95:30.95:30.95);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (15.40:15.40:15.40, 32.17:32.17:32.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222HLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (15.72:15.72:15.72, 21.02:21.02:21.02);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (18.29:18.29:18.29, 21.35:21.35:21.35);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (14.33:14.33:14.33, 20.99:20.99:20.99);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (14.31:14.31:14.31, 20.68:20.68:20.68);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (16.71:16.71:16.71, 21.03:21.03:21.03);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (13.13:13.13:13.13, 20.66:20.66:20.66);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (12.79:12.79:12.79, 20.63:20.63:20.63);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (14.95:14.95:14.95, 20.98:20.98:20.98);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (11.59:11.59:11.59, 20.59:20.59:20.59);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (16.97:16.97:16.97, 22.36:22.36:22.36);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (19.68:19.68:19.68, 22.70:22.70:22.70);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (15.40:15.40:15.40, 22.34:22.34:22.34);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (15.54:15.54:15.54, 22.03:22.03:22.03);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (18.09:18.09:18.09, 22.38:22.38:22.38);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (14.18:14.18:14.18, 22.01:22.01:22.01);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (13.81:13.81:13.81, 21.98:21.98:21.98);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (16.12:16.12:16.12, 22.33:22.33:22.33);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (12.42:12.42:12.42, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (17.69:17.69:17.69, 26.74:26.74:26.74);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (20.57:20.57:20.57, 27.11:27.11:27.11);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (15.85:15.85:15.85, 26.66:26.66:26.66);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (19.11:19.11:19.11, 27.07:27.07:27.07);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (22.15:22.15:22.15, 27.44:27.44:27.44);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (17.05:17.05:17.05, 27.00:27.00:27.00);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (16.14:16.14:16.14, 28.02:28.02:28.02);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (18.83:18.83:18.83, 28.39:28.39:28.39);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (14.23:14.23:14.23, 27.95:27.95:27.95);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (16.45:16.45:16.45, 25.42:25.42:25.42);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (19.18:19.18:19.18, 25.79:25.79:25.79);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (14.80:14.80:14.80, 25.34:25.34:25.34);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (17.85:17.85:17.85, 25.76:25.76:25.76);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (20.75:20.75:20.75, 26.12:26.12:26.12);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (15.98:15.98:15.98, 25.68:25.68:25.68);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (15.10:15.10:15.10, 26.70:26.70:26.70);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (17.64:17.64:17.64, 27.07:27.07:27.07);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (13.39:13.39:13.39, 26.62:26.62:26.62);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (18.69:18.69:18.69, 32.02:32.02:32.02);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (17.28:17.28:17.28, 31.66:31.66:31.66);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (15.59:15.59:15.59, 32.81:32.81:32.81);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (20.11:20.11:20.11, 32.38:32.38:32.38);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (18.68:18.68:18.68, 32.02:32.02:32.02);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (16.75:16.75:16.75, 33.18:33.18:33.18);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (17.09:17.09:17.09, 33.61:33.61:33.61);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (15.90:15.90:15.90, 33.24:33.24:33.24);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (14.04:14.04:14.04, 34.48:34.48:34.48);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (21.58:21.58:21.58, 33.61:33.61:33.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (20.00:20.00:20.00, 33.24:33.24:33.24);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (18.19:18.19:18.19, 34.39:34.39:34.39);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (23.16:23.16:23.16, 33.96:33.96:33.96);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (21.57:21.57:21.57, 33.61:33.61:33.61);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (19.51:19.51:19.51, 34.76:34.76:34.76);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (19.83:19.83:19.83, 35.19:35.19:35.19);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (18.47:18.47:18.47, 34.83:34.83:34.83);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (16.52:16.52:16.52, 36.05:36.05:36.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222KLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (19.44:19.44:19.44, 28.01:28.01:28.01);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (22.38:22.38:22.38, 28.24:28.24:28.24);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (17.56:17.56:17.56, 27.99:27.99:27.99);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (18.00:18.00:18.00, 27.78:27.78:27.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (20.77:20.77:20.77, 28.02:28.02:28.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (16.33:16.33:16.33, 27.76:27.76:27.76);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (15.90:15.90:15.90, 27.73:27.73:27.73);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (18.43:18.43:18.43, 27.97:27.97:27.97);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (14.19:14.19:14.19, 27.70:27.70:27.70);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (20.71:20.71:20.71, 29.32:29.32:29.32);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (23.78:23.78:23.78, 29.55:29.55:29.55);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (18.63:18.63:18.63, 29.30:29.30:29.30);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (19.25:19.25:19.25, 29.10:29.10:29.10);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (22.17:22.17:22.17, 29.33:29.33:29.33);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (17.39:17.39:17.39, 29.08:29.08:29.08);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (16.94:16.94:16.94, 29.05:29.05:29.05);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (19.61:19.61:19.61, 29.29:29.29:29.29);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (15.03:15.03:15.03, 29.02:29.02:29.02);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (21.40:21.40:21.40, 33.83:33.83:33.83);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (24.65:24.65:24.65, 34.10:34.10:34.10);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (19.06:19.06:19.06, 33.76:33.76:33.76);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (22.84:22.84:22.84, 34.06:34.06:34.06);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (26.25:26.25:26.25, 34.32:34.32:34.32);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (20.29:20.29:20.29, 33.99:33.99:33.99);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (19.23:19.23:19.23, 35.12:35.12:35.12);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (22.30:22.30:22.30, 35.38:35.38:35.38);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (16.79:16.79:16.79, 35.04:35.04:35.04);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (20.14:20.14:20.14, 32.53:32.53:32.53);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (23.24:23.24:23.24, 32.80:32.80:32.80);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (17.99:17.99:17.99, 32.45:32.45:32.45);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (21.57:21.57:21.57, 32.76:32.76:32.76);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (24.83:24.83:24.83, 33.02:33.02:33.02);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (19.21:19.21:19.21, 32.68:32.68:32.68);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (18.16:18.16:18.16, 33.81:33.81:33.81);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (21.09:21.09:21.09, 34.08:34.08:34.08);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (15.93:15.93:15.93, 33.73:33.73:33.73);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (22.41:22.41:22.41, 39.95:39.95:39.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (20.97:20.97:20.97, 39.70:39.70:39.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (18.69:18.69:18.69, 40.88:40.88:40.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (23.86:23.86:23.86, 40.20:40.20:40.20);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (22.40:22.40:22.40, 39.95:39.95:39.95);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (19.87:19.87:19.87, 41.13:41.13:41.13);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (20.18:20.18:20.18, 41.51:41.51:41.51);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (18.96:18.96:18.96, 41.26:41.26:41.26);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (16.46:16.46:16.46, 42.51:42.51:42.51);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (25.66:25.66:25.66, 41.53:41.53:41.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (24.05:24.05:24.05, 41.28:41.28:41.28);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (21.66:21.66:21.66, 42.45:42.45:42.45);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (27.26:27.26:27.26, 41.78:41.78:41.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (25.64:25.64:25.64, 41.53:41.53:41.53);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (23.01:23.01:23.01, 42.70:42.70:42.70);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (23.30:23.30:23.30, 43.09:43.09:43.09);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (21.91:21.91:21.91, 42.84:42.84:42.84);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (19.33:19.33:19.33, 44.07:44.07:44.07);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22CLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (11.99:11.99:11.99, 18.05:18.05:18.05);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (11.07:11.07:11.07, 17.48:17.48:17.48);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (9.81:9.81:9.81, 17.38:17.38:17.38);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (12.88:12.88:12.88, 19.63:19.63:19.63);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.95:11.95:11.95, 19.07:19.07:19.07);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (10.47:10.47:10.47, 18.98:18.98:18.98);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (13.23:13.23:13.23, 24.44:24.44:24.44);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (14.22:14.22:14.22, 25.02:25.02:25.02);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (12.02:12.02:12.02, 25.89:25.89:25.89);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (12.44:12.44:12.44, 23.13:23.13:23.13);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (13.40:13.40:13.40, 23.71:23.71:23.71);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (11.42:11.42:11.42, 24.56:24.56:24.56);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22ELD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (10.76:10.76:10.76, 17.47:17.47:17.47);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (9.91:9.91:9.91, 16.99:16.99:16.99);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (8.75:8.75:8.75, 16.90:16.90:16.90);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (11.59:11.59:11.59, 19.01:19.01:19.01);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (10.72:10.72:10.72, 18.53:18.53:18.53);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (9.35:9.35:9.35, 18.45:18.45:18.45);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (11.81:11.81:11.81, 23.43:23.43:23.43);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.72:12.72:12.72, 23.91:23.91:23.91);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (10.67:10.67:10.67, 24.85:24.85:24.85);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.08:11.08:11.08, 22.13:22.13:22.13);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.97:11.97:11.97, 22.61:22.61:22.61);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (10.12:10.12:10.12, 23.55:23.55:23.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22HLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (11.10:11.10:11.10, 19.23:19.23:19.23);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (10.26:10.26:10.26, 18.88:18.88:18.88);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (8.95:8.95:8.95, 18.78:18.78:18.78);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (11.90:11.90:11.90, 20.72:20.72:20.72);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.05:11.05:11.05, 20.37:20.37:20.37);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (9.54:9.54:9.54, 20.28:20.28:20.28);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (12.07:12.07:12.07, 25.00:25.00:25.00);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.96:12.96:12.96, 25.36:25.36:25.36);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (10.74:10.74:10.74, 26.39:26.39:26.39);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.34:11.34:11.34, 23.73:23.73:23.73);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (12.22:12.22:12.22, 24.09:24.09:24.09);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (10.20:10.20:10.20, 25.11:25.11:25.11);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22KLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (13.55:13.55:13.55, 26.32:26.32:26.32);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (12.69:12.69:12.69, 26.09:26.09:26.09);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (10.84:10.84:10.84, 25.98:25.98:25.98);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (14.36:14.36:14.36, 27.77:27.77:27.77);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (13.49:13.49:13.49, 27.53:27.53:27.53);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (11.44:11.44:11.44, 27.44:27.44:27.44);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (14.50:14.50:14.50, 32.18:32.18:32.18);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (15.42:15.42:15.42, 32.42:32.42:32.42);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (12.54:12.54:12.54, 33.57:33.57:33.57);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (13.76:13.76:13.76, 30.93:30.93:30.93);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (14.67:14.67:14.67, 31.17:31.17:31.17);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (11.99:11.99:11.99, 32.31:32.31:32.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112BLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (7.19:7.19:7.19, 7.76:7.76:7.76);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (7.16:7.16:7.16, 6.17:6.17:6.17);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (7.14:7.14:7.14, 5.56:5.56:5.56);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (8.49:8.49:8.49, 8.56:8.56:8.56);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (8.46:8.46:8.46, 6.98:6.98:6.98);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (8.41:8.41:8.41, 6.11:6.11:6.11);
      (C2 *> O) = (13.45:13.45:13.45, 9.67:9.67:9.67);
      (C1 *> O) = (12.20:12.20:12.20, 8.27:8.27:8.27);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112ELD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (22.28:22.28:22.28, 21.32:21.32:21.32);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (20.78:20.78:20.78, 19.49:19.49:19.49);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (20.75:20.75:20.75, 18.21:18.21:18.21);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (23.98:23.98:23.98, 22.04:22.04:22.04);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (22.48:22.48:22.48, 20.21:20.21:20.21);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (22.41:22.41:22.41, 18.69:18.69:18.69);
      (C2 *> O) = (26.90:26.90:26.90, 23.20:23.20:23.20);
      (C1 *> O) = (25.64:25.64:25.64, 21.55:21.55:21.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112HLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (20.01:20.01:20.01, 21.73:21.73:21.73);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (18.57:18.57:18.57, 19.81:19.81:19.81);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (18.54:18.54:18.54, 18.45:18.45:18.45);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (21.34:21.34:21.34, 22.44:22.44:22.44);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (19.89:19.89:19.89, 20.53:20.53:20.53);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (19.84:19.84:19.84, 18.92:18.92:18.92);
      (C2 *> O) = (26.20:26.20:26.20, 23.48:23.48:23.48);
      (C1 *> O) = (24.96:24.96:24.96, 21.77:21.77:21.77);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112KLD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (22.25:22.25:22.25, 25.05:25.05:25.05);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (20.62:20.62:20.62, 23.11:23.11:23.11);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (20.59:20.59:20.59, 21.59:21.59:21.59);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (23.58:23.58:23.58, 25.75:25.75:25.75);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (21.94:21.94:21.94, 23.82:23.82:23.82);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (21.89:21.89:21.89, 22.06:22.06:22.06);
      (C2 *> O) = (28.55:28.55:28.55, 26.80:26.80:26.80);
      (C1 *> O) = (27.32:27.32:27.32, 25.06:25.06:25.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12CLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.17:6.17:6.17, 5.33:5.33:5.33);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.14:6.14:6.14, 4.28:4.28:4.28);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (6.09:6.09:6.09, 3.71:3.71:3.71);
      (B2 *> O) = (10.89:10.89:10.89, 6.26:6.26:6.26);
      (B1 *> O) = (9.59:9.59:9.59, 5.36:5.36:5.36);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12ELD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (18.07:18.07:18.07, 17.57:17.57:17.57);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (16.78:16.78:16.78, 16.31:16.31:16.31);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (16.73:16.73:16.73, 15.11:15.11:15.11);
      (B2 *> O) = (23.46:23.46:23.46, 18.54:18.54:18.54);
      (B1 *> O) = (22.15:22.15:22.15, 17.42:17.42:17.42);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12HLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (18.49:18.49:18.49, 18.85:18.85:18.85);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (16.99:16.99:16.99, 17.25:17.25:17.25);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (16.94:16.94:16.94, 15.76:15.76:15.76);
      (B2 *> O) = (22.65:22.65:22.65, 19.83:19.83:19.83);
      (B1 *> O) = (21.37:21.37:21.37, 18.39:18.39:18.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12KLD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (20.31:20.31:20.31, 20.72:20.72:20.72);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (18.68:18.68:18.68, 19.40:19.40:19.40);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (18.63:18.63:18.63, 18.00:18.00:18.00);
      (B2 *> O) = (25.02:25.02:25.02, 21.65:21.65:21.65);
      (B1 *> O) = (23.73:23.73:23.73, 20.46:20.46:20.46);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13BLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (6.88:6.88:6.88, 6.62:6.62:6.62);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (6.88:6.88:6.88, 5.97:5.97:5.97);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (6.83:6.83:6.83, 4.99:4.99:4.99);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (6.84:6.84:6.84, 4.66:4.66:4.66);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (6.79:6.79:6.79, 4.02:4.02:4.02);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (6.79:6.79:6.79, 4.02:4.02:4.02);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (6.77:6.77:6.77, 3.81:3.81:3.81);
      (B3 *> O) = (17.42:17.42:17.42, 7.78:7.78:7.78);
      (B2 *> O) = (16.20:16.20:16.20, 7.28:7.28:7.28);
      (B1 *> O) = (12.85:12.85:12.85, 6.04:6.04:6.04);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13ELD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (17.81:17.81:17.81, 19.82:19.82:19.82);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (17.65:17.65:17.65, 18.79:18.79:18.79);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (17.61:17.61:17.61, 17.02:17.02:17.02);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (16.49:16.49:16.49, 17.37:17.37:17.37);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (16.44:16.44:16.44, 15.95:15.95:15.95);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (16.44:16.44:16.44, 15.95:15.95:15.95);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (16.42:16.42:16.42, 15.52:15.52:15.52);
      (B3 *> O) = (35.13:35.13:35.13, 20.96:20.96:20.96);
      (B2 *> O) = (33.89:33.89:33.89, 20.05:20.05:20.05);
      (B1 *> O) = (30.48:30.48:30.48, 18.70:18.70:18.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13HLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (17.28:17.28:17.28, 19.58:19.58:19.58);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (17.03:17.03:17.03, 18.61:18.61:18.61);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (16.99:16.99:16.99, 17.03:17.03:17.03);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (15.68:15.68:15.68, 17.26:17.26:17.26);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (15.64:15.64:15.64, 16.01:16.01:16.01);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (15.64:15.64:15.64, 16.01:16.01:16.01);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (15.62:15.62:15.62, 15.63:15.63:15.63);
      (B3 *> O) = (33.12:33.12:33.12, 20.56:20.56:20.56);
      (B2 *> O) = (31.90:31.90:31.90, 19.71:19.71:19.71);
      (B1 *> O) = (28.55:28.55:28.55, 18.43:18.43:18.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13KLD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (19.74:19.74:19.74, 21.77:21.77:21.77);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (19.30:19.30:19.30, 20.76:20.76:20.76);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (19.26:19.26:19.26, 19.02:19.02:19.02);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (17.77:17.77:17.77, 19.39:19.39:19.39);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (17.72:17.72:17.72, 17.99:17.99:17.99);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (17.72:17.72:17.72, 17.99:17.99:17.99);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (17.71:17.71:17.71, 17.57:17.57:17.57);
      (B3 *> O) = (36.57:36.57:36.57, 22.75:22.75:22.75);
      (B2 *> O) = (35.36:35.36:35.36, 21.85:21.85:21.85);
      (B1 *> O) = (32.02:32.02:32.02, 20.56:20.56:20.56);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI2222CLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (29.92:29.92:29.92, 25.29:25.29:25.29);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (29.92:29.92:29.92, 25.29:25.29:25.29);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (29.91:29.91:29.91, 25.24:25.24:25.24);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (29.92:29.92:29.92, 25.29:25.29:25.29);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (29.92:29.92:29.92, 25.29:25.29:25.29);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (29.91:29.91:29.91, 25.24:25.24:25.24);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (29.91:29.91:29.91, 25.24:25.24:25.24);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (29.91:29.91:29.91, 25.24:25.24:25.24);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (29.91:29.91:29.91, 25.19:25.19:25.19);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (28.45:28.45:28.45, 24.24:24.24:24.24);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (28.45:28.45:28.45, 24.24:24.24:24.24);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (28.45:28.45:28.45, 24.19:24.19:24.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (28.45:28.45:28.45, 24.24:24.24:24.24);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (28.45:28.45:28.45, 24.24:24.24:24.24);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (28.45:28.45:28.45, 24.19:24.19:24.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (28.44:28.44:28.44, 24.19:24.19:24.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (28.44:28.44:28.44, 24.19:24.19:24.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (28.44:28.44:28.44, 24.14:24.14:24.14);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (28.36:28.36:28.36, 22.77:22.77:22.77);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (28.36:28.36:28.36, 22.77:22.77:22.77);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (28.36:28.36:28.36, 22.71:22.71:22.71);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (28.36:28.36:28.36, 22.77:22.77:22.77);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (28.36:28.36:28.36, 22.77:22.77:22.77);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (28.36:28.36:28.36, 22.72:22.72:22.72);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (28.35:28.35:28.35, 22.72:22.72:22.72);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (28.36:28.36:28.36, 22.72:22.72:22.72);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (28.36:28.36:28.36, 22.66:22.66:22.66);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (31.48:31.48:31.48, 26.31:26.31:26.31);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (31.48:31.48:31.48, 26.31:26.31:26.31);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (31.48:31.48:31.48, 26.26:26.26:26.26);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (31.48:31.48:31.48, 26.31:26.31:26.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (31.48:31.48:31.48, 26.31:26.31:26.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (31.48:31.48:31.48, 26.26:26.26:26.26);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (31.48:31.48:31.48, 26.26:26.26:26.26);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (31.48:31.48:31.48, 26.26:26.26:26.26);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (31.47:31.47:31.47, 26.21:26.21:26.21);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (30.01:30.01:30.01, 25.25:25.25:25.25);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (30.01:30.01:30.01, 25.24:25.24:25.24);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (30.01:30.01:30.01, 25.19:25.19:25.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (30.01:30.01:30.01, 25.24:25.24:25.24);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (30.01:30.01:30.01, 25.25:25.25:25.25);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (30.01:30.01:30.01, 25.19:25.19:25.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (30.01:30.01:30.01, 25.19:25.19:25.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (30.01:30.01:30.01, 25.19:25.19:25.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (30.01:30.01:30.01, 25.15:25.15:25.15);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.93:29.93:29.93, 23.52:23.52:23.52);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.93:29.93:29.93, 23.52:23.52:23.52);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (29.93:29.93:29.93, 23.46:23.46:23.46);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (29.93:29.93:29.93, 23.52:23.52:23.52);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (29.93:29.93:29.93, 23.52:23.52:23.52);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (29.93:29.93:29.93, 23.47:23.47:23.47);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.93:29.93:29.93, 23.47:23.47:23.47);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.93:29.93:29.93, 23.47:23.47:23.47);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (29.93:29.93:29.93, 23.41:23.41:23.41);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (35.01:35.01:35.01, 26.56:26.56:26.56);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (35.01:35.01:35.01, 26.56:26.56:26.56);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (35.01:35.01:35.01, 26.51:26.51:26.51);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (35.01:35.01:35.01, 26.56:26.56:26.56);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (35.01:35.01:35.01, 26.56:26.56:26.56);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (35.01:35.01:35.01, 26.51:26.51:26.51);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (35.01:35.01:35.01, 26.51:26.51:26.51);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (35.01:35.01:35.01, 26.51:26.51:26.51);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (35.00:35.00:35.00, 26.46:26.46:26.46);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (36.60:36.60:36.60, 27.69:27.69:27.69);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (36.60:36.60:36.60, 27.69:27.69:27.69);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (36.59:36.59:36.59, 27.64:27.64:27.64);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (36.60:36.60:36.60, 27.69:27.69:27.69);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (36.60:36.60:36.60, 27.69:27.69:27.69);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (36.59:36.59:36.59, 27.64:27.64:27.64);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (36.59:36.59:36.59, 27.65:27.65:27.65);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (36.59:36.59:36.59, 27.65:27.65:27.65);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (36.59:36.59:36.59, 27.60:27.60:27.60);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (36.30:36.30:36.30, 25.03:25.03:25.03);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (36.30:36.30:36.30, 25.03:25.03:25.03);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (36.29:36.29:36.29, 24.98:24.98:24.98);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (36.30:36.30:36.30, 25.03:25.03:25.03);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (36.30:36.30:36.30, 25.03:25.03:25.03);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (36.29:36.29:36.29, 24.98:24.98:24.98);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (36.29:36.29:36.29, 24.98:24.98:24.98);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (36.29:36.29:36.29, 24.98:24.98:24.98);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (36.29:36.29:36.29, 24.92:24.92:24.92);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (33.71:33.71:33.71, 25.64:25.64:25.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (33.71:33.71:33.71, 25.65:25.65:25.65);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (33.71:33.71:33.71, 25.59:25.59:25.59);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (33.71:33.71:33.71, 25.64:25.64:25.64);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (33.71:33.71:33.71, 25.64:25.64:25.64);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (33.71:33.71:33.71, 25.59:25.59:25.59);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (33.70:33.70:33.70, 25.59:25.59:25.59);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (33.70:33.70:33.70, 25.60:25.60:25.60);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (33.70:33.70:33.70, 25.54:25.54:25.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (35.30:35.30:35.30, 26.76:26.76:26.76);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (35.30:35.30:35.30, 26.76:26.76:26.76);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (35.29:35.29:35.29, 26.71:26.71:26.71);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (35.30:35.30:35.30, 26.76:26.76:26.76);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (35.30:35.30:35.30, 26.76:26.76:26.76);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (35.29:35.29:35.29, 26.70:26.70:26.70);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (35.29:35.29:35.29, 26.71:26.71:26.71);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (35.29:35.29:35.29, 26.71:26.71:26.71);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (35.29:35.29:35.29, 26.66:26.66:26.66);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (34.98:34.98:34.98, 24.35:24.35:24.35);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (34.98:34.98:34.98, 24.35:24.35:24.35);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (34.98:34.98:34.98, 24.30:24.30:24.30);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (34.98:34.98:34.98, 24.35:24.35:24.35);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (34.98:34.98:34.98, 24.34:24.34:24.34);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (34.98:34.98:34.98, 24.29:24.29:24.29);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (34.98:34.98:34.98, 24.30:24.30:24.30);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (34.98:34.98:34.98, 24.30:24.30:24.30);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (34.98:34.98:34.98, 24.24:24.24:24.24);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (26.52:26.52:26.52, 22.68:22.68:22.68);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.15:25.15:25.15, 21.64:21.64:21.64);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.07:25.07:25.07, 20.34:20.34:20.34);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.70:23.70:23.70);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.72:26.72:26.72, 22.63:22.63:22.63);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.70:23.70:23.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (26.72:26.72:26.72, 22.63:22.63:22.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.70:23.70:23.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.73:26.73:26.73, 22.64:22.64:22.64);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.70:23.70:23.70);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.72:26.72:26.72, 22.63:22.63:22.63);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.70:23.70:23.70);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (26.72:26.72:26.72, 22.63:22.63:22.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.71:23.71:23.71);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.72:26.72:26.72, 22.63:22.63:22.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.70:23.70:23.70);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.72:26.72:26.72, 22.63:22.63:22.63);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.70:23.70:23.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (26.72:26.72:26.72, 22.63:22.63:22.63);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.10:28.10:28.10, 23.71:23.71:23.71);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.73:26.73:26.73, 22.63:22.63:22.63);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.65:26.65:26.65, 21.08:21.08:21.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.28:33.28:33.28, 25.13:25.13:25.13);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.71:22.71:22.71);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (33.28:33.28:33.28, 25.13:25.13:25.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.71:22.71:22.71);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.27:33.27:33.27, 25.13:25.13:25.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.72:22.72:22.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.28:33.28:33.28, 25.13:25.13:25.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.71:22.71:22.71);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (33.28:33.28:33.28, 25.13:25.13:25.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.72:22.72:22.72);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.27:33.27:33.27, 25.13:25.13:25.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.72:22.72:22.72);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.27:33.27:33.27, 25.13:25.13:25.13);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.72:22.72:22.72);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (33.28:33.28:33.28, 25.13:25.13:25.13);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.72:22.72:22.72);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.82:31.82:31.82, 24.01:24.01:24.01);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.28:33.28:33.28, 25.13:25.13:25.13);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (33.11:33.11:33.11, 22.72:22.72:22.72);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.05:22.05:22.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.04:22.04:22.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.05:22.05:22.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.04:22.04:22.04);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.05:22.05:22.05);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.04:22.04:22.04);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.05:22.05:22.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.05:22.05:22.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (30.49:30.49:30.49, 23.10:23.10:23.10);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.94:31.94:31.94, 24.19:24.19:24.19);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.77:31.77:31.77, 22.05:22.05:22.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI2222ELD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (27.66:27.66:27.66, 23.69:23.69:23.69);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (27.66:27.66:27.66, 23.69:23.69:23.69);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (27.66:27.66:27.66, 23.64:23.64:23.64);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (27.66:27.66:27.66, 23.69:23.69:23.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (27.66:27.66:27.66, 23.69:23.69:23.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (27.66:27.66:27.66, 23.64:23.64:23.64);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (27.66:27.66:27.66, 23.65:23.65:23.65);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (27.66:27.66:27.66, 23.65:23.65:23.65);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (27.66:27.66:27.66, 23.59:23.59:23.59);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (26.03:26.03:26.03, 22.68:22.68:22.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (26.03:26.03:26.03, 22.68:22.68:22.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (26.03:26.03:26.03, 22.63:22.63:22.63);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (26.03:26.03:26.03, 22.68:22.68:22.68);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (26.03:26.03:26.03, 22.68:22.68:22.68);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (26.03:26.03:26.03, 22.63:22.63:22.63);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (26.03:26.03:26.03, 22.63:22.63:22.63);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (26.03:26.03:26.03, 22.63:22.63:22.63);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (26.03:26.03:26.03, 22.58:22.58:22.58);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (25.94:25.94:25.94, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (25.94:25.94:25.94, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (25.94:25.94:25.94, 21.34:21.34:21.34);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (25.94:25.94:25.94, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (25.94:25.94:25.94, 21.39:21.39:21.39);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (25.94:25.94:25.94, 21.34:21.34:21.34);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (25.94:25.94:25.94, 21.34:21.34:21.34);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (25.94:25.94:25.94, 21.34:21.34:21.34);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (25.94:25.94:25.94, 21.29:21.29:21.29);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.20:29.20:29.20, 24.68:24.68:24.68);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.20:29.20:29.20, 24.68:24.68:24.68);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (29.20:29.20:29.20, 24.63:24.63:24.63);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (29.20:29.20:29.20, 24.68:24.68:24.68);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (29.20:29.20:29.20, 24.68:24.68:24.68);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (29.20:29.20:29.20, 24.63:24.63:24.63);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.19:29.19:29.19, 24.63:24.63:24.63);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.19:29.19:29.19, 24.63:24.63:24.63);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (29.20:29.20:29.20, 24.58:24.58:24.58);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (27.57:27.57:27.57, 23.65:23.65:23.65);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (27.57:27.57:27.57, 23.65:23.65:23.65);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (27.57:27.57:27.57, 23.60:23.60:23.60);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (27.57:27.57:27.57, 23.65:23.65:23.65);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (27.57:27.57:27.57, 23.65:23.65:23.65);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (27.57:27.57:27.57, 23.60:23.60:23.60);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (27.57:27.57:27.57, 23.60:23.60:23.60);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (27.57:27.57:27.57, 23.60:23.60:23.60);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (27.56:27.56:27.56, 23.55:23.55:23.55);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (27.49:27.49:27.49, 22.11:22.11:22.11);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (27.49:27.49:27.49, 22.11:22.11:22.11);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (27.49:27.49:27.49, 22.06:22.06:22.06);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (27.49:27.49:27.49, 22.11:22.11:22.11);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (27.49:27.49:27.49, 22.11:22.11:22.11);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (27.49:27.49:27.49, 22.06:22.06:22.06);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (27.49:27.49:27.49, 22.06:22.06:22.06);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (27.49:27.49:27.49, 22.06:22.06:22.06);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (27.49:27.49:27.49, 22.01:22.01:22.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (31.90:31.90:31.90, 24.75:24.75:24.75);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (31.90:31.90:31.90, 24.75:24.75:24.75);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (31.89:31.89:31.89, 24.69:24.69:24.69);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (31.90:31.90:31.90, 24.75:24.75:24.75);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (31.90:31.90:31.90, 24.75:24.75:24.75);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (31.89:31.89:31.89, 24.69:24.69:24.69);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (31.89:31.89:31.89, 24.70:24.70:24.70);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (31.89:31.89:31.89, 24.70:24.70:24.70);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (31.89:31.89:31.89, 24.64:24.64:24.64);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (33.66:33.66:33.66, 25.83:25.83:25.83);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (33.66:33.66:33.66, 25.83:25.83:25.83);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (33.66:33.66:33.66, 25.78:25.78:25.78);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (33.66:33.66:33.66, 25.83:25.83:25.83);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (33.66:33.66:33.66, 25.84:25.84:25.84);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (33.66:33.66:33.66, 25.78:25.78:25.78);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (33.66:33.66:33.66, 25.79:25.79:25.79);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (33.66:33.66:33.66, 25.79:25.79:25.79);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (33.65:33.65:33.65, 25.74:25.74:25.74);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (33.13:33.13:33.13, 23.42:23.42:23.42);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (33.13:33.13:33.13, 23.42:23.42:23.42);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (33.12:33.12:33.12, 23.37:23.37:23.37);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (33.13:33.13:33.13, 23.42:23.42:23.42);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (33.13:33.13:33.13, 23.42:23.42:23.42);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (33.12:33.12:33.12, 23.37:23.37:23.37);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (33.12:33.12:33.12, 23.37:23.37:23.37);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (33.12:33.12:33.12, 23.37:23.37:23.37);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (33.12:33.12:33.12, 23.32:23.32:23.32);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (30.61:30.61:30.61, 23.87:23.87:23.87);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (30.61:30.61:30.61, 23.87:23.87:23.87);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (30.61:30.61:30.61, 23.82:23.82:23.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (30.61:30.61:30.61, 23.87:23.87:23.87);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (30.61:30.61:30.61, 23.87:23.87:23.87);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (30.61:30.61:30.61, 23.82:23.82:23.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (30.61:30.61:30.61, 23.82:23.82:23.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (30.61:30.61:30.61, 23.82:23.82:23.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (30.61:30.61:30.61, 23.77:23.77:23.77);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (32.38:32.38:32.38, 24.93:24.93:24.93);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (32.38:32.38:32.38, 24.93:24.93:24.93);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (32.37:32.37:32.37, 24.88:24.88:24.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (32.38:32.38:32.38, 24.93:24.93:24.93);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (32.38:32.38:32.38, 24.93:24.93:24.93);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (32.37:32.37:32.37, 24.88:24.88:24.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (32.37:32.37:32.37, 24.88:24.88:24.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (32.37:32.37:32.37, 24.88:24.88:24.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (32.37:32.37:32.37, 24.84:24.84:24.84);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (31.83:31.83:31.83, 22.76:22.76:22.76);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (31.83:31.83:31.83, 22.77:22.77:22.77);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (31.83:31.83:31.83, 22.71:22.71:22.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (31.83:31.83:31.83, 22.77:22.77:22.77);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (31.83:31.83:31.83, 22.77:22.77:22.77);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (31.83:31.83:31.83, 22.71:22.71:22.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (31.83:31.83:31.83, 22.72:22.72:22.72);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (31.83:31.83:31.83, 22.72:22.72:22.72);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (31.83:31.83:31.83, 22.67:22.67:22.67);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.37:20.37:20.37);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.37:20.37:20.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.37:20.37:20.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.37:20.37:20.37);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.37:20.37:20.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.37:20.37:20.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.37:20.37:20.37);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.37:20.37:20.37);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (24.85:24.85:24.85, 21.38:21.38:21.38);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (23.33:23.33:23.33, 20.38:20.38:20.38);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (23.25:23.25:23.25, 19.22:19.22:19.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (26.40:26.40:26.40, 22.36:22.36:22.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (24.88:24.88:24.88, 21.33:21.33:21.33);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (24.81:24.81:24.81, 19.92:19.92:19.92);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.48:22.48:22.48);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.47:22.47:22.47);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.48:22.48:22.48);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.47:22.47:22.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.48:22.48:22.48);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.48:22.48:22.48);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.47:22.47:22.47);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.47:22.47:22.47);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (29.28:29.28:29.28, 22.48:22.48:22.48);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (30.90:30.90:30.90, 23.55:23.55:23.55);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (30.51:30.51:30.51, 21.34:21.34:21.34);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (27.97:27.97:27.97, 21.61:21.61:21.61);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (29.59:29.59:29.59, 22.65:22.65:22.65);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (29.19:29.19:29.19, 20.70:20.70:20.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI2222HLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (29.60:29.60:29.60, 25.80:25.80:25.80);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (29.60:29.60:29.60, 25.80:25.80:25.80);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (29.60:29.60:29.60, 25.74:25.74:25.74);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (29.60:29.60:29.60, 25.80:25.80:25.80);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (29.60:29.60:29.60, 25.80:25.80:25.80);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (29.60:29.60:29.60, 25.74:25.74:25.74);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (29.60:29.60:29.60, 25.74:25.74:25.74);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (29.60:29.60:29.60, 25.74:25.74:25.74);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (29.60:29.60:29.60, 25.68:25.68:25.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (27.79:27.79:27.79, 24.78:24.78:24.78);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (27.79:27.79:27.79, 24.78:24.78:24.78);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (27.79:27.79:27.79, 24.72:24.72:24.72);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (27.79:27.79:27.79, 24.78:24.78:24.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (27.79:27.79:27.79, 24.78:24.78:24.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (27.79:27.79:27.79, 24.72:24.72:24.72);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (27.79:27.79:27.79, 24.72:24.72:24.72);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (27.79:27.79:27.79, 24.72:24.72:24.72);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (27.79:27.79:27.79, 24.66:24.66:24.66);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (27.70:27.70:27.70, 23.41:23.41:23.41);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (27.70:27.70:27.70, 23.41:23.41:23.41);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (27.70:27.70:27.70, 23.34:23.34:23.34);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (27.70:27.70:27.70, 23.41:23.41:23.41);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (27.70:27.70:27.70, 23.41:23.41:23.41);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (27.70:27.70:27.70, 23.34:23.34:23.34);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (27.70:27.70:27.70, 23.35:23.35:23.35);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (27.70:27.70:27.70, 23.35:23.35:23.35);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (27.70:27.70:27.70, 23.28:23.28:23.28);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (31.13:31.13:31.13, 26.79:26.79:26.79);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (31.13:31.13:31.13, 26.79:26.79:26.79);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (31.13:31.13:31.13, 26.73:26.73:26.73);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (31.13:31.13:31.13, 26.79:26.79:26.79);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (31.13:31.13:31.13, 26.79:26.79:26.79);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (31.13:31.13:31.13, 26.73:26.73:26.73);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (31.13:31.13:31.13, 26.73:26.73:26.73);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (31.13:31.13:31.13, 26.73:26.73:26.73);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (31.13:31.13:31.13, 26.67:26.67:26.67);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.32:29.32:29.32, 25.76:25.76:25.76);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.32:29.32:29.32, 25.76:25.76:25.76);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (29.32:29.32:29.32, 25.69:25.69:25.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (29.32:29.32:29.32, 25.76:25.76:25.76);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (29.32:29.32:29.32, 25.76:25.76:25.76);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (29.32:29.32:29.32, 25.69:25.69:25.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.32:29.32:29.32, 25.70:25.70:25.70);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.32:29.32:29.32, 25.70:25.70:25.70);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (29.31:29.31:29.31, 25.63:25.63:25.63);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.24:29.24:29.24, 24.14:24.14:24.14);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.24:29.24:29.24, 24.14:24.14:24.14);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (29.24:29.24:29.24, 24.07:24.07:24.07);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (29.24:29.24:29.24, 24.14:24.14:24.14);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (29.24:29.24:29.24, 24.14:24.14:24.14);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (29.24:29.24:29.24, 24.07:24.07:24.07);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (29.24:29.24:29.24, 24.07:24.07:24.07);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (29.24:29.24:29.24, 24.07:24.07:24.07);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (29.24:29.24:29.24, 24.01:24.01:24.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (33.68:33.68:33.68, 26.85:26.85:26.85);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (33.68:33.68:33.68, 26.85:26.85:26.85);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (33.68:33.68:33.68, 26.79:26.79:26.79);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (33.68:33.68:33.68, 26.85:26.85:26.85);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (33.68:33.68:33.68, 26.85:26.85:26.85);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (33.68:33.68:33.68, 26.79:26.79:26.79);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (33.68:33.68:33.68, 26.79:26.79:26.79);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (33.68:33.68:33.68, 26.79:26.79:26.79);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (33.67:33.67:33.67, 26.73:26.73:26.73);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (35.65:35.65:35.65, 27.95:27.95:27.95);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (35.65:35.65:35.65, 27.94:27.94:27.94);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (35.64:35.64:35.64, 27.88:27.88:27.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (35.65:35.65:35.65, 27.95:27.95:27.95);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (35.65:35.65:35.65, 27.95:27.95:27.95);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (35.65:35.65:35.65, 27.88:27.88:27.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (35.65:35.65:35.65, 27.89:27.89:27.89);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (35.65:35.65:35.65, 27.88:27.88:27.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (35.64:35.64:35.64, 27.82:27.82:27.82);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (34.91:34.91:34.91, 25.44:25.44:25.44);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (34.91:34.91:34.91, 25.44:25.44:25.44);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (34.91:34.91:34.91, 25.37:25.37:25.37);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (34.91:34.91:34.91, 25.44:25.44:25.44);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (34.91:34.91:34.91, 25.44:25.44:25.44);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (34.91:34.91:34.91, 25.37:25.37:25.37);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (34.91:34.91:34.91, 25.37:25.37:25.37);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (34.91:34.91:34.91, 25.37:25.37:25.37);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (34.91:34.91:34.91, 25.31:25.31:25.31);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (32.40:32.40:32.40, 25.97:25.97:25.97);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (32.40:32.40:32.40, 25.97:25.97:25.97);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (32.40:32.40:32.40, 25.90:25.90:25.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (32.40:32.40:32.40, 25.97:25.97:25.97);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (32.40:32.40:32.40, 25.97:25.97:25.97);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (32.40:32.40:32.40, 25.90:25.90:25.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (32.40:32.40:32.40, 25.91:25.91:25.91);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (32.40:32.40:32.40, 25.91:25.91:25.91);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (32.39:32.39:32.39, 25.84:25.84:25.84);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (34.37:34.37:34.37, 27.04:27.04:27.04);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (34.37:34.37:34.37, 27.04:27.04:27.04);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (34.37:34.37:34.37, 26.98:26.98:26.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (34.37:34.37:34.37, 27.04:27.04:27.04);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (34.37:34.37:34.37, 27.04:27.04:27.04);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (34.37:34.37:34.37, 26.98:26.98:26.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (34.37:34.37:34.37, 26.98:26.98:26.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (34.37:34.37:34.37, 26.98:26.98:26.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (34.36:34.36:34.36, 26.92:26.92:26.92);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (33.62:33.62:33.62, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (33.62:33.62:33.62, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (33.62:33.62:33.62, 24.71:24.71:24.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (33.62:33.62:33.62, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (33.62:33.62:33.62, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (33.62:33.62:33.62, 24.71:24.71:24.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (33.62:33.62:33.62, 24.71:24.71:24.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (33.62:33.62:33.62, 24.71:24.71:24.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (33.62:33.62:33.62, 24.65:24.65:24.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (27.05:27.05:27.05, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (27.04:27.04:27.04, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (27.05:27.05:27.05, 23.58:23.58:23.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (27.05:27.05:27.05, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (27.05:27.05:27.05, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (27.05:27.05:27.05, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (27.05:27.05:27.05, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (27.05:27.05:27.05, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (27.05:27.05:27.05, 23.58:23.58:23.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (25.32:25.32:25.32, 22.56:22.56:22.56);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (25.23:25.23:25.23, 21.29:21.29:21.29);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.46:23.46:23.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.61:26.61:26.61, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.45:23.45:23.45);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (26.62:26.62:26.62, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.46:23.46:23.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.61:26.61:26.61, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.46:23.46:23.46);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.61:26.61:26.61, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.45:23.45:23.45);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (26.61:26.61:26.61, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.46:23.46:23.46);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.61:26.61:26.61, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.46:23.46:23.46);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.61:26.61:26.61, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.46:23.46:23.46);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (26.61:26.61:26.61, 21.95:21.95:21.95);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (28.42:28.42:28.42, 24.49:24.49:24.49);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (26.69:26.69:26.69, 23.46:23.46:23.46);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (26.61:26.61:26.61, 21.95:21.95:21.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (31.28:31.28:31.28, 24.66:24.66:24.66);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (33.02:33.02:33.02, 25.69:25.69:25.69);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (32.51:32.51:32.51, 23.41:23.41:23.41);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (29.97:29.97:29.97, 23.78:23.78:23.78);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (31.72:31.72:31.72, 24.78:24.78:24.78);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (31.19:31.19:31.19, 22.76:22.76:22.76);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI2222KLD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (33.26:33.26:33.26, 33.06:33.06:33.06);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (33.26:33.26:33.26, 33.06:33.06:33.06);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (33.26:33.26:33.26, 33.00:33.00:33.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (33.26:33.26:33.26, 33.06:33.06:33.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (33.26:33.26:33.26, 33.06:33.06:33.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (33.26:33.26:33.26, 33.00:33.00:33.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (33.26:33.26:33.26, 33.00:33.00:33.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (33.26:33.26:33.26, 33.00:33.00:33.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (33.26:33.26:33.26, 32.93:32.93:32.93);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (31.11:31.11:31.11, 32.04:32.04:32.04);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (31.11:31.11:31.11, 32.04:32.04:32.04);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (31.11:31.11:31.11, 31.97:31.97:31.97);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (31.11:31.11:31.11, 32.04:32.04:32.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (31.11:31.11:31.11, 32.04:32.04:32.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (31.11:31.11:31.11, 31.97:31.97:31.97);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (31.11:31.11:31.11, 31.98:31.98:31.98);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (31.11:31.11:31.11, 31.98:31.98:31.98);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (31.11:31.11:31.11, 31.91:31.91:31.91);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (31.03:31.03:31.03, 30.66:30.66:30.66);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (31.03:31.03:31.03, 30.66:30.66:30.66);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (31.02:31.02:31.02, 30.59:30.59:30.59);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (31.03:31.03:31.03, 30.66:30.66:30.66);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (31.03:31.03:31.03, 30.66:30.66:30.66);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (31.02:31.02:31.02, 30.59:30.59:30.59);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (31.03:31.03:31.03, 30.60:30.60:30.60);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (31.03:31.03:31.03, 30.60:30.60:30.60);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (31.02:31.02:31.02, 30.53:30.53:30.53);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (34.79:34.79:34.79, 34.06:34.06:34.06);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (34.78:34.78:34.78, 34.06:34.06:34.06);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (34.78:34.78:34.78, 33.99:33.99:33.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (34.79:34.79:34.79, 34.06:34.06:34.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (34.79:34.79:34.79, 34.06:34.06:34.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (34.78:34.78:34.78, 33.99:33.99:33.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (34.78:34.78:34.78, 34.00:34.00:34.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (34.78:34.78:34.78, 34.00:34.00:34.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (34.78:34.78:34.78, 33.93:33.93:33.93);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (32.64:32.64:32.64, 33.02:33.02:33.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (32.64:32.64:32.64, 33.02:33.02:33.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (32.64:32.64:32.64, 32.95:32.95:32.95);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (32.64:32.64:32.64, 33.02:33.02:33.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (32.64:32.64:32.64, 33.02:33.02:33.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (32.64:32.64:32.64, 32.95:32.95:32.95);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (32.64:32.64:32.64, 32.96:32.96:32.96);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (32.64:32.64:32.64, 32.96:32.96:32.96);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (32.64:32.64:32.64, 32.89:32.89:32.89);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (32.56:32.56:32.56, 31.39:31.39:31.39);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (32.56:32.56:32.56, 31.39:31.39:31.39);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (32.56:32.56:32.56, 31.32:31.32:31.32);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (32.56:32.56:32.56, 31.39:31.39:31.39);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (32.56:32.56:32.56, 31.39:31.39:31.39);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (32.56:32.56:32.56, 31.32:31.32:31.32);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (32.56:32.56:32.56, 31.33:31.33:31.33);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (32.56:32.56:32.56, 31.33:31.33:31.33);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (32.56:32.56:32.56, 31.26:31.26:31.26);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (37.06:37.06:37.06, 34.11:34.11:34.11);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (37.06:37.06:37.06, 34.11:34.11:34.11);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (37.06:37.06:37.06, 34.04:34.04:34.04);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (37.06:37.06:37.06, 34.11:34.11:34.11);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (37.06:37.06:37.06, 34.11:34.11:34.11);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (37.06:37.06:37.06, 34.04:34.04:34.04);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (37.06:37.06:37.06, 34.05:34.05:34.05);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (37.06:37.06:37.06, 34.05:34.05:34.05);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (37.06:37.06:37.06, 33.98:33.98:33.98);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (39.40:39.40:39.40, 35.21:35.21:35.21);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (39.40:39.40:39.40, 35.21:35.21:35.21);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (39.39:39.39:39.39, 35.15:35.15:35.15);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (39.40:39.40:39.40, 35.21:35.21:35.21);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (39.40:39.40:39.40, 35.21:35.21:35.21);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (39.39:39.39:39.39, 35.14:35.14:35.14);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (39.39:39.39:39.39, 35.15:35.15:35.15);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (39.39:39.39:39.39, 35.15:35.15:35.15);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (39.39:39.39:39.39, 35.08:35.08:35.08);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (38.29:38.29:38.29, 32.69:32.69:32.69);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (38.29:38.29:38.29, 32.69:32.69:32.69);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (38.29:38.29:38.29, 32.63:32.63:32.63);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (38.29:38.29:38.29, 32.69:32.69:32.69);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (38.29:38.29:38.29, 32.69:32.69:32.69);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (38.29:38.29:38.29, 32.62:32.62:32.62);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (38.29:38.29:38.29, 32.63:32.63:32.63);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (38.29:38.29:38.29, 32.63:32.63:32.63);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (38.29:38.29:38.29, 32.56:32.56:32.56);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (35.78:35.78:35.78, 33.22:33.22:33.22);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (35.78:35.78:35.78, 33.22:33.22:33.22);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (35.78:35.78:35.78, 33.16:33.16:33.16);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (35.78:35.78:35.78, 33.22:33.22:33.22);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (35.78:35.78:35.78, 33.22:33.22:33.22);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (35.78:35.78:35.78, 33.16:33.16:33.16);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (35.78:35.78:35.78, 33.16:33.16:33.16);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (35.78:35.78:35.78, 33.16:33.16:33.16);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (35.77:35.77:35.77, 33.09:33.09:33.09);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (38.12:38.12:38.12, 34.30:34.30:34.30);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (38.12:38.12:38.12, 34.30:34.30:34.30);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (38.12:38.12:38.12, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (38.12:38.12:38.12, 34.30:34.30:34.30);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (38.12:38.12:38.12, 34.30:34.30:34.30);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (38.12:38.12:38.12, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (38.12:38.12:38.12, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (38.12:38.12:38.12, 34.24:34.24:34.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (38.11:38.11:38.11, 34.18:34.18:34.18);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (37.00:37.00:37.00, 32.03:32.03:32.03);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (37.00:37.00:37.00, 32.03:32.03:32.03);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (37.00:37.00:37.00, 31.96:31.96:31.96);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (37.00:37.00:37.00, 32.03:32.03:32.03);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (37.00:37.00:37.00, 32.03:32.03:32.03);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (37.00:37.00:37.00, 31.96:31.96:31.96);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (37.00:37.00:37.00, 31.97:31.97:31.97);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (37.00:37.00:37.00, 31.97:31.97:31.97);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (36.99:36.99:36.99, 31.90:31.90:31.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (30.83:30.83:30.83, 30.90:30.90:30.90);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (28.71:28.71:28.71, 29.87:29.87:29.87);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (28.63:28.63:28.63, 28.59:28.59:28.59);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.26:29.26:29.26);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.26:29.26:29.26);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.27:29.27:29.27);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.26:29.26:29.26);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.26:29.26:29.26);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.27:29.27:29.27);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.26:29.26:29.26);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.27:29.27:29.27);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (32.20:32.20:32.20, 31.83:31.83:31.83);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (30.08:30.08:30.08, 30.78:30.78:30.78);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (30.01:30.01:30.01, 29.26:29.26:29.26);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.98:31.98:31.98);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.72:30.72:30.72);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.98:31.98:31.98);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.73:30.73:30.73);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.99:31.99:31.99);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.73:30.73:30.73);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.99:31.99:31.99);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.73:30.73:30.73);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.98:31.98:31.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.72:30.72:30.72);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.99:31.99:31.99);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.73:30.73:30.73);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.99:31.99:31.99);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.73:30.73:30.73);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.98:31.98:31.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.73:30.73:30.73);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (34.74:34.74:34.74, 31.98:31.98:31.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (36.87:36.87:36.87, 33.02:33.02:33.02);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (35.97:35.97:35.97, 30.73:30.73:30.73);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (35.57:35.57:35.57, 32.11:32.11:32.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (35.57:35.57:35.57, 32.11:32.11:32.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (35.56:35.56:35.56, 32.11:32.11:32.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (35.57:35.57:35.57, 32.11:32.11:32.11);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (35.57:35.57:35.57, 32.11:32.11:32.11);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (35.56:35.56:35.56, 32.11:32.11:32.11);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (35.57:35.57:35.57, 32.11:32.11:32.11);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (35.57:35.57:35.57, 32.11:32.11:32.11);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (33.43:33.43:33.43, 31.10:31.10:31.10);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (35.57:35.57:35.57, 32.11:32.11:32.11);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (34.65:34.65:34.65, 30.07:30.07:30.07);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222BLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (10.13:10.13:10.13, 7.32:7.32:7.32);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (10.17:10.17:10.17, 8.95:8.95:8.95);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (10.10:10.10:10.10, 6.61:6.61:6.61);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.09:10.09:10.09, 6.07:6.07:6.07);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.13:10.13:10.13, 7.57:7.57:7.57);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (10.06:10.06:10.06, 5.57:5.57:5.57);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (10.04:10.04:10.04, 5.37:5.37:5.37);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (10.08:10.08:10.08, 6.59:6.59:6.59);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (10.00:10.00:10.00, 4.88:4.88:4.88);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (11.48:11.48:11.48, 8.47:8.47:8.47);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (11.51:11.51:11.51, 10.19:10.19:10.19);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (11.45:11.45:11.45, 7.56:7.56:7.56);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.44:11.44:11.44, 7.16:7.16:7.16);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (11.48:11.48:11.48, 8.77:8.77:8.77);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (11.42:11.42:11.42, 6.47:6.47:6.47);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (11.39:11.39:11.39, 6.24:6.24:6.24);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (11.43:11.43:11.43, 7.57:7.57:7.57);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (11.36:11.36:11.36, 5.58:5.58:5.58);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (15.43:15.43:15.43, 9.25:9.25:9.25);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (15.48:15.48:15.48, 10.96:10.96:10.96);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (15.36:15.36:15.36, 8.06:8.06:8.06);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (15.48:15.48:15.48, 10.57:10.57:10.57);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (15.53:15.53:15.53, 12.37:12.37:12.37);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (15.40:15.40:15.40, 9.14:9.14:9.14);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (16.63:16.63:16.63, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (16.68:16.68:16.68, 9.74:9.74:9.74);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (16.55:16.55:16.55, 7.10:7.10:7.10);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (14.16:14.16:14.16, 8.17:8.17:8.17);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (14.22:14.22:14.22, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (14.08:14.08:14.08, 7.17:7.17:7.17);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (14.21:14.21:14.21, 9.42:9.42:9.42);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (14.26:14.26:14.26, 11.14:11.14:11.14);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (14.12:14.12:14.12, 8.20:8.20:8.20);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (15.36:15.36:15.36, 7.38:7.38:7.38);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (15.41:15.41:15.41, 8.74:8.74:8.74);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (15.27:15.27:15.27, 6.41:6.41:6.41);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (16.87:16.87:16.87, 10.28:10.28:10.28);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (16.82:16.82:16.82, 9.03:9.03:9.03);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (17.70:17.70:17.70, 8.15:8.15:8.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (16.93:16.93:16.93, 11.60:11.60:11.60);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (16.88:16.88:16.88, 10.28:10.28:10.28);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (17.75:17.75:17.75, 9.16:9.16:9.16);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (18.28:18.28:18.28, 9.25:9.25:9.25);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (18.23:18.23:18.23, 8.22:8.22:8.22);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (19.19:19.19:19.19, 7.25:7.25:7.25);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (18.40:18.40:18.40, 11.91:11.91:11.91);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (18.35:18.35:18.35, 10.55:10.55:10.55);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (19.22:19.22:19.22, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (18.45:18.45:18.45, 13.32:13.32:13.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (18.40:18.40:18.40, 11.91:11.91:11.91);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (19.27:19.27:19.27, 10.57:10.57:10.57);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (19.81:19.81:19.81, 10.67:10.67:10.67);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (19.76:19.76:19.76, 9.52:9.52:9.52);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (20.72:20.72:20.72, 8.31:8.31:8.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222ELD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (30.24:30.24:30.24, 19.71:19.71:19.71);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (31.45:31.45:31.45, 20.81:20.81:20.81);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (30.20:30.20:30.20, 18.43:18.43:18.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (29.07:29.07:29.07, 18.73:18.73:18.73);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (30.31:30.31:30.31, 19.81:19.81:19.81);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (29.02:29.02:29.02, 17.61:17.61:17.61);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (28.98:28.98:28.98, 17.54:17.54:17.54);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (30.23:30.23:30.23, 18.43:18.43:18.43);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (28.92:28.92:28.92, 16.38:16.38:16.38);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (31.72:31.72:31.72, 20.58:20.58:20.58);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (32.92:32.92:32.92, 21.69:21.69:21.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (31.68:31.68:31.68, 19.15:19.15:19.15);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (30.54:30.54:30.54, 19.59:19.59:19.59);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (31.79:31.79:31.79, 20.68:20.68:20.68);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (30.50:30.50:30.50, 18.33:18.33:18.33);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (30.46:30.46:30.46, 18.25:18.25:18.25);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (31.71:31.71:31.71, 19.15:19.15:19.15);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (30.41:30.41:30.41, 16.95:16.95:16.95);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (38.42:38.42:38.42, 21.82:21.82:21.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (39.69:39.69:39.69, 22.91:22.91:22.91);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (38.29:38.29:38.29, 20.00:20.00:20.00);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (39.61:39.61:39.61, 22.80:22.80:22.80);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (40.83:40.83:40.83, 23.90:23.90:23.90);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (39.48:39.48:39.48, 20.81:20.81:20.81);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (40.46:40.46:40.46, 20.89:20.89:20.89);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (41.72:41.72:41.72, 21.82:21.82:21.82);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (40.32:40.32:40.32, 18.98:18.98:18.98);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (37.00:37.00:37.00, 20.96:20.96:20.96);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (38.27:38.27:38.27, 22.03:22.03:22.03);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (36.86:36.86:36.86, 19.29:19.29:19.29);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (38.19:38.19:38.19, 21.92:21.92:21.92);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (39.41:39.41:39.41, 23.02:23.02:23.02);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (38.05:38.05:38.05, 20.08:20.08:20.08);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (39.03:39.03:39.03, 20.17:20.17:20.17);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (40.29:40.29:40.29, 21.08:21.08:21.08);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (38.88:38.88:38.88, 18.41:18.41:18.41);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (43.86:43.86:43.86, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (42.64:42.64:42.64, 21.87:21.87:21.87);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (44.31:44.31:44.31, 20.49:20.49:20.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (45.02:45.02:45.02, 23.82:23.82:23.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (43.85:43.85:43.85, 22.83:22.83:22.83);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (45.52:45.52:45.52, 21.28:21.28:21.28);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (46.09:46.09:46.09, 21.87:21.87:21.87);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (44.87:44.87:44.87, 21.06:21.06:21.06);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (46.64:46.64:46.64, 19.54:19.54:19.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (45.54:45.54:45.54, 23.83:23.83:23.83);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (44.32:44.32:44.32, 22.84:22.84:22.84);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (46.00:46.00:46.00, 21.29:21.29:21.29);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (46.70:46.70:46.70, 24.82:24.82:24.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (45.53:45.53:45.53, 23.82:23.82:23.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (47.21:47.21:47.21, 22.10:22.10:22.10);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (47.78:47.78:47.78, 22.71:22.71:22.71);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (46.56:46.56:46.56, 21.87:21.87:21.87);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (48.34:48.34:48.34, 20.18:20.18:20.18);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222HLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (27.60:27.60:27.60, 20.88:20.88:20.88);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (29.08:29.08:29.08, 22.28:22.28:22.28);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (27.57:27.57:27.57, 19.43:19.43:19.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (26.17:26.17:26.17, 19.63:19.63:19.63);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (27.71:27.71:27.71, 21.00:21.00:21.00);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (26.14:26.14:26.14, 18.39:18.39:18.39);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (26.11:26.11:26.11, 18.31:18.31:18.31);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (27.64:27.64:27.64, 19.45:19.45:19.45);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (26.06:26.06:26.06, 17.03:17.03:17.03);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (29.02:29.02:29.02, 22.00:22.00:22.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (30.49:30.49:30.49, 23.41:23.41:23.41);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (28.98:28.98:28.98, 20.36:20.36:20.36);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (27.59:27.59:27.59, 20.73:20.73:20.73);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (29.12:29.12:29.12, 22.12:22.12:22.12);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (27.56:27.56:27.56, 19.30:19.30:19.30);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (27.53:27.53:27.53, 19.22:19.22:19.22);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (29.06:29.06:29.06, 20.37:20.37:20.37);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (27.49:27.49:27.49, 17.76:17.76:17.76);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (33.34:33.34:33.34, 22.87:22.87:22.87);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (34.90:34.90:34.90, 24.26:24.26:24.26);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (33.24:33.24:33.24, 20.90:20.90:20.90);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (34.79:34.79:34.79, 24.12:24.12:24.12);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (36.28:36.28:36.28, 25.53:25.53:25.53);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (34.68:34.68:34.68, 21.94:21.94:21.94);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (34.88:34.88:34.88, 21.78:21.78:21.78);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (36.43:36.43:36.43, 22.96:22.96:22.96);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (34.77:34.77:34.77, 19.72:19.72:19.72);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (31.98:31.98:31.98, 21.76:21.76:21.76);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (33.54:33.54:33.54, 23.13:23.13:23.13);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (31.87:31.87:31.87, 19.99:19.99:19.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (33.42:33.42:33.42, 23.00:23.00:23.00);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (34.92:34.92:34.92, 24.39:24.39:24.39);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (33.32:33.32:33.32, 21.01:21.01:21.01);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (33.51:33.51:33.51, 20.85:20.85:20.85);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (35.06:35.06:35.06, 22.01:22.01:22.01);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (33.40:33.40:33.40, 18.99:18.99:18.99);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (37.59:37.59:37.59, 23.89:23.89:23.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (36.11:36.11:36.11, 22.64:22.64:22.64);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (37.36:37.36:37.36, 21.15:21.15:21.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (39.00:39.00:39.00, 25.14:25.14:25.14);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (37.58:37.58:37.58, 23.88:23.88:23.88);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (38.84:38.84:38.84, 22.17:22.17:22.17);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (39.26:39.26:39.26, 22.76:22.76:22.76);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (37.79:37.79:37.79, 21.70:21.70:21.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (39.12:39.12:39.12, 20.08:20.08:20.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (39.19:39.19:39.19, 25.14:25.14:25.14);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (37.71:37.71:37.71, 23.88:23.88:23.88);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (38.96:38.96:38.96, 22.17:22.17:22.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (40.60:40.60:40.60, 26.41:26.41:26.41);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (39.18:39.18:39.18, 25.13:25.13:25.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (40.44:40.44:40.44, 23.21:23.21:23.21);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (40.87:40.87:40.87, 23.82:23.82:23.82);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (39.39:39.39:39.39, 22.75:22.75:22.75);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (40.73:40.73:40.73, 20.88:20.88:20.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222KLD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (30.13:30.13:30.13, 23.26:23.26:23.26);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (31.89:31.89:31.89, 24.65:24.65:24.65);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (30.09:30.09:30.09, 21.72:21.72:21.72);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (28.45:28.45:28.45, 22.01:22.01:22.01);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (30.27:30.27:30.27, 23.38:23.38:23.38);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (28.41:28.41:28.41, 20.68:20.68:20.68);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (28.38:28.38:28.38, 20.62:20.62:20.62);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (30.21:30.21:30.21, 21.76:21.76:21.76);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (28.34:28.34:28.34, 19.27:19.27:19.27);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (31.53:31.53:31.53, 24.37:24.37:24.37);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (33.28:33.28:33.28, 25.78:25.78:25.78);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (31.50:31.50:31.50, 22.66:22.66:22.66);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (29.85:29.85:29.85, 23.11:23.11:23.11);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (31.68:31.68:31.68, 24.50:24.50:24.50);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (29.82:29.82:29.82, 21.60:21.60:21.60);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (29.79:29.79:29.79, 21.53:21.53:21.53);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (31.62:31.62:31.62, 22.68:22.68:22.68);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (29.75:29.75:29.75, 19.99:19.99:19.99);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (35.58:35.58:35.58, 25.21:25.21:25.21);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (37.43:37.43:37.43, 26.60:26.60:26.60);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (35.48:35.48:35.48, 23.18:23.18:23.18);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (37.27:37.27:37.27, 26.46:26.46:26.46);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (39.05:39.05:39.05, 27.86:27.86:27.86);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (37.17:37.17:37.17, 24.21:24.21:24.21);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (37.11:37.11:37.11, 24.08:24.08:24.08);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (38.96:38.96:38.96, 25.25:25.25:25.25);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (37.00:37.00:37.00, 21.94:21.94:21.94);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (34.23:34.23:34.23, 24.10:24.10:24.10);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (36.08:36.08:36.08, 25.47:25.47:25.47);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (34.12:34.12:34.12, 22.25:22.25:22.25);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (35.92:35.92:35.92, 25.34:25.34:25.34);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (37.70:37.70:37.70, 26.73:26.73:26.73);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (35.81:35.81:35.81, 23.28:23.28:23.28);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (35.75:35.75:35.75, 23.15:23.15:23.15);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (37.60:37.60:37.60, 24.30:24.30:24.30);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (35.63:35.63:35.63, 21.20:21.20:21.20);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (40.10:40.10:40.10, 26.21:26.21:26.21);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (38.36:38.36:38.36, 24.97:24.97:24.97);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (39.63:39.63:39.63, 23.42:23.42:23.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (41.75:41.75:41.75, 27.47:27.47:27.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (40.09:40.09:40.09, 26.20:26.20:26.20);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (41.36:41.36:41.36, 24.44:24.44:24.44);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (41.76:41.76:41.76, 25.04:25.04:25.04);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (40.03:40.03:40.03, 23.98:23.98:23.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (41.37:41.37:41.37, 22.28:22.28:22.28);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (41.69:41.69:41.69, 27.47:27.47:27.47);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (39.95:39.95:39.95, 26.21:26.21:26.21);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (41.23:41.23:41.23, 24.44:24.44:24.44);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (43.34:43.34:43.34, 28.74:28.74:28.74);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (41.67:41.67:41.67, 27.46:27.46:27.46);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (42.95:42.95:42.95, 25.48:25.48:25.48);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (43.35:43.35:43.35, 26.10:26.10:26.10);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (41.62:41.62:41.62, 25.02:25.02:25.02);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (42.97:42.97:42.97, 23.09:23.09:23.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22CLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (8.05:8.05:8.05, 5.29:5.29:5.29);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (8.01:8.01:8.01, 4.39:4.39:4.39);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (7.94:7.94:7.94, 3.82:3.82:3.82);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (9.59:9.59:9.59, 6.16:6.16:6.16);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (9.56:9.56:9.56, 5.22:5.22:5.22);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (9.49:9.49:9.49, 4.43:4.43:4.43);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (12.94:12.94:12.94, 6.30:6.30:6.30);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.99:12.99:12.99, 7.27:7.27:7.27);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (14.06:14.06:14.06, 5.49:5.49:5.49);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.65:11.65:11.65, 5.56:5.56:5.56);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.70:11.70:11.70, 6.46:6.46:6.46);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (12.77:12.77:12.77, 4.95:4.95:4.95);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22ELD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (22.12:22.12:22.12, 18.69:18.69:18.69);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (20.77:20.77:20.77, 17.42:17.42:17.42);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (20.70:20.70:20.70, 15.98:15.98:15.98);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (23.66:23.66:23.66, 19.94:19.94:19.94);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (22.31:22.31:22.31, 18.65:18.65:18.65);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (22.25:22.25:22.25, 16.90:16.90:16.90);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (26.21:26.21:26.21, 19.88:19.88:19.88);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (27.65:27.65:27.65, 21.25:21.25:21.25);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (27.27:27.27:27.27, 18.48:18.48:18.48);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (24.92:24.92:24.92, 18.76:18.76:18.76);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (26.36:26.36:26.36, 20.10:20.10:20.10);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (25.97:25.97:25.97, 17.63:17.63:17.63);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22HLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (24.92:24.92:24.92, 18.18:18.18:18.18);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (23.44:23.44:23.44, 17.19:17.19:17.19);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (23.35:23.35:23.35, 15.84:15.84:15.84);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (26.47:26.47:26.47, 19.14:19.14:19.14);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (24.99:24.99:24.99, 18.14:18.14:18.14);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (24.91:24.91:24.91, 16.55:16.55:16.55);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (29.81:29.81:29.81, 19.29:19.29:19.29);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (31.40:31.40:31.40, 20.34:20.34:20.34);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (31.14:31.14:31.14, 18.03:18.03:18.03);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (28.51:28.51:28.51, 18.43:18.43:18.43);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (30.11:30.11:30.11, 19.47:19.47:19.47);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (29.83:29.83:29.83, 17.39:17.39:17.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22KLD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (27.13:27.13:27.13, 20.89:20.89:20.89);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (25.41:25.41:25.41, 19.83:19.83:19.83);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (25.32:25.32:25.32, 18.32:18.32:18.32);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (28.66:28.66:28.66, 21.93:21.93:21.93);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (26.94:26.94:26.94, 20.85:20.85:20.85);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (26.86:26.86:26.86, 19.09:19.09:19.09);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (31.45:31.45:31.45, 21.99:21.99:21.99);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (33.31:33.31:33.31, 23.13:23.13:23.13);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (32.69:32.69:32.69, 20.57:20.57:20.57);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (30.17:30.17:30.17, 21.06:21.06:21.06);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (32.02:32.02:32.02, 22.19:22.19:22.19);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (31.40:31.40:31.40, 19.86:19.86:19.86);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1CLD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.68:10.68:10.68, 14.39:14.39:14.39);
      (B1 *> O) = (7.34:7.34:7.34, 4.42:4.42:4.42);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1ELD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.79:10.79:10.79, 16.71:16.71:16.71);
      (B1 *> O) = (20.07:20.07:20.07, 18.96:18.96:18.96);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1HLD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.70:10.70:10.70, 17.70:17.70:17.70);
      (B1 *> O) = (22.00:22.00:22.00, 20.48:20.48:20.48);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1KLD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.54:10.54:10.54, 17.18:17.18:17.18);
      (B1 *> O) = (23.46:23.46:23.46, 21.08:21.08:21.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2CLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.71:10.71:10.71, 16.24:16.24:16.24);
      (I2 *> O) = (9.92:9.92:9.92, 14.84:14.84:14.84);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2ELD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.82:10.82:10.82, 16.61:16.61:16.61);
      (I2 *> O) = (9.95:9.95:9.95, 15.24:15.24:15.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2HLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.62:10.62:10.62, 17.32:17.32:17.32);
      (I2 *> O) = (9.78:9.78:9.78, 16.00:16.00:16.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2KLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.32:10.32:10.32, 16.44:16.44:16.44);
      (I2 *> O) = (9.45:9.45:9.45, 15.12:15.12:15.12);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1CLD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.49:13.49:13.49, 21.99:21.99:21.99);
      (I2 *> O) = (12.65:12.65:12.65, 20.80:20.80:20.80);
      (B1 *> O) = (21.56:21.56:21.56, 21.00:21.00:21.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1ELD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.47:13.47:13.47, 22.45:22.45:22.45);
      (I2 *> O) = (12.58:12.58:12.58, 21.27:21.27:21.27);
      (B1 *> O) = (22.03:22.03:22.03, 21.63:21.63:21.63);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1HLD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (12.27:12.27:12.27, 20.13:20.13:20.13);
      (I2 *> O) = (10.88:10.88:10.88, 18.87:18.87:18.87);
      (B1 *> O) = (27.98:27.98:27.98, 21.16:21.16:21.16);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2CLD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (11.44:11.44:11.44, 14.35:14.35:14.35);
      (B1 *> O) = (8.28:8.28:8.28, 5.65:5.65:5.65);
      (B2 *> O) = (9.74:9.74:9.74, 6.04:6.04:6.04);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2ELD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.73:13.73:13.73, 23.25:23.25:23.25);
      (B1 *> O) = (23.03:23.03:23.03, 22.43:22.43:22.43);
      (B2 *> O) = (25.88:25.88:25.88, 26.53:26.53:26.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2HLD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (12.24:12.24:12.24, 20.25:20.25:20.25);
      (B1 *> O) = (21.23:21.23:21.23, 19.63:19.63:19.63);
      (B2 *> O) = (23.65:23.65:23.65, 23.91:23.91:23.91);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2KLD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (14.65:14.65:14.65, 25.75:25.75:25.75);
      (B1 *> O) = (23.77:23.77:23.77, 25.24:25.24:25.24);
      (B2 *> O) = (26.16:26.16:26.16, 29.52:29.52:29.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3CLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.32:13.32:13.32, 21.45:21.45:21.45);
      (I2 *> O) = (12.54:12.54:12.54, 20.34:20.34:20.34);
      (I3 *> O) = (11.24:11.24:11.24, 17.02:17.02:17.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3ELD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.41:13.41:13.41, 22.15:22.15:22.15);
      (I2 *> O) = (12.58:12.58:12.58, 21.05:21.05:21.05);
      (I3 *> O) = (11.22:11.22:11.22, 17.77:17.77:17.77);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3HLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (12.14:12.14:12.14, 19.62:19.62:19.62);
      (I2 *> O) = (11.30:11.30:11.30, 18.46:18.46:18.46);
      (I3 *> O) = (9.88:9.88:9.88, 15.18:15.18:15.18);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDBAHELD(Q, D, GB);
   reg flag; // Notifier flag
   output Q;
   input D, GB;
   supply1 vcc;

   wire d_GB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  vcc,  flag );
   not g1(ck,  d_GB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge GB *> (Q :1'bx)) = (24.79:24.79:24.79, 29.98:29.98:29.98);
      (D *> Q) = (15.36:15.36:15.36, 20.81:20.81:20.81);

      //  Setup and Hold Time
      specparam setup_D_GB = 24.18;
      specparam hold_D_GB = 10.91;
      $setuphold(posedge GB, posedge D, 11.51:11.51:11.51, -7.16:-7.16:-7.16, flag,,,d_GB, d_D);
      $setuphold(posedge GB, negedge D, 13.24:13.24:13.24, -7.90:-7.90:-7.90, flag,,,d_GB, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_GB = 36.91;
      $width(negedge GB, 37.66:37.66:37.66, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDBAHHLD(Q, D, GB);
   reg flag; // Notifier flag
   output Q;
   input D, GB;
   supply1 vcc;

   wire d_GB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  vcc,  flag );
   not g1(ck,  d_GB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge GB *> (Q :1'bx)) = (23.92:23.92:23.92, 29.19:29.19:29.19);
      (D *> Q) = (14.80:14.80:14.80, 20.74:20.74:20.74);

      //  Setup and Hold Time
      specparam setup_D_GB = 24.18;
      specparam hold_D_GB = 10.91;
      $setuphold(posedge GB, posedge D, 11.02:11.02:11.02, -7.16:-7.16:-7.16, flag,,,d_GB, d_D);
      $setuphold(posedge GB, negedge D, 13.24:13.24:13.24, -8.64:-8.64:-8.64, flag,,,d_GB, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_GB = 36.91;
      $width(negedge GB, 37.66:37.66:37.66, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFCLD(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.22:31.22:31.22, 31.98:31.98:31.98);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.20;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 14.08:14.08:14.08, -5.79:-5.79:-5.79, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 19.50:19.50:19.50, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 12.27;
      specparam mpw_neg_CK = 14.02;
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
      $width(negedge CK, 49.98:49.98:49.98, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFELD(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (30.75:30.75:30.75, 31.46:31.46:31.46);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.70;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 14.32:14.32:14.32, -5.54:-5.54:-5.54, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 20.49:20.49:20.49, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 11.13;
      specparam mpw_neg_CK = 11.24;
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
      $width(negedge CK, 46.47:46.47:46.47, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFHLD(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (32.54:32.54:32.54, 30.26:30.26:30.26);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.10;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 13.34:13.34:13.34, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 20.49:20.49:20.49, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 10.29;
      specparam mpw_neg_CK = 10.29;
      $width(posedge CK, 32.24:32.24:32.24, 0, flag);
      $width(negedge CK, 46.40:46.40:46.40, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFKLD(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.22:33.22:33.22, 30.68:30.68:30.68);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.10;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 13.58:13.58:13.58, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 22.95:22.95:22.95, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 10.29;
      specparam mpw_neg_CK = 10.29;
      $width(posedge CK, 32.67:32.67:32.67, 0, flag);
      $width(negedge CK, 39.63:39.63:39.63, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBCLD(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.91:31.91:31.91, 31.64:31.64:31.64);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.51:12.51:12.51);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 13.34:13.34:13.34, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 21.72:21.72:21.72, -5.79:-5.79:-5.79, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 24.54:24.54:24.54, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 28.30:28.30:28.30, 0, flag);
      $width(negedge CK, 53.42:53.42:53.42, 0, flag);
      $width(posedge CK, 26.57:26.57:26.57, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBELD(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.94:31.94:31.94, 30.80:30.80:30.80);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.32:13.32:13.32);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 13.83:13.83:13.83, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 22.95:22.95:22.95, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 22.82:22.82:22.82, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 28.30:28.30:28.30, 0, flag);
      $width(negedge CK, 49.98:49.98:49.98, 0, flag);
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBHLD(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.15:33.15:33.15, 30.49:30.49:30.49);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 11.72:11.72:11.72);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 13.58:13.58:13.58, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 23.45:23.45:23.45, -6.52:-6.52:-6.52, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 22.08:22.08:22.08, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 22.63:22.63:22.63, 0, flag);
      $width(negedge CK, 50.22:50.22:50.22, 0, flag);
      $width(posedge CK, 30.64:30.64:30.64, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBKLD(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (34.35:34.35:34.35, 30.31:30.31:30.31);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 15.35:15.35:15.35);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 14.32:14.32:14.32, -6.28:-6.28:-6.28, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 26.41:26.41:26.41, -8.99:-8.99:-8.99, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 18.87:18.87:18.87, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 29.78:29.78:29.78, 0, flag);
      $width(negedge CK, 43.57:43.57:43.57, 0, flag);
      $width(posedge CK, 31.75:31.75:31.75, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRSBELD(Q, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB, SB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  SB,  flag );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (42.61:42.61:42.61, 41.56:41.56:41.56);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 18.91:18.91:18.91);
      (negedge SB *> (Q :1'bx)) = (49.14:49.14:49.14, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 21.97:21.97:21.97, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 26.90:26.90:26.90, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 9.50;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.26;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~d_D, 4.71:4.71:4.71, flag);
      $hold(posedge CK &&& d_D, posedge RB, 19.61:19.61:19.61, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 2.11:2.11:2.11, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.53;
      $width(negedge RB, 42.52:42.52:42.52, 0, flag);
      $width(negedge SB, 59.34:59.34:59.34, 0, flag);
      $width(negedge CK, 51.95:51.95:51.95, 0, flag);
      $width(posedge CK, 40.12:40.12:40.12, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRSBHLD(Q, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB, SB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  SB,  flag );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (43.72:43.72:43.72, 40.39:40.39:40.39);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 16.10:16.10:16.10);
      (negedge SB *> (Q :1'bx)) = (50.58:50.58:50.58, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 22.46:22.46:22.46, -3.81:-3.81:-3.81, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 27.15:27.15:27.15, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 9.50;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.26;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~d_D, 4.46:4.46:4.46, flag);
      $hold(posedge CK &&& d_D, posedge RB, 18.87:18.87:18.87, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 2.11:2.11:2.11, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.53;
      $width(negedge RB, 33.72:33.72:33.72, 0, flag);
      $width(negedge SB, 65.74:65.74:65.74, 0, flag);
      $width(negedge CK, 52.19:52.19:52.19, 0, flag);
      $width(posedge CK, 45.54:45.54:45.54, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFSBELD(Q, D, CK, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (36.35:36.35:36.35, 31.78:31.78:31.78);
      (negedge SB *> (Q :1'bx)) = (44.14:44.14:44.14, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 19.99:19.99:19.99, -5.54:-5.54:-5.54, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 21.72:21.72:21.72, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.21;
      specparam recovery_CK_SB = 4.64;
      $recovery(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 7.28:7.28:7.28, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 11.03;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 52.38:52.38:52.38, 0, flag);
      $width(negedge CK, 47.51:47.51:47.51, 0, flag);
      $width(posedge CK, 35.69:35.69:35.69, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFSBHLD(Q, D, CK, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (37.25:37.25:37.25, 32.02:32.02:32.02);
      (negedge SB *> (Q :1'bx)) = (40.53:40.53:40.53, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 16.54:16.54:16.54, -5.54:-5.54:-5.54, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 21.23:21.23:21.23, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.21;
      specparam recovery_CK_SB = 4.64;
      $recovery(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 7.78:7.78:7.78, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 11.03;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 46.03:46.03:46.03, 0, flag);
      $width(negedge CK, 47.51:47.51:47.51, 0, flag);
      $width(posedge CK, 38.15:38.15:38.15, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZCLD(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.01:31.01:31.01, 31.70:31.70:31.70);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.30;
      specparam hold_D_CK = 0.00;
      specparam setup_TD_CK = 10.30;
      specparam hold_TD_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 20.24:20.24:20.24, -10.47:-10.47:-10.47, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 22.46:22.46:22.46, -6.03:-6.03:-6.03, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 29.61:29.61:29.61, -15.65:-15.65:-15.65, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 74.49:74.49:74.49, -23.54:-23.54:-23.54, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 73.50:73.50:73.50, -16.63:-16.63:-16.63, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 30.60:30.60:30.60, -6.52:-6.52:-6.52, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 15.64;
      specparam mpw_neg_CK = 17.40;
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
      $width(negedge CK, 67.22:67.22:67.22, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZELD(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (30.64:30.64:30.64, 31.31:31.31:31.31);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.10;
      specparam hold_D_CK = 0.00;
      specparam setup_TD_CK = 10.20;
      specparam hold_TD_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 20.24:20.24:20.24, -10.22:-10.22:-10.22, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 23.69:23.69:23.69, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 29.61:29.61:29.61, -15.15:-15.15:-15.15, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 75.72:75.72:75.72, -25.26:-25.26:-25.26, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 74.73:74.73:74.73, -16.14:-16.14:-16.14, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 30.60:30.60:30.60, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 15.74;
      specparam mpw_neg_CK = 17.34;
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
      $width(negedge CK, 63.28:63.28:63.28, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZHLD(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (32.56:32.56:32.56, 30.25:30.25:30.25);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.50;
      specparam hold_D_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 19.75:19.75:19.75, -9.98:-9.98:-9.98, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 23.94:23.94:23.94, -7.02:-7.02:-7.02, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 28.87:28.87:28.87, -14.91:-14.91:-14.91, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 76.21:76.21:76.21, -26.25:-26.25:-26.25, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 74.98:74.98:74.98, -15.90:-15.90:-15.90, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 29.86:29.86:29.86, -7.51:-7.51:-7.51, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 14.96;
      specparam mpw_neg_CK = 16.26;
      $width(posedge CK, 32.24:32.24:32.24, 0, flag);
      $width(negedge CK, 63.77:63.77:63.77, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZKLD(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.23:33.23:33.23, 30.69:30.69:30.69);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.50;
      specparam hold_D_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 19.75:19.75:19.75, -9.24:-9.24:-9.24, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 26.16:26.16:26.16, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 28.87:28.87:28.87, -13.43:-13.43:-13.43, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 78.43:78.43:78.43, -25.98:-25.98:-25.98, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 76.95:76.95:76.95, -14.66:-14.66:-14.66, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 29.86:29.86:29.86, -9.24:-9.24:-9.24, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 14.96;
      specparam mpw_neg_CK = 16.26;
      $width(posedge CK, 32.67:32.67:32.67, 0, flag);
      $width(negedge CK, 55.39:55.39:55.39, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBCLD(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.96:31.96:31.96, 31.65:31.65:31.65);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.52:12.52:12.52);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 19.25:19.25:19.25, -11.70:-11.70:-11.70, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 24.93:24.93:24.93, -8.00:-8.00:-8.00, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 79.67:79.67:79.67, -18.36:-18.36:-18.36, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 30.10:30.10:30.10, -8.50:-8.50:-8.50, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 28.62:28.62:28.62, -17.13:-17.13:-17.13, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 81.39:81.39:81.39, -25.76:-25.76:-25.76, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 24.30:24.30:24.30, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 28.30:28.30:28.30, 0, flag);
      $width(negedge CK, 73.62:73.62:73.62, 0, flag);
      $width(posedge CK, 26.70:26.70:26.70, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBELD(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (31.52:31.52:31.52, 30.48:30.48:30.48);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 13.10:13.10:13.10);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 19.75:19.75:19.75, -11.46:-11.46:-11.46, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 26.16:26.16:26.16, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 80.90:80.90:80.90, -17.87:-17.87:-17.87, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 30.60:30.60:30.60, -9.24:-9.24:-9.24, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 29.12:29.12:29.12, -16.88:-16.88:-16.88, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 82.38:82.38:82.38, -26.21:-26.21:-26.21, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 23.06:23.06:23.06, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 27.80:27.80:27.80, 0, flag);
      $width(negedge CK, 69.68:69.68:69.68, 0, flag);
      $width(posedge CK, 27.80:27.80:27.80, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBHLD(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (33.18:33.18:33.18, 30.56:30.56:30.56);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 11.80:11.80:11.80);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 19.75:19.75:19.75, -11.21:-11.21:-11.21, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 26.41:26.41:26.41, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 81.15:81.15:81.15, -17.87:-17.87:-17.87, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 30.35:30.35:30.35, -9.24:-9.24:-9.24, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 28.87:28.87:28.87, -16.88:-16.88:-16.88, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 82.87:82.87:82.87, -25.98:-25.98:-25.98, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 22.08:22.08:22.08, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 22.82:22.82:22.82, 0, flag);
      $width(negedge CK, 69.68:69.68:69.68, 0, flag);
      $width(posedge CK, 30.64:30.64:30.64, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBKLD(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (34.59:34.59:34.59, 30.58:30.58:30.58);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 15.49:15.49:15.49);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 20.24:20.24:20.24, -10.96:-10.96:-10.96, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 29.36:29.36:29.36, -11.21:-11.21:-11.21, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 84.35:84.35:84.35, -17.13:-17.13:-17.13, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 31.09:31.09:31.09, -11.70:-11.70:-11.70, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 29.61:29.61:29.61, -16.14:-16.14:-16.14, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 86.08:86.08:86.08, -26.65:-26.65:-26.65, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 18.87:18.87:18.87, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 30.27:30.27:30.27, 0, flag);
      $width(negedge CK, 61.31:61.31:61.31, 0, flag);
      $width(posedge CK, 32.24:32.24:32.24, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRSBELD(Q, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, TD, CK, RB, SB, SEL;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  RB,  SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");




//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (42.52:42.52:42.52, 41.30:41.30:41.30);
      (negedge SB *> (Q :1'bx)) = (49.35:49.35:49.35, 0.00:0.00:0.00);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 18.66:18.66:18.66);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.71;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 28.13:28.13:28.13, -8.00:-8.00:-8.00, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 30.35:30.35:30.35, -5.05:-5.05:-5.05, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 80.65:80.65:80.65, -13.18:-13.18:-13.18, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 38.49:38.49:38.49, -5.79:-5.79:-5.79, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 37.25:37.25:37.25, -11.95:-11.95:-11.95, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 81.89:81.89:81.89, -19.35:-19.35:-19.35, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 10.35;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.29;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 4.95:4.95:4.95, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 19.61:19.61:19.61, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 2.17:2.17:2.17, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 15.11;
      specparam mpw_pos_CK = 13.02;
      $width(negedge RB, 42.09:42.09:42.09, 0, flag);
      $width(negedge SB, 60.08:60.08:60.08, 0, flag);
      $width(negedge CK, 69.68:69.68:69.68, 0, flag);
      $width(posedge CK, 40.12:40.12:40.12, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRSBHLD(Q, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, TD, CK, RB, SB, SEL;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  RB,  SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");




//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (43.76:43.76:43.76, 40.50:40.50:40.50);
      (negedge SB *> (Q :1'bx)) = (50.69:50.69:50.69, 0.00:0.00:0.00);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 16.27:16.27:16.27);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.71;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 28.38:28.38:28.38, -7.76:-7.76:-7.76, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 30.10:30.10:30.10, -5.05:-5.05:-5.05, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 80.65:80.65:80.65, -12.69:-12.69:-12.69, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 38.49:38.49:38.49, -5.54:-5.54:-5.54, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 37.50:37.50:37.50, -11.46:-11.46:-11.46, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 82.13:82.13:82.13, -19.35:-19.35:-19.35, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 10.35;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.29;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 4.46:4.46:4.46, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 18.87:18.87:18.87, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 2.11:2.11:2.11, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 15.11;
      specparam mpw_pos_CK = 13.02;
      $width(negedge RB, 33.72:33.72:33.72, 0, flag);
      $width(negedge SB, 65.74:65.74:65.74, 0, flag);
      $width(negedge CK, 69.93:69.93:69.93, 0, flag);
      $width(posedge CK, 45.54:45.54:45.54, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZSBELD(Q, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  vcc,  SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (36.48:36.48:36.48, 31.81:31.81:31.81);
      (negedge SB *> (Q :1'bx)) = (44.41:44.41:44.41, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 26.41:26.41:26.41, -9.98:-9.98:-9.98, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 24.93:24.93:24.93, -7.26:-7.26:-7.26, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 75.97:75.97:75.97, -16.14:-16.14:-16.14, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 37.25:37.25:37.25, -7.76:-7.76:-7.76, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 35.77:35.77:35.77, -15.15:-15.15:-15.15, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 76.95:76.95:76.95, -27.73:-27.73:-27.73, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.50;
      specparam recovery_CK_SB = 4.00;
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 7.04:7.04:7.04, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 10.98;
      specparam mpw_neg_CK = 15.84;
      specparam mpw_pos_CK = 15.14;
      $width(negedge SB, 53.42:53.42:53.42, 0, flag);
      $width(negedge CK, 63.77:63.77:63.77, 0, flag);
      $width(posedge CK, 35.69:35.69:35.69, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZSBHLD(Q, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  vcc,  SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (37.18:37.18:37.18, 32.12:32.12:32.12);
      (negedge SB *> (Q :1'bx)) = (41.40:41.40:41.40, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 23.94:23.94:23.94, -10.22:-10.22:-10.22, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 24.93:24.93:24.93, -7.51:-7.51:-7.51, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 76.71:76.71:76.71, -16.39:-16.39:-16.39, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 34.79:34.79:34.79, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 33.56:33.56:33.56, -15.15:-15.15:-15.15, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 77.94:77.94:77.94, -28.72:-28.72:-28.72, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.50;
      specparam recovery_CK_SB = 4.00;
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 7.53:7.53:7.53, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 10.98;
      specparam mpw_neg_CK = 15.84;
      specparam mpw_pos_CK = 15.14;
      $width(negedge SB, 47.51:47.51:47.51, 0, flag);
      $width(negedge CK, 65.74:65.74:65.74, 0, flag);
      $width(posedge CK, 38.15:38.15:38.15, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHCLD(Q, D, G);
   reg flag; // Notifier flag
   output Q;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (26.06:26.06:26.06, 27.61:27.61:27.61);
      (D *> Q) = (15.92:15.92:15.92, 22.25:22.25:22.25);

      //  Setup and Hold Time
      specparam setup_D_G = 23.58;
      specparam hold_D_G = 8.28;
      $setuphold(negedge G, posedge D, 7.56:7.56:7.56, 0.48:0.48:0.48, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 17.92:17.92:17.92, -6.81:-6.81:-6.81, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 35.53;
      $width(posedge G, 31.75:31.75:31.75, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHELD(Q, D, G);
   reg flag; // Notifier flag
   output Q;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (25.46:25.46:25.46, 25.62:25.62:25.62);
      (D *> Q) = (15.47:15.47:15.47, 20.73:20.73:20.73);

      //  Setup and Hold Time
      specparam setup_D_G = 23.58;
      specparam hold_D_G = 8.28;
      $setuphold(negedge G, posedge D, 4.85:4.85:4.85, 0.73:0.73:0.73, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 15.70:15.70:15.70, -4.37:-4.37:-4.37, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 35.53;
      $width(posedge G, 29.78:29.78:29.78, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHHLD(Q, D, G);
   reg flag; // Notifier flag
   output Q;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (22.97:22.97:22.97, 25.68:25.68:25.68);
      (D *> Q) = (14.88:14.88:14.88, 20.67:20.67:20.67);

      //  Setup and Hold Time
      specparam setup_D_G = 23.58;
      specparam hold_D_G = 8.28;
      $setuphold(negedge G, posedge D, 3.37:3.37:3.37, 0.48:0.48:0.48, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 15.70:15.70:15.70, -3.04:-3.04:-3.04, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 35.53;
      $width(posedge G, 30.70:30.70:30.70, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHRBCLD(Q, D, G, RB);
   reg flag; // Notifier flag
   output Q;
   input D, G, RB;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (29.08:29.08:29.08, 31.71:31.71:31.71);
      (D *> Q) = (17.68:17.68:17.68, 25.82:25.82:25.82);
      (RB *> Q) = (18.28:18.28:18.28, 14.49:14.49:14.49);

      //  Setup and Hold Time
      specparam setup_D_G = 32.71;
      specparam hold_D_G = 7.82;
      $setuphold(negedge G &&& RB, posedge D, 8.55:8.55:8.55, -0.26:-0.26:-0.26, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 21.87:21.87:21.87, -7.70:-7.70:-7.70, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 30.59;
      specparam recovery_G_RB = 18.14;
      $recovery(posedge RB, negedge G &&& d_D, 9.26:9.26:9.26, flag);
      $hold(negedge G &&& d_D, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 41.71;
      specparam mpw_neg_RB = 24.41;
      $width(posedge G, 36.18:36.18:36.18, 0, flag);
      $width(negedge RB, 32.24:32.24:32.24, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHRBELD(Q, D, G, RB);
   reg flag; // Notifier flag
   output Q;
   input D, G, RB;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (28.43:28.43:28.43, 29.67:29.67:29.67);
      (D *> Q) = (18.17:18.17:18.17, 24.58:24.58:24.58);
      (RB *> Q) = (18.70:18.70:18.70, 15.53:15.53:15.53);

      //  Setup and Hold Time
      specparam setup_D_G = 32.71;
      specparam hold_D_G = 7.82;
      $setuphold(negedge G &&& RB, posedge D, 7.07:7.07:7.07, -0.75:-0.75:-0.75, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 19.65:19.65:19.65, -6.36:-6.36:-6.36, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 30.59;
      specparam recovery_G_RB = 18.14;
      $recovery(posedge RB, negedge G &&& d_D, 7.78:7.78:7.78, flag);
      $hold(negedge G &&& d_D, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 41.71;
      specparam mpw_neg_RB = 24.41;
      $width(posedge G, 34.21:34.21:34.21, 0, flag);
      $width(negedge RB, 32.48:32.48:32.48, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHRBHLD(Q, D, G, RB);
   reg flag; // Notifier flag
   output Q;
   input D, G, RB;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (26.38:26.38:26.38, 30.28:30.28:30.28);
      (D *> Q) = (19.61:19.61:19.61, 26.11:26.11:26.11);
      (RB *> Q) = (20.02:20.02:20.02, 18.01:18.01:18.01);

      //  Setup and Hold Time
      specparam setup_D_G = 32.71;
      specparam hold_D_G = 7.82;
      $setuphold(negedge G &&& RB, posedge D, 8.55:8.55:8.55, -2.97:-2.97:-2.97, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 21.13:21.13:21.13, -7.70:-7.70:-7.70, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 30.59;
      specparam recovery_G_RB = 18.14;
      $recovery(posedge RB, negedge G &&& d_D, 9.01:9.01:9.01, flag);
      $hold(negedge G &&& d_D, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 41.71;
      specparam mpw_neg_RB = 24.41;
      $width(posedge G, 37.66:37.66:37.66, 0, flag);
      $width(negedge RB, 36.43:36.43:36.43, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHSELD(Q, D, G, S);
   reg flag; // Notifier flag
   input D, G, S;
   output Q;

   wire d_G, d_D;

//Function Block
`protect
   dlhsb_udp g1(qt,  d_D,  d_G,  sb,  flag );
   buf g2(Q, qt);
   not g4(sb, S);

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (28.32:28.32:28.32, 30.92:30.92:30.92);
      (D *> Q) = (19.25:19.25:19.25, 29.50:29.50:29.50);
      (S *> Q) = (15.23:15.23:15.23, 30.88:30.88:30.88);

      //  Setup and Hold Time
      specparam setup_D_G = 29.59;
      specparam hold_D_G = 7.05;
      $setuphold(negedge G &&& (~S), posedge D, 8.30:8.30:8.30, -1.74:-1.74:-1.74, flag,,,d_G, d_D);
      $setuphold(negedge G &&& (~S), negedge D, 25.07:25.07:25.07, -7.47:-7.47:-7.47, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_S_G = 24.06;
      specparam recovery_G_S = 17.92;
      $recovery(negedge S, negedge G &&& ~d_D, 26.52:26.52:26.52, flag);
      $hold(negedge G &&& ~d_D, negedge S, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 40.15;
      specparam mpw_pos_S = 28.56;
      $width(posedge G, 36.18:36.18:36.18, 0, flag);
      $width(posedge S, 30.27:30.27:30.27, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHSHLD(Q, D, G, S);
   reg flag; // Notifier flag
   input D, G, S;
   output Q;

   wire d_G, d_D;

//Function Block
`protect
   dlhsb_udp g1(qt,  d_D,  d_G,  sb,  flag );
   buf g2(Q, qt);
   not g4(sb, S);

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (26.42:26.42:26.42, 34.80:34.80:34.80);
      (D *> Q) = (19.89:19.89:19.89, 35.09:35.09:35.09);
      (S *> Q) = (17.90:17.90:17.90, 36.39:36.39:36.39);

      //  Setup and Hold Time
      specparam setup_D_G = 29.59;
      specparam hold_D_G = 7.05;
      $setuphold(negedge G &&& (~S), posedge D, 8.30:8.30:8.30, -2.73:-2.73:-2.73, flag,,,d_G, d_D);
      $setuphold(negedge G &&& (~S), negedge D, 30.50:30.50:30.50, -7.47:-7.47:-7.47, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_S_G = 24.06;
      specparam recovery_G_S = 17.92;
      $recovery(negedge S, negedge G &&& ~d_D, 31.45:31.45:31.45, flag);
      $hold(negedge G &&& ~d_D, negedge S, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 40.15;
      specparam mpw_pos_S = 28.56;
      $width(posedge G, 42.09:42.09:42.09, 0, flag);
      $width(posedge S, 31.75:31.75:31.75, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE0DLD(O);
  output O;
  supply0 gnd;

  //Function Block
`protect
  buf g1(O, gnd);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE0HLD(O);
  output O;
  supply0 gnd;

  //Function Block
`protect
  buf g1(O, gnd);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE0KLD(O);
  output O;
  supply0 gnd;

  //Function Block
`protect
  buf g1(O, gnd);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE1DLD(O);
  output O;
  supply1 vcc;

  //Function Block
`protect
  buf g1(O, vcc);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE1HLD(O);
  output O;
  supply1 vcc;

  //Function Block
`protect
  buf g1(O, vcc);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE1KLD(O);
  output O;
  supply1 vcc;

  //Function Block
`protect
  buf g1(O, vcc);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2CLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (20.07:20.07:20.07, 19.35:19.35:19.35);
      if (I1 == 1) (I2 *> O) = (13.98:13.98:13.98, 19.90:19.90:19.90);
      if (I2 == 0) (I1 *> O) = (25.99:25.99:25.99, 27.16:27.16:27.16);
      if (I2 == 1) (I1 *> O) = (18.70:18.70:18.70, 25.81:25.81:25.81);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2ELD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (19.96:19.96:19.96, 20.73:20.73:20.73);
      if (I1 == 1) (I2 *> O) = (14.53:14.53:14.53, 20.88:20.88:20.88);
      if (I2 == 0) (I1 *> O) = (26.17:26.17:26.17, 28.04:28.04:28.04);
      if (I2 == 1) (I1 *> O) = (19.29:19.29:19.29, 27.73:27.73:27.73);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2HLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (18.24:18.24:18.24, 22.14:22.14:22.14);
      if (I1 == 1) (I2 *> O) = (15.62:15.62:15.62, 19.78:19.78:19.78);
      if (I2 == 0) (I1 *> O) = (24.50:24.50:24.50, 25.91:25.91:25.91);
      if (I2 == 1) (I1 *> O) = (21.11:21.11:21.11, 29.65:29.65:29.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2KLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (19.49:19.49:19.49, 22.85:22.85:22.85);
      if (I1 == 1) (I2 *> O) = (16.37:16.37:16.37, 23.72:23.72:23.72);
      if (I2 == 0) (I1 *> O) = (25.67:25.67:25.67, 29.57:29.57:29.57);
      if (I2 == 1) (I1 *> O) = (19.42:19.42:19.42, 28.16:28.16:28.16);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR3CLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xnor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (19.35:19.35:19.35, 19.73:19.73:19.73);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (14.61:14.61:14.61, 18.75:18.75:18.75);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (14.76:14.76:14.76, 18.12:18.12:18.12);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (19.56:19.56:19.56, 18.88:18.88:18.88);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (30.51:30.51:30.51, 32.95:32.95:32.95);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (23.68:23.68:23.68, 34.38:34.38:34.38);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (23.53:23.53:23.53, 30.78:30.78:30.78);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (30.34:30.34:30.34, 29.85:29.85:29.85);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (44.98:44.98:44.98, 41.72:41.72:41.72);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (29.94:29.94:29.94, 41.68:41.68:41.68);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (30.07:30.07:30.07, 41.74:41.74:41.74);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (44.56:44.56:44.56, 42.04:42.04:42.04);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR3ELD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xnor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (18.53:18.53:18.53, 20.75:20.75:20.75);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (15.19:15.19:15.19, 20.01:20.01:20.01);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (15.45:15.45:15.45, 19.44:19.44:19.44);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (18.84:18.84:18.84, 20.01:20.01:20.01);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (28.26:28.26:28.26, 32.92:32.92:32.92);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (23.49:23.49:23.49, 33.90:33.90:33.90);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (23.78:23.78:23.78, 31.59:31.59:31.59);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (28.38:28.38:28.38, 30.60:30.60:30.60);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (41.95:41.95:41.95, 42.46:42.46:42.46);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (29.40:29.40:29.40, 40.71:40.71:40.71);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (29.54:29.54:29.54, 40.78:40.78:40.78);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (41.59:41.59:41.59, 42.67:42.67:42.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR4ELD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xnor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (37.41:37.41:37.41, 41.59:41.59:41.59);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (32.45:32.45:32.45, 37.86:37.86:37.86);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (40.26:40.26:40.26, 39.78:39.78:39.78);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (36.18:36.18:36.18, 35.23:35.23:35.23);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (40.26:40.26:40.26, 38.59:38.59:38.59);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (36.19:36.19:36.19, 34.00:34.00:34.00);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (37.77:37.77:37.77, 41.59:41.59:41.59);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (32.82:32.82:32.82, 37.86:37.86:37.86);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (44.48:44.48:44.48, 43.83:43.83:43.83);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (37.36:37.36:37.36, 49.87:49.87:49.87);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (41.95:41.95:41.95, 46.98:46.98:46.98);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (48.54:48.54:48.54, 40.00:40.00:40.00);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (41.95:41.95:41.95, 45.77:45.77:45.77);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (48.53:48.53:48.53, 38.79:38.79:38.79);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (44.84:44.84:44.84, 43.83:43.83:43.83);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (37.72:37.72:37.72, 49.87:49.87:49.87);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (35.20:35.20:35.20, 47.75:47.75:47.75);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (44.00:44.00:44.00, 37.70:37.70:37.70);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (44.00:44.00:44.00, 37.70:37.70:37.70);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (35.20:35.20:35.20, 47.76:47.76:47.76);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (32.29:32.29:32.29, 41.26:41.26:41.26);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (39.48:39.48:39.48, 33.33:33.33:33.33);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (39.47:39.47:39.47, 33.33:33.33:33.33);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (32.29:32.29:32.29, 41.28:41.28:41.28);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (42.89:42.89:42.89, 45.49:45.49:45.49);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (44.71:44.71:44.71, 44.83:44.83:44.83);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (44.71:44.71:44.71, 44.84:44.84:44.84);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (42.88:42.88:42.88, 45.50:45.50:45.50);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (37.08:37.08:37.08, 55.14:55.14:55.14);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (51.52:51.52:51.52, 38.47:38.47:38.47);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (51.51:51.51:51.51, 38.47:38.47:38.47);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (37.08:37.08:37.08, 55.14:55.14:55.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2CLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (14.10:14.10:14.10, 19.81:19.81:19.81);
      if (I1 == 1) (I2 *> O) = (19.98:19.98:19.98, 20.73:20.73:20.73);
      if (I2 == 0) (I1 *> O) = (18.74:18.74:18.74, 26.66:26.66:26.66);
      if (I2 == 1) (I1 *> O) = (26.10:26.10:26.10, 30.31:30.31:30.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2ELD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (14.03:14.03:14.03, 20.43:20.43:20.43);
      if (I1 == 1) (I2 *> O) = (19.80:19.80:19.80, 19.52:19.52:19.52);
      if (I2 == 0) (I1 *> O) = (18.62:18.62:18.62, 25.43:25.43:25.43);
      if (I2 == 1) (I1 *> O) = (24.86:24.86:24.86, 27.24:27.24:27.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2HLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (14.24:14.24:14.24, 19.17:19.17:19.17);
      if (I1 == 1) (I2 *> O) = (17.93:17.93:17.93, 18.75:18.75:18.75);
      if (I2 == 0) (I1 *> O) = (17.10:17.10:17.10, 22.82:22.82:22.82);
      if (I2 == 1) (I1 *> O) = (22.06:22.06:22.06, 24.11:24.11:24.11);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2KLD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (17.31:17.31:17.31, 28.45:28.45:28.45);
      if (I1 == 1) (I2 *> O) = (20.86:20.86:20.86, 26.82:26.82:26.82);
      if (I2 == 0) (I1 *> O) = (19.76:19.76:19.76, 31.23:31.23:31.23);
      if (I2 == 1) (I1 *> O) = (25.26:25.26:25.26, 32.35:32.35:32.35);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR3CLD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (14.29:14.29:14.29, 21.09:21.09:21.09);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (18.94:18.94:18.94, 21.47:21.47:21.47);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (19.20:19.20:19.20, 20.87:20.87:20.87);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (14.56:14.56:14.56, 20.60:20.60:20.60);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (22.91:22.91:22.91, 37.50:37.50:37.50);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (29.27:29.27:29.27, 34.99:34.99:34.99);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (29.54:29.54:29.54, 32.43:32.43:32.43);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (22.86:22.86:22.86, 35.39:35.39:35.39);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (29.60:29.60:29.60, 43.61:43.61:43.61);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (43.53:43.53:43.53, 45.84:45.84:45.84);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (43.44:43.44:43.44, 45.79:45.79:45.79);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (29.49:29.49:29.49, 43.83:43.83:43.83);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR3ELD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (15.50:15.50:15.50, 20.51:20.51:20.51);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (19.62:19.62:19.62, 21.08:21.08:21.08);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (19.71:19.71:19.71, 20.30:20.30:20.30);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (15.62:15.62:15.62, 19.82:19.82:19.82);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (24.49:24.49:24.49, 34.40:34.40:34.40);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (29.48:29.48:29.48, 33.56:33.56:33.56);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (29.29:29.29:29.29, 30.75:30.75:30.75);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (23.85:23.85:23.85, 31.92:31.92:31.92);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (29.58:29.58:29.58, 41.27:41.27:41.27);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (43.66:43.66:43.66, 42.55:42.55:42.55);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (43.57:43.57:43.57, 42.50:42.50:42.50);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (29.51:29.51:29.51, 41.45:41.45:41.45);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR4ELD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (42.51:42.51:42.51, 39.15:39.15:39.15);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (44.59:44.59:44.59, 33.45:33.45:33.45);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (33.97:33.97:33.97, 52.80:52.80:52.80);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (28.14:28.14:28.14, 54.77:54.77:54.77);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (33.97:33.97:33.97, 53.01:53.01:53.01);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (28.14:28.14:28.14, 54.99:54.99:54.99);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (42.46:42.46:42.46, 39.15:39.15:39.15);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (44.55:44.55:44.55, 33.45:33.45:33.45);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (50.04:50.04:50.04, 45.05:45.05:45.05);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (49.33:49.33:49.33, 37.82:37.82:37.82);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (39.81:39.81:39.81, 60.35:60.35:60.35);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (32.55:32.55:32.55, 59.67:59.67:59.67);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (39.81:39.81:39.81, 60.55:60.55:60.55);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (32.55:32.55:32.55, 59.88:59.88:59.88);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (50.00:50.00:50.00, 45.05:45.05:45.05);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (49.28:49.28:49.28, 37.82:37.82:37.82);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (40.56:40.56:40.56, 41.80:41.80:41.80);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (35.70:35.70:35.70, 53.09:53.09:53.09);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (35.70:35.70:35.70, 53.09:53.09:53.09);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (40.57:40.57:40.57, 41.80:41.80:41.80);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (42.92:42.92:42.92, 36.25:36.25:36.25);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (30.66:30.66:30.66, 56.09:56.09:56.09);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (30.67:30.67:30.67, 56.09:56.09:56.09);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (42.92:42.92:42.92, 36.25:36.25:36.25);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (48.47:48.47:48.47, 47.89:47.89:47.89);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (42.19:42.19:42.19, 61.14:61.14:61.14);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (42.19:42.19:42.19, 61.15:61.15:61.15);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (48.47:48.47:48.47, 47.89:47.89:47.89);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (47.43:47.43:47.43, 40.51:40.51:40.51);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (34.76:34.76:34.76, 59.91:59.91:59.91);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (34.76:34.76:34.76, 59.91:59.91:59.91);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (47.43:47.43:47.43, 40.52:40.52:40.52);
   endspecify
`endprotect
endmodule
`endcelldefine



// END_OF_CELL

///////////////////////////////////////////////
// Cell Name : dffrsb_udp
// Cell Type : Primitive
// Revised on: 11/02 2001
// Version   : 1.5
///////////////////////////////////////////////

primitive   dffrsb_udp(q, d, ck, rb, sb, flag);
   output q;
   input d, ck, rb, sb, flag;
   reg q;


`protect
   table
//     D    CK    RB    SB  FLAG :    Qt :  Qt+1
       1  (01)     1     1     ? :     ? :     1;// clocked  data
       1  (01)     1     x     ? :     ? :     1;// pessimism

       1     ?     1     x     ? :     1 :     1;// pessimism
       0     x     1     x     ? :     1 :     x;// pessimism
       0     b     1     x     ? :     1 :     1;// pessimism
       x     ?     1     x     ? :     1 :     x;// pessimism
       x     ?     1     x     ? :     0 :     x;// pessimism
       x     ?     1     x     ? :     x :     x;// pessimism


       0  (01)     1     1     ? :     ? :     0;
       0  (01)     x     1     ? :     ? :     0;// pessimism

       1     x     x     1     ? :     0 :     x;// pessimism
       1     b     x     1     ? :     0 :     0;// pessimism
       0     ?     x     1     ? :     0 :     0;// pessimism
       x     ?     x     1     ? :     0 :     x;// pessimism
       x     ?     x     1     ? :     1 :     x;// pessimism
       x     ?     x     1     ? :     x :     x;// pessimism

       1  (x1)     1     ?     ? :     1 :     1;// reducing pessimism
       0  (x1)     ?     1     ? :     0 :     0;
       1  (0x)     1     ?     ? :     1 :     1;
       0  (0x)     ?     1     ? :     0 :     0;
       ?     ?     0     1     ? :     ? :     0;// asynchronous clear
       ?     ?     1     0     ? :     ? :     1;// asynchronous   set
       ?     ?     0     0     ? :     ? :     0;// preset override
       ?     ?     0     x     ? :     ? :     0;// pessimism
       ?  (?0)     1     1     ? :     ? :     -;// ignore falling clock

       // deal with clk "x"
       1  (1x)     1     ?     ? :     1 :     1;
       0  (1x)     ?     1     ? :     0 :     0;
       *     b     1     1     ? :     ? :     -;// ignore  data edges

       ?     b  (?1)     1     ? :     ? :     -;// ignore   the edges    on
       ?     b     1  (?1)     ? :     ? :     -;//   set   and clear
       0     x  (?1)     1     ? :     ? :     -;
       1     x     1  (?1)     ? :     ? :     -;
       ?     ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : dffsb_pri
// Cell Type : Primitive
// Revised on: Fri May 6 17:03:26 1998
///////////////////////////////////////////////
module dffsb_pri (out,d,sb,clk);
 output out;
 input d,clk,sb;

`protect
  not  a1 (p1_s, d);
  pmos #1 p1 (n1_s, p1_s, clk);
  nand  a2 (n2_s, n1_s, sb);
  not  a3 (n1_d, n2_s);
  nmos n1 (n1_tmp, n1_d, clk);
  buf  (pull1, pull0)  b1 (n1_s, n1_tmp);
  nmos n2 (out, n2_s, clk);
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : dlhrb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   dlhrb_udp (q, d, ck, rb, flag);

   output q;
   reg q;
   input d, ck, rb, flag;

`protect
   table
//     D    CK    RB  FLAG :   Qtn : Qtn+1

       ?   (?0)    ?    ?  :    ?  :   -; // Latch state
       *    0      1    ?  :    ?  :   -; 

      (?0)  1      1    ?  :    ?  :   0; // Latch data
       0   (?1)    1    ?  :    ?  :   0;
       0    1     (?1)  ?  :    ?  :   0;

      (?1)  1      1    ?  :    ?  :   1; // Latch data
       1   (?1)    1    ?  :    ?  :   1;
       1    1     (?1)  ?  :    ?  :   1;

     (?1)   x      1    ?  :    1  :   1;
       1   (?x)    1    ?  :    1  :   1;
 
     (?0)   x      1    ?  :    0  :   0;
       0   (?x)    1    ?  :    0  :   0;

       ?    ?      0    ?  :    ?  :   0; // Asyn. reset

      (?0)  1      x    ?  :    ?  :   0;
       0  (?1)     x    ?  :    ?  :   0;
       0    1     (?x)  ?  :    ?  :   0;

      (?0)  ?      x    ?  :    0  :   0;
       0    *      x    ?  :    0  :   0;
       0    ?      *    ?  :    0  :   0;
       *    0      x    ?  :    0  :   0;
       ?    0     (?x)  ?  :    0  :   0;

       ?    0     (?1)  ?  :    ?  :   -;

       ?    ?      ?     * :    ? :    x; // Timing violation toggle
   endtable
`endprotect
endprimitive

///////////////////////////////////////////////
// Cell Name : dlhrsb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive dlhrsb_udp (q, d, ck, rb, sb, flag);
   output q;
   reg q;
   input d, ck, rb, sb, flag;

`protect
   table
//     D    CK    RB   SB   FLAG :   Qtn : Qtn+1

       ?   (?0)    1    1     ?  :    ?  :   -; //Latch state
       *    0      1    1     ?  :    ?  :   -;

      (?0)  1      1    1     ?  :    ?  :   0; //Latch data
       0   (?1)    1    1     ?  :    ?  :   0;
       0    1     (?1)  1     ?  :    ?  :   0;
       0    1      1  (?1)    ?  :    ?  :   0;

      (?1)  1      1    1     ?  :    ?  :   1; //Latch data
       1   (?1)    1    1     ?  :    ?  :   1;
       1    1     (?1)  1     ?  :    ?  :   1;
       1    1      1  (?1)    ?  :    ?  :   1;
 
     (?1)   x      1    1     ?  :    1  :   1;
       1   (?x)    1    1     ?  :    1  :   1;

     (?0)   x      1    1     ?  :    0  :   0;
       0   (?x)    1    1     ?  :    0  :   0;

       ?    ?      0    ?     ?  :    ?  :   0; //Asyn. reset
       ?    ?      1    0     ?  :    ?  :   1; //Asyn. preset

      (?0)  1      x    1     ?  :    ?  :   0;
       0  (?1)     x    1     ?  :    ?  :   0;
       0    1     (?x)  1     ?  :    ?  :   0;
       0    1      x   (?1)   ?  :    ?  :   0;

      (?0)  ?      x    1     ?  :    0  :   0;
       0    *      x    1     ?  :    0  :   0;
       0    ?      *    1     ?  :    0  :   0;
       0    x      x   (?1)   ?  :    0  :   0;
       *    0      x    1     ?  :    0  :   0;

      (?1)  1      1    x     ?  :    ?  :   1;
       1  (?1)     1    x     ?  :    ?  :   1;
       1    1      1   (?x)   ?  :    ?  :   1;
       1    1     (?1)  x     ?  :    ?  :   1;

      (?1)  ?      1    x     ?  :    1  :   1;
       1    *      1    x     ?  :    1  :   1;
       1    ?      1    *     ?  :    1  :   1;
       1    x     (?1)  x     ?  :    1  :   1;
       *    0      1    x     ?  :    1  :   1;

       ?    0     (?1)  1     ?  :    ?  :   -;
       ?    0      1   (?1)   ?  :    ?  :   -;
       
       ?    ?      ?    ?     *  :    ?  :   x; //Timing violation toggle
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : dlhsb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   dlhsb_udp (q, d, ck, sb, flag);

   output q;
   reg q;
   input d, ck, sb, flag;
`protect
   table
//     D    CK    SB  FLAG :   Qtn : Qtn+1

       ?   (?0)    ?    ?  :    ?  :   -; // Latch state
       *    0      1    ?  :    ?  :   -; 

      (?0)  1      1    ?  :    ?  :   0; // Latch data
       0   (?1)    1    ?  :    ?  :   0;
       0    1     (?1)  ?  :    ?  :   0;

      (?1)  1      1    ?  :    ?  :   1; // Latch data
       1   (?1)    1    ?  :    ?  :   1;
       1    1     (?1)  ?  :    ?  :   1;

     (?1)   x      1    ?  :    1  :   1;
       1   (?x)    1    ?  :    1  :   1;

     (?0)   x      1    ?  :    0  :   0;
       0   (?x)    1    ?  :    0  :   0;

       ?    ?      0    ?  :    ?  :   1; // Asyn. preset
 
      (?1)  1      x    ?  :    ?  :   1;
       1  (?1)     x    ?  :    ?  :   1;
       1    1     (?x)  ?  :    ?  :   1;

      (?1)  ?      x    ?  :    1  :   1;
       1    *      x    ?  :    1  :   1;
       1    ?      *    ?  :    1  :   1;
       *    0      x    ?  :    1  :   1;
       ?    0     (?x)  ?  :    1  :   1;

       ?    0     (?1)  ?  :    ?  :   -;

       ?    ?      ?     * :    ? :    x; // Timing violation toggle

   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : jkffrsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : modify protection method.
//      1.2  : Deal with unknown ck.
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   jkffrsb_udp (q, j, k, ck, rb, sb, flag);

// JK FLIP FLOP, WITH RB/SB /STANDARD DRIVE
   output q;
   reg q;
   input j,k,ck,rb,sb,flag;


`protect
   table
//     J     K    CK    RB    SB  FLAG :   Qtn : Qtn+1
       0     0     r     1     1     ? :     ? :     -;// Output retains the
                                                       // current state if both
                                                       // J and K are 0.
       0     1     r     ?     1     ? :     ? :     0;// Clocked J & K.
       1     0     r     1     ?     ? :     ? :     1;
       1     1     r     1     ?     ? :     0 :     1;// Clocked toggle.
       1     1     r     ?     1     ? :     1 :     0;

       1     x     r     1     1     ? :     0 :     1;// toggle previous one
       x     1     r     1     1     ? :     1 :     0;// toggle previous one
       ?     1     r     x     1     ? :     1 :     0;//pessimism
       1     ?     r     1     x     ? :     0 :     1;

       ?     0     r     1     ?     ? :     1 :     1;// conflict statements
       0     ?     r     ?     1     ? :     0 :     0;// conflict statement

       ?     ?     f     ?     ?     ? :     ? :     -;// Output state is
						       // insensitive to the
						       // falling edge of
						       // the clock.
       0     0  (x1)     1     1     ? :     ? :     -;// possible clocked JK
       0     ?  (x1)     ?     1     ? :     0 :     0;
       ?     0  (x1)     1     ?     ? :     1 :     1;

       0     0  (?x)     1     1     ? :     ? :     -;
       0     ?  (?x)     ?     1     ? :     0 :     0;
       ?     0  (?x)     1     ?     ? :     1 :     1;

       0     ?     ?     x     1     ? :     0 :     0;//pessimism
       ?     0     ?     1     x     ? :     1 :     1;//pessimism

       // deal with clk "x"
       *     ?     b     1     1     ? :     ? :     -;
       *     0     x     1     1     ? :     1 :     1;
       ?     *     b     1     1     ? :     ? :     -;
       0     *     x     1     1     ? :     0 :     0;
						       
       ?     ?     ?     0     ?     ? :     ? :     0;// Clear.
       ?     ?     ?     1     0     ? :     ? :     1;// Set.

       ?     ?  (?0)     1     1     ? :     ? :     -;// ignore falling clock.

       // deal with clk "x"
       ?     ?     b  (?1)     1     ? :     ? :     -;
       0     0     x  (?1)     1     ? :     ? :     -;
       0     ?     x  (?1)     1     ? :     0 :     0;
       ?     ?     b     1  (?1)     ? :     ? :     -;
       0     0     x     1  (?1)     ? :     ? :     -;
       ?     0     x     1  (?1)     ? :     1 :     1;

       ?     ?     ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : mux2_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:31 1992
///////////////////////////////////////////////
primitive   mux2_udp (q, a, b, sl);
   output q;
   input a, b, sl;
   // FUNCTION : TWO TO ONE MULTIPLEXER
`protect
   table
   // A B SL : Q
      0 0 ?  : 0 ;
      1 1 ?  : 1 ;
      0 ? 0  : 0 ;
      1 ? 0  : 1 ;
      ? 0 1  : 0 ;
      ? 1 1  : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : mux3_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:31 1992
///////////////////////////////////////////////
primitive   mux3_udp (Y, D0, D1, D2, S0, S1);
   input D0, D1, D2, S0, S1;
   output Y;
   // FUNCTION : THREE TO ONE MULTIPLEXER WITH 2 SELECT CONTROLS
`protect
   table
   // D0 D1 D2 S0 S1 : Y
       0  ?  ?  0  0 : 0 ;
       1  ?  ?  0  0 : 1 ;
       ?  0  ?  1  0 : 0 ;
       ?  1  ?  1  0 : 1 ;
       ?  ?  0  ?  1 : 0 ;
       ?  ?  1  ?  1 : 1 ;
       0  0  0  ?  ? : 0 ; //pessimism
       1  1  1  ?  ? : 1 ;
       0  0  ?  ?  0 : 0 ; //pessimism
       1  1  ?  ?  0 : 1 ; //pessimism
       0  ?  0  0  ? : 0 ;
       1  ?  1  0  ? : 1 ;
       ?  0  0  1  ? : 0 ;
       ?  1  1  1  ? : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : mux4_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:35 1992
///////////////////////////////////////////////
primitive   mux4_udp (y, d0, d1, d2, d3, s0, s1);
   input d0, d1, d2, d3, s0, s1;
   output y;
   // FUNCTION : FOUR TO ONE MULTIPLEXER WITH 2 SELECT CONTROLS
`protect
   table
   // D0 D1 D2 D3 S0 S1 : Y
      0   ?  ?  ?  0  0 : 0 ;
      1   ?  ?  ?  0  0 : 1 ;
      ?   0  ?  ?  1  0 : 0 ;
      ?   1  ?  ?  1  0 : 1 ;
      ?   ?  0  ?  0  1 : 0 ;
      ?   ?  1  ?  0  1 : 1 ;
      ?   ?  ?  0  1  1 : 0 ;
      ?   ?  ?  1  1  1 : 1 ;
      0   0  0  0  ?  ? : 0 ;
      1   1  1  1  ?  ? : 1 ;
      0   0  ?  ?  ?  0 : 0 ;
      1   1  ?  ?  ?  0 : 1 ;
      ?   ?  0  0  ?  1 : 0 ;
      ?   ?  1  1  ?  1 : 1 ;
      0   ?  0  ?  0  ? : 0 ;
      1   ?  1  ?  0  ? : 1 ;
      ?   0  ?  0  1  ? : 0 ;
      ?   1  ?  1  1  ? : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : pulldown_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pulldown_IO (io, i, e);

  input i, e;
  inout io;

`protect
`ifdef ftc_gatelevel
  tri0 io;

  bufif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf    g1 (e_tmp, e);
   bufif1 g2 (io_i, i, e_tmp);
   not    g3 (ne,   e_tmp);
   rnmos  g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos  g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos   g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b0)
         io_e <= 1'b0;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp ==1'b0)
     begin
       if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'b0;
       end
       else if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b0;
   end
`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup2_down_IO (io, i, e, pu1, pu2, pd);

   input i, e, pu1, pu2, pd;
   inout io;
   wire io1_tmp;
   
`protect

`ifdef ftc_gatelevel

`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp, pu1_tmp, pu2_tmp, pd_tmp;
   wire io_i_pull, io_i_weak, io_i_med;
   wire str_ctl, io_i_tmp;

   reg io_pre, ioe_ok;

   event Event_PU,
         Event_PD,
         Event_DisableAll;

   buf  g1 (pu1_tmp, pu1);
   buf  g2 (pu2_tmp, pu2);
   buf  g3 (pd_tmp, pd);
   buf  g4 (e_tmp, e);

   bufif1 g5 (io_i, i, e_tmp);
   not    g6 (ne, e_tmp);
   rnmos  g7 (io_i_pull, io_e, ne);  //-- pull level
   rnmos  g8 (io_i_weak, io_i_pull, vcc);  //-- weak level
   rnmos  g9 (io_i_med, io_i_weak, vcc);  //-- medium level
   nmos   ga (io_i, io_i_tmp, vcc);     
   nmos #0.1 gb (io,   io_i, vcc);

   // assign str_ctl = (!pd_tmp) & (!pu1_tmp) & pu2_tmp;
   not 	  ga1 (pd_tmp_bar, pd_tmp);
   not    ga2(pu1_tmp_bar, pu1_tmp);
   and    ga3 (str_ctl, pd_tmp_bar, pu1_tmp_bar, pu2_tmp);
   not    ga4 (str_ctl_bar, str_ctl);
   // assign io_i_tmp = (str_ctl)? io_i_med : io_i_pull;
   nmos   ga5 (io_i_tmp, io_i_pull, str_ctl_bar);     
   nmos   ga6 (io_i_tmp, io_i_med, str_ctl);        
   // assign pu_tmp = pu1_tmp & pu2_tmp;
   or     ga7 (pu_tmp, pu1_tmp, pu2_tmp);
      
   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
	       #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
             io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00,
         2'b11 :
         begin
           io_e <= 1'bz; 
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00,
         2'b11 :
         begin
           // do nothing;
         end
         default : 
         begin
	   io_e = 1'bx; 	 
         end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pullup_IO (io, i, e);

  input i, e;
  inout io;

`protect

`ifdef ftc_gatelevel
  tri1 io;

  bufif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf      g1 (e_tmp, e);
   bufif1   g2 (io_i, i, e_tmp);
   not      g3 (ne,   e_tmp);
   rnmos    g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos    g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos     g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b1)
         io_e <= 1'b1;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp==1'b0)
     begin
       if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'b1;
       end
       else if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b1;
   end
`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_IO (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   
   nmos   ga(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e;
  wire io_i, ne;
  wire e_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll;

  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);

  bufif1  g4 (io_i, i, e_tmp);
  not     g5 (ne, e_tmp);
  rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
  rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 g8 (io,   io_i, vcc);

  always @(e_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp == 1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io == 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (io == 1'b0)
            io_e <= 1'b0;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
              #0 ->Event_PD;
            end
          end
        end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp==1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (io===1'b0)
          begin
            disable BlockPD;
            io_e = 1'b0;
          end
          else if (io===1'b1)
          begin
            disable BlockPD;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPD;
            io_e = 1'bz;
            #0 ->Event_PD;
          end
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO_IEO
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 11/18 '03
///////////////////////////////////////////////
module  pullup_down_IO_IEO (io, o, i, e, ie, pu, pd);

   input i, e, ie, pu, pd;
   inout io; 
   output o;
   wire io1_tmp;

`protect
`ifdef ftc_gatelevel
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e, io_e1;
  wire io_i, ne, nie;
  wire e_tmp, ie_tmp, pu_tmp, pd_tmp;
  wire i0, i1;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll,
        Event_PU1,
        Event_PD1,
        Event_DisableAll1;

  buf  b1 (pu_tmp, pu);
  buf  b2 (pd_tmp, pd);
  buf  b3 (e_tmp, e);
  buf  b4 (ie_tmp, ie);
  and  g4 (pu_tmp1, ie, pu_tmp);

  bufif1  g5 (io_i, i, e_tmp);
  not     g6 (ne, e_tmp);
  not     g7 (nie, ie_tmp);
  rnmos   g8 (io_i_tmp, io_e, ne);  //-- pull level
  rnmos   g9 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 ga (io,   io_i, vcc);
  //--- mux2 ----
  and gb (i0, io_e1, nie);
  and gc (i1, io, ie_tmp);
  or #0.1 gd (o, i0, i1);

  always @(ie_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll1;
    if (ie_tmp === 1'b0)
    begin
     case (pu_tmp)
        1'b1:
        begin
          if (pd_tmp === 1'b0)
          begin
            if (o === 1'b1)
              io_e1 <= 1'b1;
            else
            begin
              if (io_e1 !== 1'bz)
              begin
                io_e1 <= 1'bz;
              end 
              else
              begin
	        #0 ->Event_PU1;
              end 
            end
          end
	  else if (pd_tmp === 1'b1)
            io_e1 <= 1'bz; 
	  else
            io_e1 <= 1'bx; 
        end
        1'b0:
        begin
          io_e1 <= 1'bz; 
        end
        default : 
	begin
          io_e1 <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(e_tmp or ie_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp === 1'b0)
    begin
      case ({pu_tmp1,pd_tmp})
        2'b10 :
        begin
          if (io === 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (pu_tmp === 1'b0)
          begin
            if (io === 1'b0)
              io_e <= 1'b0;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
                #0 ->Event_PD;
              end
            end
          end
	  else if (pu_tmp === 1'b1)
            io_e <= 1'bz; 
	  else
            io_e <= 1'bx; 
	end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp===1'b0)
    begin
      case ({pu_tmp1,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (pu_tmp === 1'b0)
          begin
            if (io===1'b0)
            begin
              disable BlockPD;
              io_e = 1'b0;
            end
            else if (io===1'b1)
            begin
              disable BlockPD;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPD;
              io_e = 1'bz;
              #0 ->Event_PD;
            end
          end
	  else if (pu_tmp === 1'b1) 
            io_e <= 1'bz; 
	  else
            io_e <= 1'bx; 
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_DisableAll1)
  begin:BlockDisableAll1
    disable BlockPU1;
    disable BlockPD1;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PU1)
  begin:BlockPU1
   io_e1 = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

  always @(Event_PD1)
  begin:BlockPD1
    io_e1 = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO_PSCN
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_IO_PSCN (o, io, i, e, pu, pd, pscn, ieb);

   input i, e, pu, pd, pscn, ieb;
   inout io;
   output o;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   buf    gb(e_tmp, e);
   buf    gc(pscn_tmp, pscn);
   and    gd(e_pscn, e_tmp, pscn_tmp);
   bufif1 g1(io1, i, e_pscn);
   not    ge(pscnb, pscn_tmp);
   or     gf(pu_tmp, pu, pscnb);
   and    gg(pd_tmp, pd, pscn_tmp);
   not    g2(pub, pu_tmp);
   not    g3(pdb, pd_tmp);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   
   nmos   ga(io,io1,vcc);
   or     gh(o_tmp, io, ieb);
   and    gi(o, o_tmp, pscn_tmp);
   
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e;
  reg o;
  wire io_i, ne;
  wire e_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll;

  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);
  buf  g4 (pscn_tmp, pscn);
  and  b1 (e_pscn, e_tmp, pscn_tmp);

  bufif1  g5 (io_i, i, e_pscn); //-- when e=0; io_i=HiZ
  not     g6 (ne, e_pscn);
  rnmos   g7 (io_i_tmp, io_e, ne);  //-- pull level;pass io_e to io_i when e=0
  rnmos   g8 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level; i has higher priority than io_e
  nmos #0.1 g9 (io, io_i, vcc);

  always @(io or e_tmp or pu_tmp or pd_tmp or pscn_tmp or ieb)
  begin
    if (pscn_tmp == 1'b0)
      o <= 1'bx;
    else
      o = io | ieb; 
  end

  always @(e_tmp or pu_tmp or pd_tmp or pscn_tmp)
  begin
    ->Event_DisableAll;
    if (pscn_tmp == 1'b0)
    begin
      if (io == 1'b1)
        io_e <= 1'b1;
      else
      begin
        if (io_e !== 1'bz)
          io_e <= 1'bz;
        else
        begin
          #0 ->Event_PU;
        end 
      end
    end
    else
    begin
      if (e_tmp == 1'b0)
      begin
        case ({pu_tmp,pd_tmp,pscn_tmp})
          3'b101 :
          begin
            if (io == 1'b1)
              io_e <= 1'b1;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
  	      #0 ->Event_PU;
              end 
            end
          end
          3'b011 :
          begin
            if (io == 1'b0)
              io_e <= 1'b0;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
                #0 ->Event_PD;
              end
            end
          end
          3'b001,
          3'b111 :
          begin
            io_e <= 1'bz; 
          end
          default : 
  	  begin
            io_e <= 1'bx; 	 
  	  end
        endcase 
      end
    end
  end

  always @(io)
  begin
    if (pscn_tmp == 1'b0)
    begin
      if (io == 1'b1)
      begin
        disable BlockPU;
        io_e = 1'b1;
      end
      else if (io == 1'b0)
      begin
        disable BlockPU;
        io_e = 1'bz;
      end
      else if (io===1'bz)
      begin
        disable BlockPU;
        io_e = 1'bz;
        #0 ->Event_PU;
      end
    end
    else
    begin
      if (e_tmp==1'b0)
      begin
        case ({pu_tmp,pd_tmp,pscn_tmp})
          3'b101 :
          begin
            if (io===1'b1)
            begin
              disable BlockPU;
              io_e = 1'b1;
            end
            else if (io===1'b0)
            begin
              disable BlockPU;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPU;
              io_e = 1'bz;
              #0 ->Event_PU;
            end
          end
          3'b011 :
          begin
            if (io===1'b0)
            begin
              disable BlockPD;
              io_e = 1'b0;
            end
            else if (io===1'b1)
            begin
              disable BlockPD;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPD;
              io_e = 1'bz;
              #0 ->Event_PD;
            end
          end
          3'b001,
          3'b111 :
          begin
            // do nothing;
          end
          default : 
          begin
  	  io_e = 1'bx; 	 
          end
        endcase
      end
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_ene_IO
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_ene_IO (io, i, e, ne, pu, pd);

   input i, e, ne, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else
  `ifdef ftc_verify
    parameter THZ   = 4;
  `else
    parameter THZ   = 399999.9;
  `endif
 
  supply1 vcc;
  reg  io_e;
  wire io_i;
  wire e_tmp,ne_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;
 
  event Event_PU,
        Event_PD,
        Event_DisableAll;
 
  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);
  buf  g4 (ne_tmp, ne);
 
  bufif1 g5 (io_i, i, e_tmp);
  rnmos  g6 (io_i_tmp, io_e, ne_tmp);  //-- pull level
  rnmos  g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 g8 (io,   io_i, vcc);
 
  always @(e_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp == 1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io == 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (io == 1'b0)
            io_e <= 1'b0;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
              #0 ->Event_PD;
            end
          end
        end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp==1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (io===1'b0)
          begin
            disable BlockPD;
            io_e = 1'b0;
          end
          else if (io===1'b1)
          begin
            disable BlockPD;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPD;
            io_e = 1'bz;
            #0 ->Event_PD;
          end
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO
// Cell Type : Primitive
// Version   : 1.5
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   

   //-- bus holder for keep function --//
   buf    g10 (z,io1);
   buf    g11 (H,z);
   rnmos  g12 (io1, H, pupd);

   nmos   g13(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  g1 (pu_tmp, pu);
   buf  g2 (pd_tmp, pd);
   buf  g3 (e_tmp, e);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO
// Cell Type : Primitive
// Version   : 1.5
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_03us (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   

   //-- bus holder for keep function --//
   buf    g10 (z,io1);
   buf    g11 (H,z);
   rnmos  g12 (io1, H, pupd);

   nmos   g13(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
   parameter THZ_PD   = 4;
`else
   parameter THZ   = 399999.9;
   parameter THZ_PD   = 30000.0;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  g1 (pu_tmp, pu);
   buf  g2 (pd_tmp, pd);
   buf  g3 (e_tmp, e);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ_PD 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO_IE
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_IE (io, i, e, ie, pu, pd);

   input i, e, ie, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 399999.9;
  `endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  b1 (pu_tmp, pu);
   buf  b2 (pd_tmp, pd);
   buf  b3 (e_tmp, e);
   buf  b4 (ie_tmp, ie);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or ie_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp,ie_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
	 begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b110 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b111 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp,ie_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b110 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b111 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif   
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO_IE
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_IG (io, i, e, ig, pu, pd);

   input i, e, ig, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 399999.9;
  `endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  b1 (pu_tmp, pu);
   buf  b2 (pd_tmp, pd);
   buf  b3 (e_tmp, e);
   buf  b4 (ig_tmp, ig);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or ig_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp,ig_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
	 begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b111 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b110 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp,ig_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b111 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b110 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif   
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_inv_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pullup_inv_IO (io, i, e);

  input i, e;
  inout io;

`protect

`ifdef ftc_gatelevel
  tri1 io;

  notif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf      g1 (e_tmp, e);
   notif1   g2 (io_i, i, e_tmp);
   not      g3 (ne,   e_tmp);
   rnmos    g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos    g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos     g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b1)
         io_e <= 1'b1;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp==1'b0)
     begin
       if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'b1;
       end
       else if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b1;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : tffrb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method 
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffrb_udp (q, ck, rb, flag);
//
// TOGGLE FLIP FLOP WITH CLEAR/STANDARD DRIVE
   output q;
   reg q;
   input ck, rb, flag;// Clock.


`protect
   table
//    CK    RB  FLAG :   Qt : Qt+1
       r     1     ? :     0 :     1;// Toggle condition.
       r     1     ? :     1 :     0;
       r     x     ? :     1 :     0;
    (?0)     1     ? :     ? :     -;

       // deal with clk "x"
       b  (?1)     ? :     ? :     -;

       ?     0     ? :     ? :     0;
       ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive

///////////////////////////////////////////////
// Cell Name : tffrsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffrsb_udp(q, ck, rb, sb, flag);

// TOGGLE FLIP FLOP WITH SB & RB
   output q;
   reg q;
   input ck, sb, rb, flag;

`protect
   table
//    CK    RB    SB  FLAG :   Qt : Qt+1
       r     1     1     ? :     0 :     1;
       r     1     1     ? :     1 :     0;
       r     1     x     ? :     0 :     1;
       r     x     1     ? :     1 :     0;
    (?0)     1     1     ? :     ? :     -;

       ?     0     0     ? :     ? :     0;
       ?     0     1     ? :     ? :     0;
       ?     1     0     ? :     ? :     1;
       ?     0     x     ? :     ? :     0;

     // deal with clk "x"
       b  (?1)     1     ? :     ? :     -;
       b     1  (?1)     ? :     ? :     -;

       ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : tffsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffsb_udp(q, ck, sb, flag);
//
// TOGGLE FLIP FLOP WITH SB
   output q;
   reg q;
   input ck, sb, flag;// Clock.

`protect
   table
//    CK    SB  FLAG :   Qt : Qt+1
       r     1     ? :     0 :     1;// Toggle condition.
       r     1     ? :     1 :     0;
       r     x     ? :     0 :     1;
    (?0)     1     ? :     ? :     -;

     // deal with clk "x"
       b  (?1)     ? :     ? :     -;

       ?     0     ? :     ? :     1;
       ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
