$date
	Sun Oct 23 05:22:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#807677
b10111 !
1"
#807678
b10111 &
b10111 %
1$
#807679
0"
#807682
b1000110 &
b1000110 %
#807686
b100011 &
b100011 %
#807690
b1101010 &
b1101010 %
#807694
b110101 &
b110101 %
#807698
b10100000 &
b10100000 %
#807702
b1010000 &
b1010000 %
#807706
b101000 &
b101000 %
#807710
b10100 &
b10100 %
#807714
b1010 &
b1010 %
#807718
b101 &
b101 %
#807722
b10000 &
b10000 %
#807726
b1000 &
b1000 %
#807730
b100 &
b100 %
#807734
b10 &
b10 %
#807738
b1 &
b1 %
1#
#807742
b0 &
0#
b0 %
0$
#1850130
b1 &
b1 %
1$
b1 !
1"
#1850131
0"
#1850134
1#
#1850138
b0 &
b0 %
0#
0$
#2845502
b11100 &
b11100 %
1$
b11100 !
1"
#2845503
0"
#2845506
b1110 &
b1110 %
#2845510
b111 &
b111 %
#2845514
b10110 &
b10110 %
#2845518
b1011 &
b1011 %
#2845522
b100010 &
b100010 %
#2845526
b10001 &
b10001 %
#2845530
b110100 &
b110100 %
#2845534
b11010 &
b11010 %
#2845538
b1101 &
b1101 %
#2845542
b101000 &
b101000 %
#2845546
b10100 &
b10100 %
#2845550
b1010 &
b1010 %
#2845554
b101 &
b101 %
#2845558
b10000 &
b10000 %
#2845562
b1000 &
b1000 %
#2845566
b100 &
b100 %
#2845570
b10 &
b10 %
#2845574
b1 &
1#
b1 %
#2845578
b0 &
b0 %
0#
0$
#4500012
