reg_lib.v,verilog,xil_defaultlib,../../../../Pipeline.srcs/sources_1/ip/reg_lib/sim/reg_lib.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
