---
title: Control Summary
---

The computer is controlled by a series of instructions held in memory (a computer program) that are loaded into the instruction register one at a time and executed. The execution of an instruction is performed by running a clock signal through a sequencer which produces a series of pulses. These pulses are then used to operate the control lines of the computer at the right time and in the right order appropriate for the current instruction. Every time an instruction is performed a program counter is incremented such that the counter points at the next instruction in memory. Depending on the instruction being performed though the program counter may jump to another point in the program entirely.

| | Design | Construction | Testing |
|-|--------|--------------|---------|
| **Control**<br />*(in general)*| [GOTO opcode]({{< relref "/posts/2019/09-23-branching-opcode-design" >}}) | | [MOV-8, ALU &amp; SETAB]({{< relref "/posts/2016/05-24-sequencing-control-test" >}}) |
| **Control Unit** | [Overview]({{< relref "/posts/2014/09-19-sequencing-control-design-overview" >}})<br />MOV-8, ALU &amp; SETAB: ([Part1]({{< relref "/posts/2015/03-31-control-design-mov-8-alu-and-setab-part" >}}), [Part2]({{< relref "/posts/2015/04-04-control-design-mov-8-alu-and-setab-part" >}}), [Part3]({{< relref "/posts/2019/12-07-controller-alu-mov8-setab-design" >}}))<br />[Fetch and Increment]({{< relref "/posts/2017/09-17-control-design-fetch-and-increment" >}})<br />[GOTO]({{< relref "/posts/2019/11-30-controller-goto-design" >}})<br />[Final Card Design]({{< relref "/posts/2019/12-20-controller-design-pcb" >}}) | [MOV-8, ALU &amp; SETAB]({{< relref "/posts/2016/01-01-controller-construction-mov-8-alu-and" >}})<br />[Fetch and Increment]({{< relref "/posts/2018/01-16-fetch-and-increment-construction-and" >}})<br />[Final Card Construction]({{< relref "/posts/2019/12-21-controller-construction" >}}) | [Fetch and Increment]({{< relref "/posts/2018/01-16-fetch-and-increment-construction-and" >}}) |
| **Decoder** | [MOV-8, ALU &amp; SETAB]({{< relref "/posts/2015/01-04-decoder-design-mov-8-alu-setab" >}})<br />[Final Card Design]({{< relref "/posts/2019/12-22-decoder-design-pcb" >}}) | [MOV-8, ALU &amp; SETAB]({{< relref "/posts/2015/06-07-decoder-construction-mov-8-alu-setab" >}})<br />[Final Card Construction]({{< relref "/posts/2020/01-05-decoder-construction" >}}) | |
| **Memory** | Design ([Part1]({{< relref "/posts/2017/09-03-memory-design-part-1-of-2" >}}), [Part2]({{< relref "/posts/2017/09-06-memory-design-part-2-of-2" >}})) | Construction ([Part1]({{< relref "/posts/2017/11-19-memory-construction-part-1-of-2" >}}), [Part2]({{< relref "/posts/2017/11-25-memory-construction-part-2-of-2" >}})) | [Testing]({{< relref "/posts/2017/11-30-memory-test" >}}) |
| **Incrementer** | [1-bit Half Adder]({{< relref "/posts/2017/06-04-incrementer-design-1-bit-half-adder" >}})<br />[16-bit Half Adder]({{< relref "/posts/2017/07-15-incrementer-design-16-bit-half-adder" >}})<br />[Full Design]({{< relref "/posts/2017/07-17-incrementer-design" >}}) | Construction ([Part1]({{< relref "/posts/2017/12-10-incrementer-construction-part-1-of-2" >}}), [Part2]({{< relref "/posts/2017/12-17-incrementer-construction-part-2-of-2" >}})) | [Testing]({{< relref "/posts/2018/01-07-incrementer-test" >}}) |
| **Sequencer** | [Overview]({{< relref "/posts/2014/09-19-sequencing-control-design-overview" >}})<br />[8-cycle FSM]({{< relref "/posts/2015/01-26-sequencer-design-8-cycle-fsm" >}})<br />[24-cycle FSM]({{< relref "/posts/2019/11-01-sequencer-design-24-cycle-fsm" >}})<br />[Pulses C, D and E]({{< relref "/posts/2015/03-22-pulse-distribution-design-pulses-cd-and" >}})<br />[Other Pulses]({{< relref "/posts/2019/11-02-sequencer-design-pulse-dist" >}})<br />[Final Card Design]({{< relref "/posts/2019/11-11-sequencer-design-pcb" >}}) | [8-cycle FSM]({{< relref "/posts/2015/07-08-sequencer-construction-8-cycle-fsm" >}})<br />[Final Card Construction]({{< relref "/posts/2019/11-20-sequencer-construction" >}}) | |
