23:18:38 DEBUG : Logs will be stored at 'Z:/EE_277/lab3/vitis/IDE.log'.
23:18:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive Z:\EE_277\lab3\vitis\temp_xsdb_launch_script.tcl
23:18:42 INFO  : Registering command handlers for Vitis TCF services
23:18:44 INFO  : Platform repository initialization has completed.
23:18:45 INFO  : XSCT server has started successfully.
23:18:46 INFO  : Successfully done setting XSCT server connection channel  
23:18:46 INFO  : plnx-install-location is set to ''
23:18:46 INFO  : Successfully done query RDI_DATADIR 
23:18:46 INFO  : Successfully done setting workspace for the tool. 
23:20:19 INFO  : Result from executing command 'getProjects': lab3_sa
23:20:19 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:20:20 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:20:22 INFO  : Platform 'lab3_sa' is added to custom repositories.
23:20:34 INFO  : Platform 'lab3_sa' is added to custom repositories.
23:22:25 INFO  : Result from executing command 'getProjects': lab3_sa
23:22:25 INFO  : Result from executing command 'getPlatforms': lab3_sa|Z:/EE_277/lab3/vitis/lab3_sa/export/lab3_sa/lab3_sa.xpfm;xilinx_vck190_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|Z:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:22:27 INFO  : Checking for BSP changes to sync application flags for project 'lab3_vit'...
23:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
23:22:34 INFO  : 'jtag frequency' command is executed.
23:22:34 INFO  : Context for 'APU' is selected.
23:22:34 INFO  : System reset is completed.
23:22:37 INFO  : 'after 3000' command is executed.
23:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
23:22:38 INFO  : Device configured successfully with "Z:/EE_277/lab3/vitis/lab3_vit/_ide/bitstream/lab3_sa.bit"
23:22:38 INFO  : Context for 'APU' is selected.
23:22:38 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab3/vitis/lab3_sa/export/lab3_sa/hw/lab3_sa.xsa'.
23:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:38 INFO  : Context for 'APU' is selected.
23:22:38 INFO  : Sourcing of 'Z:/EE_277/lab3/vitis/lab3_vit/_ide/psinit/ps7_init.tcl' is done.
23:22:39 INFO  : 'ps7_init' command is executed.
23:22:39 INFO  : 'ps7_post_config' command is executed.
23:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:39 INFO  : The application 'Z:/EE_277/lab3/vitis/lab3_vit/Debug/lab3_vit.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab3/vitis/lab3_vit/_ide/bitstream/lab3_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab3/vitis/lab3_sa/export/lab3_sa/hw/lab3_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab3/vitis/lab3_vit/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab3/vitis/lab3_vit/Debug/lab3_vit.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:39 INFO  : 'con' command is executed.
23:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:22:39 INFO  : Launch script is exported to file 'Z:\EE_277\lab3\vitis\lab3_vit_sys\_ide\scripts\debugger_lab3_vit-default.tcl'
00:05:43 INFO  : Disconnected from the channel tcfchan#2.
18:53:11 DEBUG : Logs will be stored at 'Z:/EE_277/lab3/vitis/IDE.log'.
18:53:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive Z:\EE_277\lab3\vitis\temp_xsdb_launch_script.tcl
18:53:16 INFO  : XSCT server has started successfully.
18:53:16 INFO  : Successfully done setting XSCT server connection channel  
18:53:16 INFO  : plnx-install-location is set to ''
18:53:16 INFO  : Successfully done setting workspace for the tool. 
18:53:18 INFO  : Platform repository initialization has completed.
18:53:30 INFO  : Registering command handlers for Vitis TCF services
18:53:35 INFO  : Successfully done query RDI_DATADIR 
18:53:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B808E7A' is selected.
18:53:45 INFO  : 'jtag frequency' command is executed.
18:53:45 INFO  : Context for 'APU' is selected.
18:53:45 INFO  : System reset is completed.
18:53:48 INFO  : 'after 3000' command is executed.
18:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}' command is executed.
18:53:50 INFO  : Device configured successfully with "Z:/EE_277/lab3/vitis/lab3_vit/_ide/bitstream/lab3_sa.bit"
18:53:50 INFO  : Context for 'APU' is selected.
18:53:50 INFO  : Hardware design and registers information is loaded from 'Z:/EE_277/lab3/vitis/lab3_sa/export/lab3_sa/hw/lab3_sa.xsa'.
18:53:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:50 INFO  : Context for 'APU' is selected.
18:53:50 INFO  : Sourcing of 'Z:/EE_277/lab3/vitis/lab3_vit/_ide/psinit/ps7_init.tcl' is done.
18:53:50 INFO  : 'ps7_init' command is executed.
18:53:50 INFO  : 'ps7_post_config' command is executed.
18:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : The application 'Z:/EE_277/lab3/vitis/lab3_vit/Debug/lab3_vit.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B808E7A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B808E7A-13722093-0"}
fpga -file Z:/EE_277/lab3/vitis/lab3_vit/_ide/bitstream/lab3_sa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw Z:/EE_277/lab3/vitis/lab3_sa/export/lab3_sa/hw/lab3_sa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source Z:/EE_277/lab3/vitis/lab3_vit/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow Z:/EE_277/lab3/vitis/lab3_vit/Debug/lab3_vit.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : 'con' command is executed.
18:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:50 INFO  : Launch script is exported to file 'Z:\EE_277\lab3\vitis\lab3_vit_sys\_ide\scripts\debugger_lab3_vit-default.tcl'
19:50:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive Z:\EE_277\lab3\vitis\temp_xsdb_launch_script.tcl
