{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706155019386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706155019391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 22:56:59 2024 " "Processing started: Wed Jan 24 22:56:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706155019391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155019391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cordic_fpga -c Cordic_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cordic_fpga -c Cordic_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155019391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706155019710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706155019710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/signature_analyzer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/signature_analyzer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signature_analyzer " "Found entity 1: signature_analyzer" {  } { { "CORDIC-demo/src/verilog/signature_analyzer.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/signature_analyzer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/pseudo_rand_num_gen_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cordic-demo/src/verilog/pseudo_rand_num_gen_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_rand_num_gen_pkg (SystemVerilog) " "Found design unit 1: pseudo_rand_num_gen_pkg (SystemVerilog)" {  } { { "CORDIC-demo/src/verilog/pseudo_rand_num_gen_pkg.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/pseudo_rand_num_gen_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/pseudo_rand_num_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/pseudo_rand_num_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pseudo_rand_num_gen " "Found entity 1: pseudo_rand_num_gen" {  } { { "CORDIC-demo/src/verilog/pseudo_rand_num_gen.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/pseudo_rand_num_gen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/misr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/misr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 misr " "Found entity 1: misr" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/cordic_wrapper_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cordic-demo/src/verilog/cordic_wrapper_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_wrapper_pkg (SystemVerilog) " "Found design unit 1: cordic_wrapper_pkg (SystemVerilog)" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper_pkg.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper_pkg.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/cordic_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/cordic_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_wrapper " "Found entity 1: cordic_wrapper" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/cordic_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/cordic_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_top_5 " "Found entity 1: cordic_top_5" {  } { { "CORDIC-demo/src/verilog/cordic_top.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/async_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/async_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 async_reset " "Found entity 1: async_reset" {  } { { "CORDIC-demo/src/verilog/async_reset.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/async_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706155026197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155026197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cordic_wrapper " "Elaborating entity \"cordic_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706155026251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_reset async_reset:async_rst_0 " "Elaborating entity \"async_reset\" for hierarchy \"async_reset:async_rst_0\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "async_rst_0" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706155026317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pseudo_rand_num_gen pseudo_rand_num_gen:cordic_driver_0 " "Elaborating entity \"pseudo_rand_num_gen\" for hierarchy \"pseudo_rand_num_gen:cordic_driver_0\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "cordic_driver_0" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706155026324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0 " "Elaborating entity \"lfsr\" for hierarchy \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\"" {  } { { "CORDIC-demo/src/verilog/pseudo_rand_num_gen.sv" "lfsr_0" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/pseudo_rand_num_gen.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706155026333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_top_5 cordic_top_5:cordic_top_0 " "Elaborating entity \"cordic_top_5\" for hierarchy \"cordic_top_5:cordic_top_0\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "cordic_top_0" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706155026345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quadrant cordic_top.sv(66) " "Verilog HDL or VHDL warning at cordic_top.sv(66): object \"quadrant\" assigned a value but never read" {  } { { "CORDIC-demo/src/verilog/cordic_top.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_top.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706155026347 "|cordic_wrapper|cordic_top_5:cordic_top_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_prerotate_mode cordic_top.sv(92) " "Verilog HDL or VHDL warning at cordic_top.sv(92): object \"dbg_prerotate_mode\" assigned a value but never read" {  } { { "CORDIC-demo/src/verilog/cordic_top.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_top.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706155026347 "|cordic_wrapper|cordic_top_5:cordic_top_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_func_mode cordic_top.sv(98) " "Verilog HDL or VHDL warning at cordic_top.sv(98): object \"dbg_func_mode\" assigned a value but never read" {  } { { "CORDIC-demo/src/verilog/cordic_top.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_top.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706155026348 "|cordic_wrapper|cordic_top_5:cordic_top_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 18 cordic_top.sv(191) " "Verilog HDL assignment warning at cordic_top.sv(191): truncated value with size 34 to match size of target (18)" {  } { { "CORDIC-demo/src/verilog/cordic_top.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_top.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706155026365 "|cordic_wrapper|cordic_top_5:cordic_top_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 18 cordic_top.sv(192) " "Verilog HDL assignment warning at cordic_top.sv(192): truncated value with size 34 to match size of target (18)" {  } { { "CORDIC-demo/src/verilog/cordic_top.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_top.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706155026366 "|cordic_wrapper|cordic_top_5:cordic_top_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signature_analyzer signature_analyzer:cordic_monitor_0 " "Elaborating entity \"signature_analyzer\" for hierarchy \"signature_analyzer:cordic_monitor_0\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "cordic_monitor_0" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706155026430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "misr signature_analyzer:cordic_monitor_0\|misr:misr_0 " "Elaborating entity \"misr\" for hierarchy \"signature_analyzer:cordic_monitor_0\|misr:misr_0\"" {  } { { "CORDIC-demo/src/verilog/signature_analyzer.sv" "misr_0" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/signature_analyzer.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706155026437 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[1\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[1\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[1\]~1 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[1\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[1\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[1\]~1\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[1\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[1\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[1\]~1 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[1\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[1\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[1\]~1\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[2\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[2\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[2\]~5 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[2\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[2\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[2\]~5\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[2\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[2\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[2\]~5 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[2\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[2\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[2\]~5\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[3\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[3\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[3\]~9 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[3\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[3\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[3\]~9\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[3\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[3\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[3\]~9 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[3\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[3\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[3\]~9\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[4\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[4\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[4\]~13 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[4\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[4\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[4\]~13\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[4\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[4\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[4\]~13 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[4\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[4\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[4\]~13\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[5\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[5\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[5\]~17 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[5\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[5\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[5\]~17\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[5\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[5\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[5\]~17 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[5\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[5\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[5\]~17\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[6\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[6\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[6\]~21 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[6\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[6\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[6\]~21\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[6\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[6\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[6\]~21 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[6\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[6\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[6\]~21\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[7\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[7\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[7\]~25 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[7\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[7\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[7\]~25\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[7\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[7\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[7\]~25 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[7\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[7\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[7\]~25\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[8\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[8\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[8\]~29 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[8\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[8\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[8\]~29\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[8\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[8\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[8\]~29 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[8\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[8\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[8\]~29\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[9\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[9\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[9\]~33 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[9\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[9\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[9\]~33\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[9\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[9\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[9\]~33 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[9\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[9\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[9\]~33\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[10\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[10\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[10\]~37 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[10\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[10\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[10\]~37\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[10\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[10\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[10\]~37 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[10\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[10\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[10\]~37\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[11\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[11\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[11\]~41 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[11\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[11\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[11\]~41\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[11\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[11\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[11\]~41 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[11\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[11\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[11\]~41\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[12\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[12\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[12\]~45 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[12\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[12\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[12\]~45\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[12\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[12\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[12\]~45 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[12\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[12\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[12\]~45\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[13\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[13\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[13\]~49 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[13\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[13\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[13\]~49\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[13\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[13\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[13\]~49 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[13\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[13\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[13\]~49\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[14\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[14\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[14\]~53 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[14\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[14\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[14\]~53\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[14\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[14\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[14\]~53 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[14\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[14\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[14\]~53\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[15\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[15\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[15\]~57 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[15\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[15\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[15\]~57\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[15\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[15\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[15\]~57 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[15\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[15\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[15\]~57\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[16\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[16\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[16\]~61 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[16\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[16\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[16\]~61\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[16\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[16\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[16\]~61 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[16\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[16\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[16\]~61\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[17\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[17\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[17\]~65 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[17\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[17\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[17\]~65\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[18\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[18\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[18\]~69 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[18\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[18\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[18\]~69\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[19\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[19\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[19\]~73 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[19\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[19\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[19\]~73\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[17\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[17\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[17\]~65 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[17\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[17\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[17\]~65\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[20\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[20\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[20\]~77 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[20\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[20\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[20\]~77\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[18\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[18\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[18\]~69 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[18\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[18\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[18\]~69\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[21\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[21\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[21\]~81 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[21\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[21\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[21\]~81\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[19\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[19\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[19\]~73 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[19\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[19\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[19\]~73\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[22\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[22\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[22\]~85 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[22\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[22\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[22\]~85\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[20\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[20\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[20\]~77 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[20\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[20\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[20\]~77\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[23\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[23\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[23\]~89 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[23\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[23\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[23\]~89\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[21\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[21\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[21\]~81 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[21\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[21\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[21\]~81\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[24\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[24\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[24\]~93 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[24\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[24\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[24\]~93\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[22\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[22\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[22\]~85 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[22\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[22\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[22\]~85\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[25\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[25\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[25\]~97 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[25\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[25\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[25\]~97\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[23\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[23\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[23\]~89 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[23\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[23\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[23\]~89\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[26\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[26\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[26\]~101 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[26\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[26\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[26\]~101\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[24\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[24\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[24\]~93 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[24\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[24\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[24\]~93\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[27\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[27\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[27\]~105 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[27\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[27\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[27\]~105\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[25\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[25\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[25\]~97 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[25\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[25\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[25\]~97\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[28\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[28\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[28\]~109 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[28\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[28\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[28\]~109\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[26\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[26\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[26\]~101 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[26\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[26\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[26\]~101\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[29\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[29\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[29\]~113 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[29\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[29\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[29\]~113\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[27\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[27\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[27\]~105 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[27\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[27\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[27\]~105\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[30\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[30\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[30\]~117 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[30\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[30\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[30\]~117\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[28\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[28\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[28\]~109 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[28\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[28\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[28\]~109\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[31\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[31\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[31\]~121 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[31\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[31\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[31\]~121\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[29\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[29\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[29\]~113 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[29\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[29\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[29\]~113\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[32\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[32\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[32\]~125 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[32\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[32\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[32\]~125\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[30\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[30\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[30\]~117 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[30\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[30\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[30\]~117\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[33\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[33\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[33\]~129 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[33\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[33\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[33\]~129\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[31\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[31\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[31\]~121 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[31\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[31\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[31\]~121\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[34\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[34\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[34\]~133 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[34\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[34\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[34\]~133\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[32\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[32\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[32\]~125 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[32\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[32\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[32\]~125\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[35\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[35\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[35\]~137 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[35\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[35\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[35\]~137\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[36\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[36\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[36\]~141 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[36\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[36\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[36\]~141\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[37\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[37\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[37\]~145 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[37\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[37\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[37\]~145\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[33\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[33\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[33\]~129 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[33\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[33\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[33\]~129\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[38\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[38\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[38\]~149 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[38\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[38\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[38\]~149\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[34\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[34\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[34\]~133 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[34\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[34\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[34\]~133\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[39\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[39\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[39\]~153 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[39\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[39\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[39\]~153\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[35\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[35\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[35\]~137 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[35\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[35\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[35\]~137\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[40\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[40\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[40\]~157 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[40\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[40\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[40\]~157\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[36\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[36\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[36\]~141 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[36\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[36\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[36\]~141\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[41\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[41\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[41\]~161 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[41\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[41\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[41\]~161\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[37\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[37\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[37\]~145 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[37\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[37\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[37\]~145\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[42\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[42\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[42\]~165 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[42\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[42\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[42\]~165\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[38\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[38\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[38\]~149 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[38\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[38\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[38\]~149\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[43\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[43\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[43\]~169 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[43\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[43\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[43\]~169\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[39\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[39\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[39\]~153 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[39\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[39\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[39\]~153\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[44\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[44\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[44\]~173 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[44\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[44\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[44\]~173\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[40\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[40\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[40\]~157 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[40\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[40\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[40\]~157\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[45\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[45\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[45\]~177 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[45\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[45\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[45\]~177\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[41\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[41\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[41\]~161 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[41\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[41\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[41\]~161\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[46\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[46\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[46\]~181 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[46\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[46\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[46\]~181\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[42\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[42\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[42\]~165 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[42\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[42\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[42\]~165\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[47\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[47\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[47\]~185 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[47\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[47\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[47\]~185\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[43\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[43\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[43\]~169 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[43\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[43\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[43\]~169\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[48\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[48\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[48\]~189 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[48\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[48\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[48\]~189\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[44\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[44\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[44\]~173 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[44\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[44\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[44\]~173\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[49\] signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[49\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[49\]~193 " "Register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[49\]\" is converted into an equivalent circuit using register \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[49\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[49\]~193\"" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|signature_analyzer:cordic_monitor_0|misr:misr_0|r_misr_data[49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[45\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[45\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[45\]~177 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[45\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[45\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[45\]~177\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[46\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[46\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[46\]~181 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[46\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[46\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[46\]~181\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[47\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[47\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[47\]~185 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[47\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[47\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[47\]~185\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[48\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[48\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[48\]~189 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[48\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[48\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[48\]~189\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[49\] pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[49\]~_emulated signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[49\]~193 " "Register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[49\]\" is converted into an equivalent circuit using register \"pseudo_rand_num_gen:cordic_driver_0\|lfsr:lfsr_0\|r_lfsr_data\[49\]~_emulated\" and latch \"signature_analyzer:cordic_monitor_0\|misr:misr_0\|r_misr_data\[49\]~193\"" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706155027480 "|cordic_wrapper|pseudo_rand_num_gen:cordic_driver_0|lfsr:lfsr_0|r_lfsr_data[49]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1706155027480 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706155028025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706155028885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706155029619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706155029619 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[16\] " "No output dependent on input pin \"i_data\[16\]\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706155030092 "|cordic_wrapper|i_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[17\] " "No output dependent on input pin \"i_data\[17\]\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706155030092 "|cordic_wrapper|i_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[34\] " "No output dependent on input pin \"i_data\[34\]\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706155030092 "|cordic_wrapper|i_data[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[35\] " "No output dependent on input pin \"i_data\[35\]\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706155030092 "|cordic_wrapper|i_data[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[52\] " "No output dependent on input pin \"i_data\[52\]\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706155030092 "|cordic_wrapper|i_data[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[53\] " "No output dependent on input pin \"i_data\[53\]\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706155030092 "|cordic_wrapper|i_data[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[55\] " "No output dependent on input pin \"i_data\[55\]\"" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706155030092 "|cordic_wrapper|i_data[55]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706155030092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2225 " "Implemented 2225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "114 " "Implemented 114 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706155030098 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706155030098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2051 " "Implemented 2051 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706155030098 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1706155030098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706155030098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706155030135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 22:57:10 2024 " "Processing ended: Wed Jan 24 22:57:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706155030135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706155030135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706155030135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706155030135 ""}
