[INF:CM0023] Creating log file ../../build/regression/ComplexEscaped/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<78> s<77> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<12> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<12> s<11> l<1:8> el<1:11>
n<> u<3> t<PortDir_Out> p<8> s<7> l<1:12> el<1:18>
n<> u<4> t<String_type> p<5> l<1:19> el<1:25>
n<> u<5> t<Data_type> p<6> c<4> l<1:19> el<1:25>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1:19> el<1:25>
n<> u<7> t<Net_port_type> p<8> c<6> l<1:19> el<1:25>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1:12> el<1:25>
n<o> u<9> t<StringConst> p<10> l<1:26> el<1:27>
n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1:12> el<1:27>
n<> u<11> t<List_of_port_declarations> p<12> c<10> l<1:11> el<1:28>
n<> u<12> t<Module_ansi_header> p<37> c<1> s<36> l<1:1> el<1:29>
n<o> u<13> t<StringConst> p<14> l<3:7> el<3:8>
n<> u<14> t<Ps_or_hierarchical_identifier> p<17> c<13> s<16> l<3:7> el<3:8>
n<> u<15> t<Bit_select> p<16> l<3:9> el<3:9>
n<> u<16> t<Select> p<17> c<15> l<3:9> el<3:9>
n<> u<17> t<Variable_lvalue> p<23> c<14> s<18> l<3:7> el<3:8>
n<> u<18> t<AssignOp_Assign> p<23> s<22> l<3:9> el<3:10>
n<"\\/ _| __| | '_ \\ / _` / "> u<19> t<StringLiteral> p<20> l<3:11> el<3:47>
n<> u<20> t<Primary_literal> p<21> c<19> l<3:11> el<3:47>
n<> u<21> t<Primary> p<22> c<20> l<3:11> el<3:47>
n<> u<22> t<Expression> p<23> c<21> l<3:11> el<3:47>
n<> u<23> t<Operator_assignment> p<24> c<17> l<3:7> el<3:47>
n<> u<24> t<Blocking_assignment> p<25> c<23> l<3:7> el<3:47>
n<> u<25> t<Statement_item> p<26> c<24> l<3:7> el<3:48>
n<> u<26> t<Statement> p<27> c<25> l<3:7> el<3:48>
n<> u<27> t<Statement_or_null> p<29> c<26> s<28> l<3:7> el<3:48>
n<> u<28> t<End> p<29> l<4:4> el<4:7>
n<> u<29> t<Seq_block> p<30> c<27> l<2:12> el<4:7>
n<> u<30> t<Statement_item> p<31> c<29> l<2:12> el<4:7>
n<> u<31> t<Statement> p<32> c<30> l<2:12> el<4:7>
n<> u<32> t<Statement_or_null> p<33> c<31> l<2:12> el<4:7>
n<> u<33> t<Initial_construct> p<34> c<32> l<2:4> el<4:7>
n<> u<34> t<Module_common_item> p<35> c<33> l<2:4> el<4:7>
n<> u<35> t<Module_or_generate_item> p<36> c<34> l<2:4> el<4:7>
n<> u<36> t<Non_port_module_item> p<37> c<35> l<2:4> el<4:7>
n<> u<37> t<Module_declaration> p<38> c<12> l<1:1> el<5:10>
n<> u<38> t<Description> p<77> c<37> s<76> l<1:1> el<5:10>
n<> u<39> t<Module_keyword> p<50> s<40> l<6:1> el<6:7>
n<top> u<40> t<StringConst> p<50> s<49> l<6:8> el<6:11>
n<> u<41> t<PortDir_Out> p<46> s<45> l<6:12> el<6:18>
n<> u<42> t<String_type> p<43> l<6:19> el<6:25>
n<> u<43> t<Data_type> p<44> c<42> l<6:19> el<6:25>
n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<6:19> el<6:25>
n<> u<45> t<Net_port_type> p<46> c<44> l<6:19> el<6:25>
n<> u<46> t<Net_port_header> p<48> c<41> s<47> l<6:12> el<6:25>
n<o> u<47> t<StringConst> p<48> l<6:26> el<6:27>
n<> u<48> t<Ansi_port_declaration> p<49> c<46> l<6:12> el<6:27>
n<> u<49> t<List_of_port_declarations> p<50> c<48> l<6:11> el<6:28>
n<> u<50> t<Module_ansi_header> p<75> c<39> s<74> l<6:1> el<6:29>
n<o> u<51> t<StringConst> p<52> l<8:7> el<8:8>
n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<8:7> el<8:8>
n<> u<53> t<Bit_select> p<54> l<8:9> el<8:9>
n<> u<54> t<Select> p<55> c<53> l<8:9> el<8:9>
n<> u<55> t<Variable_lvalue> p<61> c<52> s<56> l<8:7> el<8:8>
n<> u<56> t<AssignOp_Assign> p<61> s<60> l<8:9> el<8:10>
n<"\\/ _| __| | '_ \\ / _` / "> u<57> t<StringLiteral> p<58> l<8:11> el<8:47>
n<> u<58> t<Primary_literal> p<59> c<57> l<8:11> el<8:47>
n<> u<59> t<Primary> p<60> c<58> l<8:11> el<8:47>
n<> u<60> t<Expression> p<61> c<59> l<8:11> el<8:47>
n<> u<61> t<Operator_assignment> p<62> c<55> l<8:7> el<8:47>
n<> u<62> t<Blocking_assignment> p<63> c<61> l<8:7> el<8:47>
n<> u<63> t<Statement_item> p<64> c<62> l<8:7> el<8:48>
n<> u<64> t<Statement> p<65> c<63> l<8:7> el<8:48>
n<> u<65> t<Statement_or_null> p<67> c<64> s<66> l<8:7> el<8:48>
n<> u<66> t<End> p<67> l<9:4> el<9:7>
n<> u<67> t<Seq_block> p<68> c<65> l<7:12> el<9:7>
n<> u<68> t<Statement_item> p<69> c<67> l<7:12> el<9:7>
n<> u<69> t<Statement> p<70> c<68> l<7:12> el<9:7>
n<> u<70> t<Statement_or_null> p<71> c<69> l<7:12> el<9:7>
n<> u<71> t<Initial_construct> p<72> c<70> l<7:4> el<9:7>
n<> u<72> t<Module_common_item> p<73> c<71> l<7:4> el<9:7>
n<> u<73> t<Module_or_generate_item> p<74> c<72> l<7:4> el<9:7>
n<> u<74> t<Non_port_module_item> p<75> c<73> l<7:4> el<9:7>
n<> u<75> t<Module_declaration> p<76> c<50> l<6:1> el<10:10>
n<> u<76> t<Description> p<77> c<75> l<6:1> el<10:10>
n<> u<77> t<Source_text> p<78> c<38> l<1:1> el<10:10>
n<> u<78> t<Top_level_rule> l<1:1> el<13:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[WRN:CP0334] dut.sv:6:1: Colliding compilation unit name: "top",
             dut.sv:1:1: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0505] dut.sv:6:1: Multiply defined module "work@top",
             dut.sv:1:1: previous definition.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ComplexEscaped/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ComplexEscaped/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ComplexEscaped/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:26, endln:1:27, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:1:26, endln:1:27, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:26, endln:1:27, parent:work@top
  |vpiProcess:
  \_initial: , line:2:4, endln:4:7, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:4:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:3:7, endln:3:47, parent:work@top
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:3:11, endln:3:47
          |vpiDecompile:\\/ _| __| | '_ \\ / _` / 
          |vpiSize:26
          |STRING:\\/ _| __| | '_ \\ / _` / 
          |vpiConstType:6
        |vpiLhs:
        \_ref_obj: (work@top.o), line:3:7, endln:3:8, parent:work@top
          |vpiName:o
          |vpiFullName:work@top.o
          |vpiActual:
          \_string_var: (work@top.o), line:1:26, endln:1:27, parent:work@top
            |vpiTypespec:
            \_string_typespec: , line:1:19, endln:1:25
            |vpiName:o
            |vpiFullName:work@top.o
            |vpiVisibility:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiName:work@top
  |vpiVariables:
  \_string_var: (work@top.o), line:1:26, endln:1:27, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:26, endln:1:27, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:26, endln:1:27, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_string_var: (work@top.o), line:1:26, endln:1:27, parent:work@top
    |vpiTypedef:
    \_string_typespec: , line:1:19, endln:1:25
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiProcess:
  \_initial: , line:2:4, endln:4:7, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:4:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:3:7, endln:3:47, parent:work@top
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:3:11, endln:3:47
        |vpiLhs:
        \_ref_obj: (work@top.o), line:3:7, endln:3:8
          |vpiName:o
          |vpiFullName:work@top.o
          |vpiActual:
          \_string_var: (work@top.o), line:1:26, endln:1:27, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv | ${SURELOG_DIR}/build/regression/ComplexEscaped/roundtrip/dut_000.sv | 1 | 5 | 

