{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679172536914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679172536915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 17:48:56 2023 " "Processing started: Sat Mar 18 17:48:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679172536915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172536915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarme -c Alarme " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarme -c Alarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172536915 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D0\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D0\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537230 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D1\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D1\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537230 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D2\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D2\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537230 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D3\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D3\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537230 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D4\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D4\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537231 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D5\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D5\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537231 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D6\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D6\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537231 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D7\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D7\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537231 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D0\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D0\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537248 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D1\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D1\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537248 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D2\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D2\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537248 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D3\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D3\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537248 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D4\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D4\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537248 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D5\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D5\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537248 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D6\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D6\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537248 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D7\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D7\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172537248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679172538952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679172538952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paralell_protocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paralell_protocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Paralell_protocol-RTL " "Found design unit 1: Paralell_protocol-RTL" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Paralell_protocol " "Found entity 1: Paralell_protocol" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv7_seg-hardware " "Found design unit 1: Conv7_seg-hardware" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Conv7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549608 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv7_seg " "Found entity 1: Conv7_seg" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Conv7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_display_paralelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_display_paralelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_display_paralelo-hardware " "Found design unit 1: Controlador_display_paralelo-hardware" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Controlador_display_paralelo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_display_paralelo " "Found entity 1: Controlador_display_paralelo" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Controlador_display_paralelo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarme-hardware " "Found design unit 1: Alarme-hardware" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarme " "Found entity 1: Alarme" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-RTL " "Found design unit 1: clock_generator-RTL" {  } { { "clock_generator.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/clock_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549616 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/clock_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_button-RTL " "Found design unit 1: read_button-RTL" {  } { { "read_button.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/read_button.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549619 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_button " "Found entity 1: read_button" {  } { { "read_button.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/read_button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_regressivo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_regressivo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_regressivo-RTL " "Found design unit 1: contador_regressivo-RTL" {  } { { "contador_regressivo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/contador_regressivo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549622 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_regressivo " "Found entity 1: contador_regressivo" {  } { { "contador_regressivo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/contador_regressivo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_multiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_multiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_multiplex-RTL " "Found design unit 1: display_multiplex-RTL" {  } { { "display_multiplex.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/display_multiplex.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549624 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_multiplex " "Found entity 1: display_multiplex" {  } { { "display_multiplex.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/display_multiplex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinational_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combinational_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinational_circuit-RTL " "Found design unit 1: combinational_circuit-RTL" {  } { { "combinational_circuit.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/combinational_circuit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549627 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinational_circuit " "Found entity 1: combinational_circuit" {  } { { "combinational_circuit.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/combinational_circuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172549627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549627 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_GENERICS" "clock_generator 0 Alarme.vhd(152) " "VHDL Generic Map Aspect error at Alarme.vhd(152): too many actuals for block \"clock_generator\" with only 0 formals" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 152 0 0 } }  } 0 10588 "VHDL Generic Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1679172549628 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clock_generator Alarme.vhd(50) " "HDL error at Alarme.vhd(50): see declaration for object \"clock_generator\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 50 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172549629 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "CLK_50 Alarme.vhd(152) " "VHDL error at Alarme.vhd(152): formal port or parameter \"CLK_50\" must have actual or default value" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 152 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1679172549631 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "CLK_50 Alarme.vhd(52) " "HDL error at Alarme.vhd(52): see declaration for object \"CLK_50\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 52 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172549631 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "RESET Alarme.vhd(152) " "VHDL error at Alarme.vhd(152): formal port or parameter \"RESET\" must have actual or default value" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 152 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1679172549631 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RESET Alarme.vhd(53) " "HDL error at Alarme.vhd(53): see declaration for object \"RESET\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 53 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679172549631 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679172549770 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 18 17:49:09 2023 " "Processing ended: Sat Mar 18 17:49:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679172549770 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679172549770 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679172549770 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679172549770 ""}
