Loading plugins phase: Elapsed time ==> 0s.198ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj -d CY8C3246PVI-147 -s C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (isr_clock's accuracy range '100  Hz -55% +100%, (45  Hz - 200  Hz)' is not within the specified tolerance range '100  Hz +/- 5%, (95  Hz - 105  Hz)'.).
 * C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cydwr (isr_clock)
 * C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\TopDesign\TopDesign.cysch (Instance:isr_clock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.161ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.101ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
======================================================================

======================================================================
Compiling:  firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
======================================================================

======================================================================
Compiling:  firmware.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 31 15:58:23 2016


======================================================================
Compiling:  firmware.v
Program  :   vpp
Options  :    -yv2 -q10 firmware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 31 15:58:23 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'firmware.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  firmware.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 31 15:58:24 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\codegentemp\firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\codegentemp\firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  firmware.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 31 15:58:25 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\codegentemp\firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\codegentemp\firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_3251
	\UART_RS485:BUART:reset_sr\
	Net_3602
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_3601
	\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_2:lt\
	\UART_RS485:BUART:sRX:MODULE_2:eq\
	\UART_RS485:BUART:sRX:MODULE_2:gt\
	\UART_RS485:BUART:sRX:MODULE_2:gte\
	\UART_RS485:BUART:sRX:MODULE_2:lte\
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	Net_2292
	Net_2293
	Net_2294
	Net_2296
	Net_2297
	Net_2298
	Net_2299
	Net_2923
	Net_2924
	Net_2925
	Net_2927
	Net_2928
	Net_2929
	Net_2930
	Net_3133
	Net_3134
	Net_3135
	Net_3136
	Net_3137
	Net_3138
	Net_3139
	\MY_TIMER:Net_260\
	Net_3182
	Net_3187
	\MY_TIMER:Net_53\
	\MY_TIMER:TimerUDB:ctrl_ten\
	\MY_TIMER:TimerUDB:ctrl_cmode_0\
	\MY_TIMER:TimerUDB:ctrl_tmode_1\
	\MY_TIMER:TimerUDB:ctrl_tmode_0\
	\MY_TIMER:TimerUDB:ctrl_ic_1\
	\MY_TIMER:TimerUDB:ctrl_ic_0\
	Net_3186
	\MY_TIMER:TimerUDB:zeros_3\
	\MY_TIMER:Net_102\
	\MY_TIMER:Net_266\
	Net_3571
	\WATCHDOG_COUNTER:Net_89\
	\WATCHDOG_COUNTER:Net_95\
	\WATCHDOG_COUNTER:Net_102\
	Net_3579
	Net_3580
	Net_3581
	Net_3582
	Net_3583
	Net_3584
	Net_3585
	Net_3589
	Net_3590
	Net_3591
	Net_3592
	Net_3593
	Net_3594
	Net_3595
	\SPI_IMU:BSPIM:mosi_after_ld\
	\SPI_IMU:BSPIM:so_send\
	\SPI_IMU:BSPIM:mosi_fin\
	\SPI_IMU:BSPIM:mosi_cpha_1\
	\SPI_IMU:BSPIM:mosi_cpha_0\
	\SPI_IMU:BSPIM:pre_mosi\
	\SPI_IMU:BSPIM:dpcounter_zero\
	\SPI_IMU:BSPIM:control_7\
	\SPI_IMU:BSPIM:control_6\
	\SPI_IMU:BSPIM:control_5\
	\SPI_IMU:BSPIM:control_4\
	\SPI_IMU:BSPIM:control_3\
	\SPI_IMU:BSPIM:control_2\
	\SPI_IMU:BSPIM:control_1\
	\SPI_IMU:BSPIM:control_0\
	\SPI_IMU:Net_294\
	\SPI_IMU:Net_289\
	\Chip_Select_A:control_bus_7\
	\Chip_Select_A:control_bus_6\
	\Chip_Select_A:control_bus_5\
	\Chip_Select_A:control_bus_4\
	\demux_1:tmp__demux_1_2_reg\
	\demux_1:tmp__demux_1_3_reg\
	Net_4105
	Net_4106
	\demux_2:tmp__demux_2_15_reg\
	Net_3980
	\Chip_Select_B:control_bus_7\
	\Chip_Select_B:control_bus_6\
	\Chip_Select_B:control_bus_5\
	\Chip_Select_B:control_bus_4\
	\Chip_Select_B:control_bus_3\
	\Chip_Select_B:control_bus_2\


Deleted 112 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_20
Aliasing one to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \PACER_TIMER:Net_260\ to Net_20
Aliasing Net_3249 to Net_20
Aliasing \PACER_TIMER:Net_102\ to tmpOE__RS_485_EN_net_0
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to Net_20
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to Net_20
Aliasing \UART_RS485:BUART:FinalParityType_1\ to Net_20
Aliasing \UART_RS485:BUART:FinalParityType_0\ to Net_20
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to Net_20
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to Net_20
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to Net_20
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to Net_20
Aliasing \UART_RS485:BUART:tx_status_6\ to Net_20
Aliasing \UART_RS485:BUART:tx_status_5\ to Net_20
Aliasing \UART_RS485:BUART:tx_status_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__RS_485_EN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\ to tmpOE__RS_485_EN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__RS_485_EN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODIN2_6\ to \UART_RS485:BUART:sRX:MODIN1_6\
Aliasing \UART_RS485:BUART:sRX:MODIN2_5\ to \UART_RS485:BUART:sRX:MODIN1_5\
Aliasing \UART_RS485:BUART:sRX:MODIN2_4\ to \UART_RS485:BUART:sRX:MODIN1_4\
Aliasing \UART_RS485:BUART:sRX:MODIN2_3\ to \UART_RS485:BUART:sRX:MODIN1_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__USB_VDD_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \RS485_CTS:clk\ to Net_20
Aliasing \RS485_CTS:rst\ to Net_20
Aliasing \FTDI_ENABLE_REG:clk\ to Net_20
Aliasing \FTDI_ENABLE_REG:rst\ to Net_20
Aliasing \RESET_FF:clk\ to Net_20
Aliasing \RESET_FF:rst\ to Net_20
Aliasing \FF_STATUS:status_1\ to Net_20
Aliasing \FF_STATUS:status_2\ to Net_20
Aliasing \FF_STATUS:status_3\ to Net_20
Aliasing \FF_STATUS:status_4\ to Net_20
Aliasing \FF_STATUS:status_5\ to Net_20
Aliasing \FF_STATUS:status_6\ to Net_20
Aliasing \FF_STATUS:status_7\ to Net_20
Aliasing \MY_TIMER:TimerUDB:ctrl_cmode_1\ to Net_20
Aliasing \MY_TIMER:TimerUDB:trigger_enable\ to tmpOE__RS_485_EN_net_0
Aliasing \MY_TIMER:TimerUDB:status_6\ to Net_20
Aliasing \MY_TIMER:TimerUDB:status_5\ to Net_20
Aliasing \MY_TIMER:TimerUDB:status_4\ to Net_20
Aliasing \MY_TIMER:TimerUDB:status_0\ to \MY_TIMER:TimerUDB:tc_i\
Aliasing Net_12 to Net_20
Aliasing \WATCHDOG_COUNTER:Net_82\ to Net_20
Aliasing \WATCHDOG_COUNTER:Net_91\ to Net_20
Aliasing \WATCHDOG_ENABLER:clk\ to Net_20
Aliasing \WATCHDOG_ENABLER:rst\ to Net_20
Aliasing \WATCHDOG_REFRESH:rst\ to Net_20
Aliasing \SPI_IMU:BSPIM:pol_supprt\ to tmpOE__RS_485_EN_net_0
Aliasing \SPI_IMU:BSPIM:tx_status_3\ to \SPI_IMU:BSPIM:load_rx_data\
Aliasing \SPI_IMU:BSPIM:tx_status_6\ to Net_20
Aliasing \SPI_IMU:BSPIM:tx_status_5\ to Net_20
Aliasing \SPI_IMU:BSPIM:rx_status_3\ to Net_20
Aliasing \SPI_IMU:BSPIM:rx_status_2\ to Net_20
Aliasing \SPI_IMU:BSPIM:rx_status_1\ to Net_20
Aliasing \SPI_IMU:BSPIM:rx_status_0\ to Net_20
Aliasing Net_3674 to Net_20
Aliasing tmpOE__MISO_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \Chip_Select_A:clk\ to Net_20
Aliasing \Chip_Select_A:rst\ to Net_20
Aliasing tmpOE__CS01_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS02_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS03_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS04_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS05_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS06_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS07_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS08_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS09_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS10_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS11_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS12_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS13_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS14_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS15_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS16_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CS00_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__Opto_Pin_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \Chip_Select_B:clk\ to Net_20
Aliasing \Chip_Select_B:rst\ to Net_20
Aliasing \MY_TIMER:TimerUDB:capture_last\\D\ to Net_20
Aliasing \MY_TIMER:TimerUDB:hwEnable_reg\\D\ to \MY_TIMER:TimerUDB:run_mode\
Aliasing \MY_TIMER:TimerUDB:capture_out_reg_i\\D\ to \MY_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing \SPI_IMU:BSPIM:so_send_reg\\D\ to Net_20
Aliasing \SPI_IMU:BSPIM:mosi_pre_reg\\D\ to Net_20
Aliasing \SPI_IMU:BSPIM:dpcounter_one_reg\\D\ to \SPI_IMU:BSPIM:load_rx_data\
Aliasing \SPI_IMU:BSPIM:ld_ident\\D\ to Net_20
Removing Rhs of wire Net_6117[3] = \UART_RS485:BUART:rx_interrupt_out\[57]
Removing Lhs of wire zero[11] = Net_20[4]
Removing Lhs of wire one[12] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__RS485_TX_net_0[15] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__RS485_RX_net_0[22] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \PACER_TIMER:Net_260\[30] = Net_20[4]
Removing Lhs of wire \PACER_TIMER:Net_266\[31] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire Net_3249[32] = Net_20[4]
Removing Rhs of wire Net_3264[37] = \PACER_TIMER:Net_51\[33]
Removing Lhs of wire \PACER_TIMER:Net_102\[38] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:Net_61\[40] = Net_124[1]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[44] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[45] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[46] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[47] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[48] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[49] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[50] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[51] = Net_20[4]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[61] = \UART_RS485:BUART:tx_bitclk_dp\[97]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[107] = \UART_RS485:BUART:tx_counter_dp\[98]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[108] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[109] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[110] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[112] = \UART_RS485:BUART:tx_fifo_empty\[75]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[114] = \UART_RS485:BUART:tx_fifo_notfull\[74]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[127] = Net_6196[23]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[178] = \UART_RS485:BUART:rx_break_status\[179]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[180] = \UART_RS485:BUART:rx_parity_error_status\[181]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[182] = \UART_RS485:BUART:rx_stop_bit_error\[183]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[192] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[319]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_1\[194] = \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\[243]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\[198] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\[265]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\[199] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\[200] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\[201] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_3\[202] = \UART_RS485:BUART:sRX:MODIN1_6\[203]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_6\[203] = \UART_RS485:BUART:rx_count_6\[168]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_2\[204] = \UART_RS485:BUART:sRX:MODIN1_5\[205]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_5\[205] = \UART_RS485:BUART:rx_count_5\[169]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_1\[206] = \UART_RS485:BUART:sRX:MODIN1_4\[207]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_4\[207] = \UART_RS485:BUART:rx_count_4\[170]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_0\[208] = \UART_RS485:BUART:sRX:MODIN1_3\[209]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_3\[209] = \UART_RS485:BUART:rx_count_3\[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\[210] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\[211] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\[212] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\[213] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\[214] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\[215] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\[216] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_6\[217] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_5\[218] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_4\[219] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_3\[220] = \UART_RS485:BUART:rx_count_6\[168]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_2\[221] = \UART_RS485:BUART:rx_count_5\[169]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_1\[222] = \UART_RS485:BUART:rx_count_4\[170]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_0\[223] = \UART_RS485:BUART:rx_count_3\[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_6\[224] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_5\[225] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_4\[226] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_3\[227] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_2\[228] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_1\[229] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_0\[230] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newa_0\[245] = Net_6196[23]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newb_0\[246] = \UART_RS485:BUART:rx_parity_bit\[197]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:dataa_0\[247] = Net_6196[23]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:datab_0\[248] = \UART_RS485:BUART:rx_parity_bit\[197]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[249] = Net_6196[23]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[250] = \UART_RS485:BUART:rx_parity_bit\[197]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[252] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[253] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[251]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[254] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[251]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[275] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[276] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[277] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[278] = \UART_RS485:BUART:rx_count_6\[168]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[279] = \UART_RS485:BUART:rx_count_6\[168]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[280] = \UART_RS485:BUART:rx_count_5\[169]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[281] = \UART_RS485:BUART:rx_count_5\[169]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[282] = \UART_RS485:BUART:rx_count_4\[170]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[283] = \UART_RS485:BUART:rx_count_4\[170]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[284] = \UART_RS485:BUART:rx_count_3\[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[285] = \UART_RS485:BUART:rx_count_3\[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[286] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[287] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[288] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[289] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[290] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[291] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[292] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[293] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[294] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[295] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[296] = \UART_RS485:BUART:rx_count_6\[168]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[297] = \UART_RS485:BUART:rx_count_5\[169]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[298] = \UART_RS485:BUART:rx_count_4\[170]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[299] = \UART_RS485:BUART:rx_count_3\[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[300] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[301] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[302] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[303] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[304] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[305] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[306] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__USB_VDD_net_0[322] = tmpOE__RS_485_EN_net_0[6]
Removing Rhs of wire Net_3200[323] = \RS485_CTS:control_out_0\[337]
Removing Rhs of wire Net_3200[323] = \RS485_CTS:control_0\[360]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[329] = tmpOE__RS_485_EN_net_0[6]
Removing Rhs of wire Net_3196[330] = \FTDI_ENABLE_REG:control_out_0\[363]
Removing Rhs of wire Net_3196[330] = \FTDI_ENABLE_REG:control_0\[386]
Removing Lhs of wire \RS485_CTS:clk\[335] = Net_20[4]
Removing Lhs of wire \RS485_CTS:rst\[336] = Net_20[4]
Removing Lhs of wire \FTDI_ENABLE_REG:clk\[361] = Net_20[4]
Removing Lhs of wire \FTDI_ENABLE_REG:rst\[362] = Net_20[4]
Removing Lhs of wire Net_3018[389] = cy_srff_1[387]
Removing Rhs of wire Net_3334[390] = \RESET_FF:control_out_0\[393]
Removing Rhs of wire Net_3334[390] = \RESET_FF:control_0\[416]
Removing Lhs of wire \RESET_FF:clk\[391] = Net_20[4]
Removing Lhs of wire \RESET_FF:rst\[392] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_0\[417] = cy_srff_1[387]
Removing Lhs of wire \FF_STATUS:status_1\[418] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_2\[419] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_3\[420] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_4\[421] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_5\[422] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_6\[423] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_7\[424] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:ctrl_enable\[445] = \MY_TIMER:TimerUDB:control_7\[437]
Removing Lhs of wire \MY_TIMER:TimerUDB:ctrl_cmode_1\[447] = Net_20[4]
Removing Rhs of wire \MY_TIMER:TimerUDB:timer_enable\[456] = \MY_TIMER:TimerUDB:runmode_enable\[468]
Removing Rhs of wire \MY_TIMER:TimerUDB:run_mode\[457] = \MY_TIMER:TimerUDB:hwEnable\[458]
Removing Lhs of wire \MY_TIMER:TimerUDB:run_mode\[457] = \MY_TIMER:TimerUDB:control_7\[437]
Removing Lhs of wire \MY_TIMER:TimerUDB:trigger_enable\[460] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:tc_i\[462] = \MY_TIMER:TimerUDB:status_tc\[459]
Removing Lhs of wire \MY_TIMER:TimerUDB:capt_fifo_load_int\[467] = \MY_TIMER:TimerUDB:capt_fifo_load\[455]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_6\[470] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_5\[471] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_4\[472] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_0\[473] = \MY_TIMER:TimerUDB:status_tc\[459]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_1\[474] = \MY_TIMER:TimerUDB:capt_fifo_load\[455]
Removing Rhs of wire \MY_TIMER:TimerUDB:status_2\[475] = \MY_TIMER:TimerUDB:fifo_full\[476]
Removing Rhs of wire \MY_TIMER:TimerUDB:status_3\[477] = \MY_TIMER:TimerUDB:fifo_nempty\[478]
Removing Lhs of wire Net_12[480] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_2\[481] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_1\[482] = \MY_TIMER:TimerUDB:trig_reg\[469]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_0\[483] = \MY_TIMER:TimerUDB:per_zero\[461]
Removing Rhs of wire Net_3570[618] = \WATCHDOG_COUNTER:Net_42\[625]
Removing Lhs of wire \WATCHDOG_COUNTER:Net_82\[620] = Net_20[4]
Removing Lhs of wire \WATCHDOG_COUNTER:Net_91\[621] = Net_20[4]
Removing Lhs of wire \WATCHDOG_ENABLER:clk\[630] = Net_20[4]
Removing Lhs of wire \WATCHDOG_ENABLER:rst\[631] = Net_20[4]
Removing Rhs of wire Net_6322[632] = \WATCHDOG_ENABLER:control_out_0\[633]
Removing Rhs of wire Net_6322[632] = \WATCHDOG_ENABLER:control_0\[656]
Removing Rhs of wire Net_3588[657] = \WATCHDOG_REFRESH:control_out_0\[660]
Removing Rhs of wire Net_3588[657] = \WATCHDOG_REFRESH:control_0\[683]
Removing Lhs of wire \WATCHDOG_REFRESH:clk\[658] = Net_6285[616]
Removing Lhs of wire \WATCHDOG_REFRESH:rst\[659] = Net_20[4]
Removing Rhs of wire \SPI_IMU:Net_276\[684] = \SPI_IMU:Net_288\[685]
Removing Rhs of wire \SPI_IMU:BSPIM:load_rx_data\[689] = \SPI_IMU:BSPIM:dpcounter_one\[690]
Removing Lhs of wire \SPI_IMU:BSPIM:pol_supprt\[691] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \SPI_IMU:BSPIM:miso_to_dp\[692] = \SPI_IMU:Net_244\[693]
Removing Lhs of wire \SPI_IMU:Net_244\[693] = Net_3672[786]
Removing Rhs of wire Net_3669[697] = \SPI_IMU:BSPIM:mosi_reg\[698]
Removing Rhs of wire \SPI_IMU:BSPIM:tx_status_1\[720] = \SPI_IMU:BSPIM:dpMOSI_fifo_empty\[721]
Removing Rhs of wire \SPI_IMU:BSPIM:tx_status_2\[722] = \SPI_IMU:BSPIM:dpMOSI_fifo_not_full\[723]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_3\[724] = \SPI_IMU:BSPIM:load_rx_data\[689]
Removing Rhs of wire \SPI_IMU:BSPIM:rx_status_4\[726] = \SPI_IMU:BSPIM:dpMISO_fifo_full\[727]
Removing Rhs of wire \SPI_IMU:BSPIM:rx_status_5\[728] = \SPI_IMU:BSPIM:dpMISO_fifo_not_empty\[729]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_6\[731] = Net_20[4]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_5\[732] = Net_20[4]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_3\[733] = Net_20[4]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_2\[734] = Net_20[4]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_1\[735] = Net_20[4]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_0\[736] = Net_20[4]
Removing Lhs of wire \SPI_IMU:Net_273\[747] = Net_20[4]
Removing Lhs of wire Net_3674[787] = Net_20[4]
Removing Lhs of wire tmpOE__MISO_net_0[790] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__MOSI_net_0[795] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__SCLK_net_0[801] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \Chip_Select_A:clk\[806] = Net_20[4]
Removing Lhs of wire \Chip_Select_A:rst\[807] = Net_20[4]
Removing Rhs of wire Net_3982_3[816] = \Chip_Select_A:control_out_3\[817]
Removing Rhs of wire Net_3982_3[816] = \Chip_Select_A:control_3\[829]
Removing Rhs of wire Net_3982_2[818] = \Chip_Select_A:control_out_2\[819]
Removing Rhs of wire Net_3982_2[818] = \Chip_Select_A:control_2\[830]
Removing Rhs of wire Net_3982_1[820] = \Chip_Select_A:control_out_1\[821]
Removing Rhs of wire Net_3982_1[820] = \Chip_Select_A:control_1\[831]
Removing Rhs of wire Net_3982_0[822] = \Chip_Select_A:control_out_0\[823]
Removing Rhs of wire Net_3982_0[822] = \Chip_Select_A:control_0\[832]
Removing Rhs of wire Net_3794_1[835] = \Chip_Select_B:control_out_1\[1018]
Removing Rhs of wire Net_3794_1[835] = \Chip_Select_B:control_1\[1027]
Removing Rhs of wire Net_3794_0[836] = \Chip_Select_B:control_out_0\[1019]
Removing Rhs of wire Net_3794_0[836] = \Chip_Select_B:control_0\[1028]
Removing Rhs of wire Net_3790[840] = \demux_1:tmp__demux_1_0_reg\[834]
Removing Rhs of wire Net_3791[841] = \demux_1:tmp__demux_1_1_reg\[837]
Removing Rhs of wire Net_3972[845] = \demux_2:tmp__demux_2_0_reg\[987]
Removing Rhs of wire Net_3973[847] = \demux_2:tmp__demux_2_2_reg\[989]
Removing Rhs of wire Net_3974[849] = \demux_2:tmp__demux_2_4_reg\[991]
Removing Rhs of wire Net_3975[851] = \demux_2:tmp__demux_2_6_reg\[993]
Removing Rhs of wire Net_3976[853] = \demux_2:tmp__demux_2_8_reg\[995]
Removing Rhs of wire Net_3977[855] = \demux_2:tmp__demux_2_10_reg\[997]
Removing Rhs of wire Net_3978[857] = \demux_2:tmp__demux_2_12_reg\[999]
Removing Rhs of wire Net_3979[859] = \demux_2:tmp__demux_2_14_reg\[1001]
Removing Rhs of wire Net_207[861] = \demux_2:tmp__demux_2_1_reg\[988]
Removing Rhs of wire Net_209[863] = \demux_2:tmp__demux_2_3_reg\[990]
Removing Rhs of wire Net_211[865] = \demux_2:tmp__demux_2_5_reg\[992]
Removing Rhs of wire Net_213[867] = \demux_2:tmp__demux_2_7_reg\[994]
Removing Rhs of wire Net_215[869] = \demux_2:tmp__demux_2_9_reg\[996]
Removing Rhs of wire Net_217[871] = \demux_2:tmp__demux_2_11_reg\[998]
Removing Rhs of wire Net_219[873] = \demux_2:tmp__demux_2_13_reg\[1000]
Removing Lhs of wire tmpOE__CS01_net_0[876] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS02_net_0[882] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS03_net_0[888] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS04_net_0[894] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS05_net_0[900] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS06_net_0[906] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS07_net_0[912] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS08_net_0[918] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS09_net_0[924] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS10_net_0[930] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS11_net_0[936] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS12_net_0[942] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS13_net_0[948] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS14_net_0[954] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS15_net_0[960] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS16_net_0[966] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CS00_net_0[973] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__Opto_Pin_net_0[982] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \Chip_Select_B:clk\[1004] = Net_20[4]
Removing Lhs of wire \Chip_Select_B:rst\[1005] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[1030] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[1044] = \UART_RS485:BUART:rx_bitclk_pre\[162]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[1052] = \UART_RS485:BUART:rx_parity_error_pre\[191]
Removing Lhs of wire \MY_TIMER:TimerUDB:capture_last\\D\[1058] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:tc_reg_i\\D\[1059] = \MY_TIMER:TimerUDB:status_tc\[459]
Removing Lhs of wire \MY_TIMER:TimerUDB:hwEnable_reg\\D\[1060] = \MY_TIMER:TimerUDB:control_7\[437]
Removing Lhs of wire \MY_TIMER:TimerUDB:capture_out_reg_i\\D\[1061] = \MY_TIMER:TimerUDB:capt_fifo_load\[455]
Removing Lhs of wire \SPI_IMU:BSPIM:so_send_reg\\D\[1062] = Net_20[4]
Removing Lhs of wire \SPI_IMU:BSPIM:mosi_pre_reg\\D\[1068] = Net_20[4]
Removing Lhs of wire \SPI_IMU:BSPIM:dpcounter_one_reg\\D\[1070] = \SPI_IMU:BSPIM:load_rx_data\[689]
Removing Lhs of wire \SPI_IMU:BSPIM:mosi_from_dp_reg\\D\[1071] = \SPI_IMU:BSPIM:mosi_from_dp\[704]
Removing Lhs of wire \SPI_IMU:BSPIM:ld_ident\\D\[1072] = Net_20[4]

------------------------------------------------------
Aliased 0 equations, 244 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_20' (cost = 0):
Net_20 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__RS_485_EN_net_0' (cost = 0):
tmpOE__RS_485_EN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\MY_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\MY_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\MY_TIMER:TimerUDB:timer_enable\' (cost = 0):
\MY_TIMER:TimerUDB:timer_enable\ <= (\MY_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\SPI_IMU:BSPIM:load_rx_data\' (cost = 1):
\SPI_IMU:BSPIM:load_rx_data\ <= ((not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_2\ and not \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_46' (cost = 0):
Net_46 <= (not Net_3671);

Note:  Expanding virtual equation for 'Net_3790' (cost = 3):
Net_3790 <= ((not Net_3671 and not Net_3794_1 and not Net_3794_0));

Note:  Expanding virtual equation for 'Net_3791' (cost = 3):
Net_3791 <= ((not Net_3671 and not Net_3794_1 and Net_3794_0));

Note:  Expanding virtual equation for 'Net_3972' (cost = 5):
Net_3972 <= ((not Net_3671 and not Net_3982_3 and not Net_3982_2 and not Net_3982_1 and not Net_3982_0));

Note:  Expanding virtual equation for 'Net_3973' (cost = 5):
Net_3973 <= ((not Net_3671 and not Net_3982_3 and not Net_3982_2 and not Net_3982_0 and Net_3982_1));

Note:  Expanding virtual equation for 'Net_3974' (cost = 5):
Net_3974 <= ((not Net_3671 and not Net_3982_3 and not Net_3982_1 and not Net_3982_0 and Net_3982_2));

Note:  Expanding virtual equation for 'Net_3975' (cost = 5):
Net_3975 <= ((not Net_3671 and not Net_3982_3 and not Net_3982_0 and Net_3982_2 and Net_3982_1));

Note:  Expanding virtual equation for 'Net_3976' (cost = 5):
Net_3976 <= ((not Net_3671 and not Net_3982_2 and not Net_3982_1 and not Net_3982_0 and Net_3982_3));

Note:  Expanding virtual equation for 'Net_3977' (cost = 5):
Net_3977 <= ((not Net_3671 and not Net_3982_2 and not Net_3982_0 and Net_3982_3 and Net_3982_1));

Note:  Expanding virtual equation for 'Net_3978' (cost = 5):
Net_3978 <= ((not Net_3671 and not Net_3982_1 and not Net_3982_0 and Net_3982_3 and Net_3982_2));

Note:  Expanding virtual equation for 'Net_3979' (cost = 5):
Net_3979 <= ((not Net_3671 and not Net_3982_0 and Net_3982_3 and Net_3982_2 and Net_3982_1));

Note:  Expanding virtual equation for 'Net_207' (cost = 5):
Net_207 <= ((not Net_3671 and not Net_3982_3 and not Net_3982_2 and not Net_3982_1 and Net_3982_0));

Note:  Expanding virtual equation for 'Net_209' (cost = 5):
Net_209 <= ((not Net_3671 and not Net_3982_3 and not Net_3982_2 and Net_3982_1 and Net_3982_0));

Note:  Expanding virtual equation for 'Net_211' (cost = 5):
Net_211 <= ((not Net_3671 and not Net_3982_3 and not Net_3982_1 and Net_3982_2 and Net_3982_0));

Note:  Expanding virtual equation for 'Net_213' (cost = 5):
Net_213 <= ((not Net_3671 and not Net_3982_3 and Net_3982_2 and Net_3982_1 and Net_3982_0));

Note:  Expanding virtual equation for 'Net_215' (cost = 5):
Net_215 <= ((not Net_3671 and not Net_3982_2 and not Net_3982_1 and Net_3982_3 and Net_3982_0));

Note:  Expanding virtual equation for 'Net_217' (cost = 5):
Net_217 <= ((not Net_3671 and not Net_3982_2 and Net_3982_3 and Net_3982_1 and Net_3982_0));

Note:  Expanding virtual equation for 'Net_219' (cost = 5):
Net_219 <= ((not Net_3671 and not Net_3982_1 and Net_3982_3 and Net_3982_2 and Net_3982_0));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 53 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_RS485:BUART:rx_status_0\ to Net_20
Aliasing \UART_RS485:BUART:rx_status_6\ to Net_20
Aliasing \MY_TIMER:TimerUDB:capt_fifo_load\ to Net_20
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to Net_20
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to Net_20
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to Net_20
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[126] = \UART_RS485:BUART:rx_bitclk\[174]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[176] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[186] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:capt_fifo_load\[455] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:trig_reg\[469] = \MY_TIMER:TimerUDB:control_7\[437]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[1036] = \UART_RS485:BUART:tx_ctrl_mark_last\[117]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[1046] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[1048] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[1050] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[1051] = \UART_RS485:BUART:rx_markspace_pre\[190]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya "-.fftprj=C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj" -dcpsoc3 firmware.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.570ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Wednesday, 31 August 2016 15:58:25
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Google Drive\QB\IMU\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj -d CY8C3246PVI-147 firmware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MY_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \MY_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SPI_IMU:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_IMU:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_IMU:BSPIM:ld_ident\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'WATCHDOG_CLK'. Fanout=2, Signal=Net_6285
    Digital Clock 2: Automatic-assigning  clock 'SPI_IMU_IntClock'. Fanout=1, Signal=\SPI_IMU:Net_276\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
    Digital Clock 4: Automatic-assigning  clock 'isr_clock'. Fanout=1, Signal=Net_3696
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \MY_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \SPI_IMU:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_IMU_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_IMU_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USB_VDD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USB_VDD(0)__PA ,
            input => Net_3200 ,
            pad => USB_VDD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            input => Net_3196 ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_3672 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_3669 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            input => Net_3670 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS01(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS01(0)__PA ,
            input => Net_242 ,
            pad => CS01(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS02(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS02(0)__PA ,
            input => Net_243 ,
            pad => CS02(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS03(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS03(0)__PA ,
            input => Net_244 ,
            pad => CS03(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS04(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS04(0)__PA ,
            input => Net_245 ,
            pad => CS04(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS05(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS05(0)__PA ,
            input => Net_246 ,
            pad => CS05(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS06(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS06(0)__PA ,
            input => Net_250 ,
            pad => CS06(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS07(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS07(0)__PA ,
            input => Net_254 ,
            pad => CS07(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS08(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS08(0)__PA ,
            input => Net_255 ,
            pad => CS08(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS09(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS09(0)__PA ,
            input => Net_258 ,
            pad => CS09(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS10(0)__PA ,
            input => Net_257 ,
            pad => CS10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS11(0)__PA ,
            input => Net_256 ,
            pad => CS11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS12(0)__PA ,
            input => Net_252 ,
            pad => CS12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS13(0)__PA ,
            input => Net_251 ,
            pad => CS13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS14(0)__PA ,
            input => Net_248 ,
            pad => CS14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS15(0)__PA ,
            input => Net_247 ,
            pad => CS15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS16(0)__PA ,
            input => Net_3798 ,
            pad => CS16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS00(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS00(0)__PA ,
            input => Net_241 ,
            pad => CS00(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Opto_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Opto_Pin(0)__PA ,
            pad => Opto_Pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\MY_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MY_TIMER:TimerUDB:control_7\ * \MY_TIMER:TimerUDB:per_zero\
        );
        Output = \MY_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_6183, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_6322 * !Net_3588
        );
        Output = Net_6183 (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_241, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * !Net_3982_2 * !Net_3982_1 * 
              !Net_3982_0
        );
        Output = Net_241 (fanout=1)

    MacroCell: Name=Net_243, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * !Net_3982_2 * Net_3982_1 * 
              !Net_3982_0
        );
        Output = Net_243 (fanout=1)

    MacroCell: Name=Net_245, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * Net_3982_2 * !Net_3982_1 * 
              !Net_3982_0
        );
        Output = Net_245 (fanout=1)

    MacroCell: Name=Net_250, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * Net_3982_2 * Net_3982_1 * !Net_3982_0
        );
        Output = Net_250 (fanout=1)

    MacroCell: Name=Net_255, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * !Net_3982_2 * !Net_3982_1 * 
              !Net_3982_0
        );
        Output = Net_255 (fanout=1)

    MacroCell: Name=Net_257, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * !Net_3982_2 * Net_3982_1 * !Net_3982_0
        );
        Output = Net_257 (fanout=1)

    MacroCell: Name=Net_252, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * Net_3982_2 * !Net_3982_1 * !Net_3982_0
        );
        Output = Net_252 (fanout=1)

    MacroCell: Name=Net_248, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * Net_3982_2 * Net_3982_1 * !Net_3982_0
        );
        Output = Net_248 (fanout=1)

    MacroCell: Name=Net_242, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * !Net_3982_2 * !Net_3982_1 * 
              Net_3982_0
        );
        Output = Net_242 (fanout=1)

    MacroCell: Name=Net_244, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * !Net_3982_2 * Net_3982_1 * Net_3982_0
        );
        Output = Net_244 (fanout=1)

    MacroCell: Name=Net_246, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * Net_3982_2 * !Net_3982_1 * Net_3982_0
        );
        Output = Net_246 (fanout=1)

    MacroCell: Name=Net_254, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * Net_3982_2 * Net_3982_1 * Net_3982_0
        );
        Output = Net_254 (fanout=1)

    MacroCell: Name=Net_258, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * !Net_3982_2 * !Net_3982_1 * Net_3982_0
        );
        Output = Net_258 (fanout=1)

    MacroCell: Name=Net_256, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * !Net_3982_2 * Net_3982_1 * Net_3982_0
        );
        Output = Net_256 (fanout=1)

    MacroCell: Name=Net_251, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * Net_3982_2 * !Net_3982_1 * Net_3982_0
        );
        Output = Net_251 (fanout=1)

    MacroCell: Name=Net_247, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3794_1 * !Net_3794_0
        );
        Output = Net_247 (fanout=1)

    MacroCell: Name=Net_3798, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3794_1 * Net_3794_0
        );
        Output = Net_3798 (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=Net_3669, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_3669 * !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + Net_3669 * \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
        );
        Output = Net_3669 (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              \SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              !\SPI_IMU:BSPIM:tx_status_1\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPI_IMU:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * \SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPI_IMU:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * \SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_3671, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * !Net_3671
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * !Net_3671
        );
        Output = Net_3671 (fanout=18)

    MacroCell: Name=\SPI_IMU:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
        );
        Output = \SPI_IMU:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_3670, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = Net_3670 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u0\
        Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \MY_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\ ,
            chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\SPI_IMU:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI_IMU:Net_276\ ,
            cs_addr_2 => \SPI_IMU:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_IMU:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_IMU:BSPIM:state_0\ ,
            route_si => Net_3672 ,
            f1_load => \SPI_IMU:BSPIM:load_rx_data\ ,
            so_comb => \SPI_IMU:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MY_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \MY_TIMER:TimerUDB:status_3\ ,
            status_2 => \MY_TIMER:TimerUDB:status_2\ ,
            status_0 => \MY_TIMER:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI_IMU:Net_276\ ,
            status_4 => \SPI_IMU:BSPIM:tx_status_4\ ,
            status_3 => \SPI_IMU:BSPIM:load_rx_data\ ,
            status_2 => \SPI_IMU:BSPIM:tx_status_2\ ,
            status_1 => \SPI_IMU:BSPIM:tx_status_1\ ,
            status_0 => \SPI_IMU:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI_IMU:Net_276\ ,
            status_6 => \SPI_IMU:BSPIM:rx_status_6\ ,
            status_5 => \SPI_IMU:BSPIM:rx_status_5\ ,
            status_4 => \SPI_IMU:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RS485_CTS:control_7\ ,
            control_6 => \RS485_CTS:control_6\ ,
            control_5 => \RS485_CTS:control_5\ ,
            control_4 => \RS485_CTS:control_4\ ,
            control_3 => \RS485_CTS:control_3\ ,
            control_2 => \RS485_CTS:control_2\ ,
            control_1 => \RS485_CTS:control_1\ ,
            control_0 => Net_3200 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\FTDI_ENABLE_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FTDI_ENABLE_REG:control_7\ ,
            control_6 => \FTDI_ENABLE_REG:control_6\ ,
            control_5 => \FTDI_ENABLE_REG:control_5\ ,
            control_4 => \FTDI_ENABLE_REG:control_4\ ,
            control_3 => \FTDI_ENABLE_REG:control_3\ ,
            control_2 => \FTDI_ENABLE_REG:control_2\ ,
            control_1 => \FTDI_ENABLE_REG:control_1\ ,
            control_0 => Net_3196 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \MY_TIMER:TimerUDB:control_7\ ,
            control_6 => \MY_TIMER:TimerUDB:control_6\ ,
            control_5 => \MY_TIMER:TimerUDB:control_5\ ,
            control_4 => \MY_TIMER:TimerUDB:control_4\ ,
            control_3 => \MY_TIMER:TimerUDB:control_3\ ,
            control_2 => \MY_TIMER:TimerUDB:control_2\ ,
            control_1 => \MY_TIMER:TimerUDB:control_1\ ,
            control_0 => \MY_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\WATCHDOG_ENABLER:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \WATCHDOG_ENABLER:control_7\ ,
            control_6 => \WATCHDOG_ENABLER:control_6\ ,
            control_5 => \WATCHDOG_ENABLER:control_5\ ,
            control_4 => \WATCHDOG_ENABLER:control_4\ ,
            control_3 => \WATCHDOG_ENABLER:control_3\ ,
            control_2 => \WATCHDOG_ENABLER:control_2\ ,
            control_1 => \WATCHDOG_ENABLER:control_1\ ,
            control_0 => Net_6322 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\WATCHDOG_REFRESH:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_6285 ,
            control_7 => \WATCHDOG_REFRESH:control_7\ ,
            control_6 => \WATCHDOG_REFRESH:control_6\ ,
            control_5 => \WATCHDOG_REFRESH:control_5\ ,
            control_4 => \WATCHDOG_REFRESH:control_4\ ,
            control_3 => \WATCHDOG_REFRESH:control_3\ ,
            control_2 => \WATCHDOG_REFRESH:control_2\ ,
            control_1 => \WATCHDOG_REFRESH:control_1\ ,
            control_0 => Net_3588 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Chip_Select_A:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_A:control_7\ ,
            control_6 => \Chip_Select_A:control_6\ ,
            control_5 => \Chip_Select_A:control_5\ ,
            control_4 => \Chip_Select_A:control_4\ ,
            control_3 => Net_3982_3 ,
            control_2 => Net_3982_2 ,
            control_1 => Net_3982_1 ,
            control_0 => Net_3982_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Chip_Select_B:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_B:control_7\ ,
            control_6 => \Chip_Select_B:control_6\ ,
            control_5 => \Chip_Select_B:control_5\ ,
            control_4 => \Chip_Select_B:control_4\ ,
            control_3 => \Chip_Select_B:control_3\ ,
            control_2 => \Chip_Select_B:control_2\ ,
            control_1 => Net_3794_1 ,
            control_0 => Net_3794_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI_IMU:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI_IMU:Net_276\ ,
            enable => \SPI_IMU:BSPIM:cnt_enable\ ,
            count_6 => \SPI_IMU:BSPIM:count_6\ ,
            count_5 => \SPI_IMU:BSPIM:count_5\ ,
            count_4 => \SPI_IMU:BSPIM:count_4\ ,
            count_3 => \SPI_IMU:BSPIM:count_3\ ,
            count_2 => \SPI_IMU:BSPIM:count_2\ ,
            count_1 => \SPI_IMU:BSPIM:count_1\ ,
            count_0 => \SPI_IMU:BSPIM:count_0\ ,
            tc => \SPI_IMU:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_WATCHDOG
        PORT MAP (
            interrupt => Net_3570 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_imu
        PORT MAP (
            interrupt => Net_3696_local );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   27 :    4 :   31 : 87.10 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   59 :  133 :  192 : 30.73 %
  Unique P-terms              :   96 :  288 :  384 : 25.00 %
  Total P-terms               :  114 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    2 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.064ms
Tech mapping phase: Elapsed time ==> 0s.142ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : CS00(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : CS01(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : CS02(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : CS03(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : CS04(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : CS05(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : CS06(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : CS07(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : CS08(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : CS09(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : CS10(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : CS11(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : CS12(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CS13(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : CS14(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : CS15(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : CS16(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : FTDI_ENABLE(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : MISO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Opto_Pin(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RS485_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RS485_TX(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RS_485_EN(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SCLK(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : USB_VDD(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.385ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.68
                   Pterms :            4.91
               Macrocells :            2.68
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.086ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 774, final cost is 774 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       8.00 :       4.21
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u0\
    Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\FTDI_ENABLE_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FTDI_ENABLE_REG:control_7\ ,
        control_6 => \FTDI_ENABLE_REG:control_6\ ,
        control_5 => \FTDI_ENABLE_REG:control_5\ ,
        control_4 => \FTDI_ENABLE_REG:control_4\ ,
        control_3 => \FTDI_ENABLE_REG:control_3\ ,
        control_2 => \FTDI_ENABLE_REG:control_2\ ,
        control_1 => \FTDI_ENABLE_REG:control_1\ ,
        control_0 => Net_3196 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3264 ,
        out => Net_3240 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\MY_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MY_TIMER:TimerUDB:control_7\ * \MY_TIMER:TimerUDB:per_zero\
        );
        Output = \MY_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \MY_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\ ,
        chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\MY_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \MY_TIMER:TimerUDB:status_3\ ,
        status_2 => \MY_TIMER:TimerUDB:status_2\ ,
        status_0 => \MY_TIMER:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \MY_TIMER:TimerUDB:control_7\ ,
        control_6 => \MY_TIMER:TimerUDB:control_6\ ,
        control_5 => \MY_TIMER:TimerUDB:control_5\ ,
        control_4 => \MY_TIMER:TimerUDB:control_4\ ,
        control_3 => \MY_TIMER:TimerUDB:control_3\ ,
        control_2 => \MY_TIMER:TimerUDB:control_2\ ,
        control_1 => \MY_TIMER:TimerUDB:control_1\ ,
        control_0 => \MY_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\SPI_IMU:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI_IMU:Net_276\ ,
        status_4 => \SPI_IMU:BSPIM:tx_status_4\ ,
        status_3 => \SPI_IMU:BSPIM:load_rx_data\ ,
        status_2 => \SPI_IMU:BSPIM:tx_status_2\ ,
        status_1 => \SPI_IMU:BSPIM:tx_status_1\ ,
        status_0 => \SPI_IMU:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RS485_CTS:control_7\ ,
        control_6 => \RS485_CTS:control_6\ ,
        control_5 => \RS485_CTS:control_5\ ,
        control_4 => \RS485_CTS:control_4\ ,
        control_3 => \RS485_CTS:control_3\ ,
        control_2 => \RS485_CTS:control_2\ ,
        control_1 => \RS485_CTS:control_1\ ,
        control_0 => Net_3200 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\WATCHDOG_ENABLER:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \WATCHDOG_ENABLER:control_7\ ,
        control_6 => \WATCHDOG_ENABLER:control_6\ ,
        control_5 => \WATCHDOG_ENABLER:control_5\ ,
        control_4 => \WATCHDOG_ENABLER:control_4\ ,
        control_3 => \WATCHDOG_ENABLER:control_3\ ,
        control_2 => \WATCHDOG_ENABLER:control_2\ ,
        control_1 => \WATCHDOG_ENABLER:control_1\ ,
        control_0 => Net_6322 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
        );
        Output = \SPI_IMU:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * \SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI_IMU:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI_IMU:Net_276\ ,
        status_6 => \SPI_IMU:BSPIM:rx_status_6\ ,
        status_5 => \SPI_IMU:BSPIM:rx_status_5\ ,
        status_4 => \SPI_IMU:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3334 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_252, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * Net_3982_2 * !Net_3982_1 * !Net_3982_0
        );
        Output = Net_252 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_248, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * Net_3982_2 * Net_3982_1 * !Net_3982_0
        );
        Output = Net_248 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_251, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * Net_3982_2 * !Net_3982_1 * Net_3982_0
        );
        Output = Net_251 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_256, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * !Net_3982_2 * Net_3982_1 * Net_3982_0
        );
        Output = Net_256 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * \SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3670, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = Net_3670 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              \SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              !\SPI_IMU:BSPIM:tx_status_1\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SPI_IMU:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI_IMU:Net_276\ ,
        enable => \SPI_IMU:BSPIM:cnt_enable\ ,
        count_6 => \SPI_IMU:BSPIM:count_6\ ,
        count_5 => \SPI_IMU:BSPIM:count_5\ ,
        count_4 => \SPI_IMU:BSPIM:count_4\ ,
        count_3 => \SPI_IMU:BSPIM:count_3\ ,
        count_2 => \SPI_IMU:BSPIM:count_2\ ,
        count_1 => \SPI_IMU:BSPIM:count_1\ ,
        count_0 => \SPI_IMU:BSPIM:count_0\ ,
        tc => \SPI_IMU:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_244, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * !Net_3982_2 * Net_3982_1 * Net_3982_0
        );
        Output = Net_244 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6183, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_6322 * !Net_3588
        );
        Output = Net_6183 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI_IMU:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI_IMU:Net_276\ ,
        cs_addr_2 => \SPI_IMU:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_IMU:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_IMU:BSPIM:state_0\ ,
        route_si => Net_3672 ,
        f1_load => \SPI_IMU:BSPIM:load_rx_data\ ,
        so_comb => \SPI_IMU:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\WATCHDOG_REFRESH:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_6285 ,
        control_7 => \WATCHDOG_REFRESH:control_7\ ,
        control_6 => \WATCHDOG_REFRESH:control_6\ ,
        control_5 => \WATCHDOG_REFRESH:control_5\ ,
        control_4 => \WATCHDOG_REFRESH:control_4\ ,
        control_3 => \WATCHDOG_REFRESH:control_3\ ,
        control_2 => \WATCHDOG_REFRESH:control_2\ ,
        control_1 => \WATCHDOG_REFRESH:control_1\ ,
        control_0 => Net_3588 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_243, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * !Net_3982_2 * Net_3982_1 * 
              !Net_3982_0
        );
        Output = Net_243 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_257, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * !Net_3982_2 * Net_3982_1 * !Net_3982_0
        );
        Output = Net_257 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_250, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * Net_3982_2 * Net_3982_1 * !Net_3982_0
        );
        Output = Net_250 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_254, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * Net_3982_2 * Net_3982_1 * Net_3982_0
        );
        Output = Net_254 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_255, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * !Net_3982_2 * !Net_3982_1 * 
              !Net_3982_0
        );
        Output = Net_255 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_258, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * Net_3982_3 * !Net_3982_2 * !Net_3982_1 * Net_3982_0
        );
        Output = Net_258 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Chip_Select_A:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Chip_Select_A:control_7\ ,
        control_6 => \Chip_Select_A:control_6\ ,
        control_5 => \Chip_Select_A:control_5\ ,
        control_4 => \Chip_Select_A:control_4\ ,
        control_3 => Net_3982_3 ,
        control_2 => Net_3982_2 ,
        control_1 => Net_3982_1 ,
        control_0 => Net_3982_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3669, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_3669 * !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + Net_3669 * \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
        );
        Output = Net_3669 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3671, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * !Net_3671
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * !Net_3671
        );
        Output = Net_3671 (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_247, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3794_1 * !Net_3794_0
        );
        Output = Net_247 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3798, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3794_1 * Net_3794_0
        );
        Output = Net_3798 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_242, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * !Net_3982_2 * !Net_3982_1 * 
              Net_3982_0
        );
        Output = Net_242 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_245, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * Net_3982_2 * !Net_3982_1 * 
              !Net_3982_0
        );
        Output = Net_245 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_246, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * Net_3982_2 * !Net_3982_1 * Net_3982_0
        );
        Output = Net_246 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_241, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3671 * !Net_3982_3 * !Net_3982_2 * !Net_3982_1 * 
              !Net_3982_0
        );
        Output = Net_241 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Chip_Select_B:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Chip_Select_B:control_7\ ,
        control_6 => \Chip_Select_B:control_6\ ,
        control_5 => \Chip_Select_B:control_5\ ,
        control_4 => \Chip_Select_B:control_4\ ,
        control_3 => \Chip_Select_B:control_3\ ,
        control_2 => \Chip_Select_B:control_2\ ,
        control_1 => Net_3794_1 ,
        control_0 => Net_3794_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_imu
        PORT MAP (
            interrupt => Net_3696_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =ISR_WATCHDOG
        PORT MAP (
            interrupt => Net_3570 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_3672 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS03(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS03(0)__PA ,
        input => Net_244 ,
        pad => CS03(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS04(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS04(0)__PA ,
        input => Net_245 ,
        pad => CS04(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS05(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS05(0)__PA ,
        input => Net_246 ,
        pad => CS05(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CS00(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS00(0)__PA ,
        input => Net_241 ,
        pad => CS00(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS01(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS01(0)__PA ,
        input => Net_242 ,
        pad => CS01(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CS02(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS02(0)__PA ,
        input => Net_243 ,
        pad => CS02(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CS16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS16(0)__PA ,
        input => Net_3798 ,
        pad => CS16(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=1]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        input => Net_3670 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Opto_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Opto_Pin(0)__PA ,
        pad => Opto_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CS14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS14(0)__PA ,
        input => Net_248 ,
        pad => CS14(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS13(0)__PA ,
        input => Net_251 ,
        pad => CS13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CS12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS12(0)__PA ,
        input => Net_252 ,
        pad => CS12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CS11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS11(0)__PA ,
        input => Net_256 ,
        pad => CS11(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        input => Net_3196 ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = USB_VDD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => USB_VDD(0)__PA ,
        input => Net_3200 ,
        pad => USB_VDD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS08(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS08(0)__PA ,
        input => Net_255 ,
        pad => CS08(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS07(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS07(0)__PA ,
        input => Net_254 ,
        pad => CS07(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS15(0)__PA ,
        input => Net_247 ,
        pad => CS15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_3669 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS10(0)__PA ,
        input => Net_257 ,
        pad => CS10(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS09(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS09(0)__PA ,
        input => Net_258 ,
        pad => CS09(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS06(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS06(0)__PA ,
        input => Net_250 ,
        pad => CS06(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => Net_6285 ,
            dclk_1 => Net_6285_local ,
            dclk_glb_2 => \SPI_IMU:Net_276\ ,
            dclk_2 => \SPI_IMU:Net_276_local\ ,
            dclk_glb_3 => Net_10 ,
            dclk_3 => Net_10_local ,
            dclk_glb_4 => Net_3696 ,
            dclk_4 => Net_3696_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3264 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\WATCHDOG_COUNTER:CounterHW\
        PORT MAP (
            clock => Net_6285 ,
            enable => __ZERO__ ,
            timer_reset => Net_6183 ,
            tc => \WATCHDOG_COUNTER:Net_48\ ,
            cmp => \WATCHDOG_COUNTER:Net_54\ ,
            irq => Net_3570 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |        MISO(0) | FB(Net_3672)
     |   1 |     * |      NONE |         CMOS_OUT |        CS03(0) | In(Net_244)
     |   2 |     * |      NONE |         CMOS_OUT |        CS04(0) | In(Net_245)
     |   3 |     * |      NONE |         CMOS_OUT |        CS05(0) | In(Net_246)
     |   4 |     * |      NONE |         CMOS_OUT |        CS00(0) | In(Net_241)
     |   5 |     * |      NONE |         CMOS_OUT |        CS01(0) | In(Net_242)
     |   6 |     * |      NONE |         CMOS_OUT |        CS02(0) | In(Net_243)
     |   7 |     * |      NONE |         CMOS_OUT |        CS16(0) | In(Net_3798)
-----+-----+-------+-----------+------------------+----------------+-------------
   1 |   1 |     * |      NONE |         CMOS_OUT |        SCLK(0) | In(Net_3670)
     |   3 |     * |      NONE |         CMOS_OUT |    Opto_Pin(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        CS14(0) | In(Net_248)
     |   5 |     * |      NONE |         CMOS_OUT |        CS13(0) | In(Net_251)
     |   6 |     * |      NONE |         CMOS_OUT |        CS12(0) | In(Net_252)
     |   7 |     * |      NONE |         CMOS_OUT |        CS11(0) | In(Net_256)
-----+-----+-------+-----------+------------------+----------------+-------------
   2 |   3 |     * |      NONE |         CMOS_OUT | FTDI_ENABLE(0) | In(Net_3196)
     |   4 |     * |      NONE |    RES_PULL_DOWN |     USB_VDD(0) | In(Net_3200)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    RS485_RX(0) | FB(Net_6196)
     |   6 |     * |      NONE |         CMOS_OUT |   RS_485_EN(0) | In(Net_6020)
     |   7 |     * |      NONE |         CMOS_OUT |    RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+----------------+-------------
  12 |   0 |     * |      NONE |         CMOS_OUT |        CS08(0) | In(Net_255)
     |   1 |     * |      NONE |         CMOS_OUT |        CS07(0) | In(Net_254)
     |   2 |     * |      NONE |         CMOS_OUT |        CS15(0) | In(Net_247)
     |   3 |     * |      NONE |         CMOS_OUT |        MOSI(0) | In(Net_3669)
-----+-----+-------+-----------+------------------+----------------+-------------
  15 |   0 |     * |      NONE |         CMOS_OUT |        CS10(0) | In(Net_257)
     |   1 |     * |      NONE |         CMOS_OUT |        CS09(0) | In(Net_258)
     |   2 |     * |      NONE |         CMOS_OUT |        CS06(0) | In(Net_250)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 2s.526ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.711ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in firmware_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.592ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.949ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.990ms
API generation phase: Elapsed time ==> 2s.284ms
Dependency generation phase: Elapsed time ==> 0s.045ms
Cleanup phase: Elapsed time ==> 0s.001ms
