MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  27.50ps 27.50ps 27.50ps 27.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  36.00ps 36.00ps 36.00ps 36.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  35.90ps 35.90ps 35.90ps 35.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  33.10ps 33.10ps 33.10ps 33.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  31.20ps 31.20ps 31.20ps 31.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  24.00ps 24.00ps 24.00ps 24.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  32.00ps 32.00ps 32.00ps 32.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  31.90ps 31.90ps 31.90ps 31.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  31.90ps 31.90ps 31.90ps 31.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  31.70ps 31.70ps 31.70ps 31.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  31.50ps 31.50ps 31.50ps 31.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  23.70ps 23.70ps 23.70ps 23.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  29.20ps 29.20ps 29.20ps 29.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  29.10ps 29.10ps 29.10ps 29.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  28.50ps 28.50ps 28.50ps 28.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  28.30ps 28.30ps 28.30ps 28.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  27.90ps 27.90ps 27.90ps 27.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  27.80ps 27.80ps 27.80ps 27.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  39.30ps 39.30ps 39.30ps 39.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  26.90ps 26.90ps 26.90ps 26.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  26.30ps 26.30ps 26.30ps 26.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  26.30ps 26.30ps 26.30ps 26.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  26.10ps 26.10ps 26.10ps 26.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  37.80ps 37.80ps 37.80ps 37.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  20.40ps 20.40ps 20.40ps 20.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  23.70ps 23.70ps 23.70ps 23.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  20.50ps 20.50ps 20.50ps 20.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  27.20ps 27.20ps 27.20ps 27.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  26.90ps 26.90ps 26.90ps 26.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  24.70ps 24.70ps 24.70ps 24.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  24.70ps 24.70ps 24.70ps 24.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  24.60ps 24.60ps 24.60ps 24.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  24.20ps 24.20ps 24.20ps 24.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  24.20ps 24.20ps 24.20ps 24.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  23.40ps 23.40ps 23.40ps 23.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  22.50ps 22.50ps 22.50ps 22.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  22.30ps 22.30ps 22.30ps 22.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  22.00ps 22.00ps 22.00ps 22.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  21.70ps 21.70ps 21.70ps 21.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  21.40ps 21.40ps 21.40ps 21.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  21.30ps 21.30ps 21.30ps 21.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  20.90ps 20.90ps 20.90ps 20.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  20.40ps 20.40ps 20.40ps 20.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  20.40ps 20.40ps 20.40ps 20.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  14.60ps 14.60ps 14.60ps 14.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  17.80ps 17.80ps 17.80ps 17.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  16.70ps 16.70ps 16.70ps 16.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  16.50ps 16.50ps 16.50ps 16.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  14.80ps 14.80ps 14.80ps 14.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  14.60ps 14.60ps 14.60ps 14.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  14.20ps 14.20ps 14.20ps 14.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  14.20ps 14.20ps 14.20ps 14.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  13.80ps 13.80ps 13.80ps 13.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  13.80ps 13.80ps 13.80ps 13.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  13.70ps 13.70ps 13.70ps 13.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  13.50ps 13.50ps 13.50ps 13.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  13.50ps 13.50ps 13.50ps 13.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  11.90ps 11.90ps 11.90ps 11.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  11.50ps 11.50ps 11.50ps 11.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  11.10ps 11.10ps 11.10ps 11.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  10.30ps 10.30ps 10.30ps 10.30ps 0pf view_tc
