// Seed: 1905238865
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3,
    output id_4
);
  type_5(
      id_2, id_1, id_1
  ); type_6(
      1, id_0
  );
  initial begin
    id_0 <= id_1;
    #(1);
    id_4[1] <= 1'b0;
    id_0 = id_1;
  end
endmodule
