--------------------------------------------------------------------------------
Release 9.1.01i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -u -v 100 routed.ncd mapped.pcf

Design file:              routed.ncd
Physical constraint file: mapped.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (ADVANCED 1.52 2007-02-05, STEPPING level ES)
Report level:             verbose report, limited to 100 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 124 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please see solution 10784 at support.xilinx.com
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "sys_clk_c" PERIOD = 10 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 1.25  to 8 nS   

 27422 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.971ns.
--------------------------------------------------------------------------------
Slack:                  0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.D2       net (fanout=68)       3.935   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<39>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    -------------------------------------------------  ---------------------------
    Total                                      7.839ns (0.760ns logic, 7.079ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.C2       net (fanout=68)       3.924   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<38>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (0.761ns logic, 7.068ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y61.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X31Y56.A5      net (fanout=79)       1.775   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X31Y56.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out71
    SLICE_X25Y47.A1      net (fanout=49)       2.869   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
    SLICE_X25Y47.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<5>_SW0
    SLICE_X46Y47.DX      net (fanout=1)        1.836   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234
    SLICE_X46Y47.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (1.218ns logic, 6.480ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.D2       net (fanout=68)       3.935   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<39>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (0.760ns logic, 6.980ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.730ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.C2       net (fanout=68)       3.924   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<38>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (0.761ns logic, 6.969ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.703ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.B4       net (fanout=68)       3.800   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<35>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (0.759ns logic, 6.944ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.A4       net (fanout=68)       3.799   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<34>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (0.758ns logic, 6.943ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 4)
  Clock Path Skew:      -0.212ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.B6      net (fanout=68)       3.618   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<1>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (0.759ns logic, 6.762ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.212ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.A6      net (fanout=68)       3.612   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<0>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    -------------------------------------------------  ---------------------------
    Total                                      7.514ns (0.758ns logic, 6.756ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.D2       net (fanout=68)       3.935   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<39>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (0.666ns logic, 7.024ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack:                  0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.C2       net (fanout=68)       3.924   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<38>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (0.667ns logic, 7.013ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack:                  0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
    SLICE_X31Y56.A4      net (fanout=77)       1.627   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
    SLICE_X31Y56.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out71
    SLICE_X25Y47.A1      net (fanout=49)       2.869   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
    SLICE_X25Y47.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<5>_SW0
    SLICE_X46Y47.DX      net (fanout=1)        1.836   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234
    SLICE_X46Y47.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5
    -------------------------------------------------  ---------------------------
    Total                                      7.550ns (1.218ns logic, 6.332ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (1.057ns logic, 6.552ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (1.057ns logic, 6.552ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.147ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.D2         net (fanout=68)       3.935   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK        Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<39>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    ---------------------------------------------------  ---------------------------
    Total                                        7.523ns (2.055ns logic, 5.468ns route)
                                                         (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.147ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.C2         net (fanout=68)       3.924   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK        Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<38>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    ---------------------------------------------------  ---------------------------
    Total                                        7.513ns (2.056ns logic, 5.457ns route)
                                                         (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.604ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.B4       net (fanout=68)       3.800   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<35>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    -------------------------------------------------  ---------------------------
    Total                                      7.604ns (0.759ns logic, 6.845ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.A4       net (fanout=68)       3.799   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<34>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (0.758ns logic, 6.844ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.422ns (Levels of Logic = 4)
  Clock Path Skew:      -0.216ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.B6      net (fanout=68)       3.618   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<1>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.422ns (0.759ns logic, 6.663ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.D2       net (fanout=68)       3.935   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<39>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (0.760ns logic, 6.817ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.415ns (Levels of Logic = 4)
  Clock Path Skew:      -0.216ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.A6      net (fanout=68)       3.612   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<0>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (0.758ns logic, 6.657ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.C2       net (fanout=68)       3.924   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<38>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (0.761ns logic, 6.806ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.B4       net (fanout=68)       3.666   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<51>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    -------------------------------------------------  ---------------------------
    Total                                      7.569ns (0.759ns logic, 6.810ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.A4       net (fanout=68)       3.664   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<50>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (0.758ns logic, 6.808ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.181ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y61.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X20Y47.D2      net (fanout=79)       2.207   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X20Y47.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X27Y60.D3      net (fanout=42)       2.111   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X27Y60.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<22>_SW0
    SLICE_X38Y64.DX      net (fanout=1)        1.873   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276
    SLICE_X38Y64.CLK     Tsrck                 0.585   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_6
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (1.223ns logic, 6.191ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (1.057ns logic, 6.453ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (1.057ns logic, 6.453ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (0.958ns logic, 6.552ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (0.958ns logic, 6.552ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.B4       net (fanout=68)       3.800   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<35>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (0.665ns logic, 6.889ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack:                  0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.552ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.A4       net (fanout=68)       3.799   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<34>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    -------------------------------------------------  ---------------------------
    Total                                      7.552ns (0.664ns logic, 6.888ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack:                  0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y61.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X31Y56.A5      net (fanout=79)       1.775   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X31Y56.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out71
    SLICE_X25Y63.C2      net (fanout=49)       2.517   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
    SLICE_X25Y63.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<16>_SW0
    SLICE_X37Y66.DX      net (fanout=1)        1.844   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288
    SLICE_X37Y66.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0
    -------------------------------------------------  ---------------------------
    Total                                      7.354ns (1.218ns logic, 6.136ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.183ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.B6      net (fanout=68)       3.618   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<1>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (0.665ns logic, 6.707ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.183ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.A6      net (fanout=68)       3.612   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<0>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (0.664ns logic, 6.701ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.B4         net (fanout=68)       3.800   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK        Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<35>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    ---------------------------------------------------  ---------------------------
    Total                                        7.387ns (2.054ns logic, 5.333ns route)
                                                         (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.A4         net (fanout=68)       3.799   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK        Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<34>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    ---------------------------------------------------  ---------------------------
    Total                                        7.385ns (2.053ns logic, 5.332ns route)
                                                         (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D3        net (fanout=12)       0.860   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE         net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK        Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    ---------------------------------------------------  ---------------------------
    Total                                        7.359ns (2.352ns logic, 5.007ns route)
                                                         (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D3        net (fanout=12)       0.860   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE         net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK        Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    ---------------------------------------------------  ---------------------------
    Total                                        7.359ns (2.352ns logic, 5.007ns route)
                                                         (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.B4       net (fanout=68)       3.666   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<51>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (0.759ns logic, 6.711ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.A4       net (fanout=68)       3.664   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<50>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (0.758ns logic, 6.709ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 2)
  Clock Path Skew:      -0.310ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.B6        net (fanout=68)       3.618   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK       Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<1>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    ---------------------------------------------------  ---------------------------
    Total                                        7.205ns (2.054ns logic, 5.151ns route)
                                                         (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.198ns (Levels of Logic = 2)
  Clock Path Skew:      -0.310ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.A6        net (fanout=68)       3.612   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK       Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<0>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    ---------------------------------------------------  ---------------------------
    Total                                        7.198ns (2.053ns logic, 5.145ns route)
                                                         (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y0.D1       net (fanout=68)       3.528   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y0.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<41>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41
    -------------------------------------------------  ---------------------------
    Total                                      7.432ns (0.760ns logic, 6.672ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (0.963ns logic, 6.497ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (0.963ns logic, 6.497ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.441ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.B4       net (fanout=68)       3.800   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<35>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35
    -------------------------------------------------  ---------------------------
    Total                                      7.441ns (0.759ns logic, 6.682ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  0.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.439ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X57Y2.A4       net (fanout=68)       3.799   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X57Y2.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<34>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34
    -------------------------------------------------  ---------------------------
    Total                                      7.439ns (0.758ns logic, 6.681ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  0.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y0.C1       net (fanout=68)       3.516   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y0.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<40>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (0.761ns logic, 6.660ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (0.958ns logic, 6.453ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (0.958ns logic, 6.453ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.217ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.B6      net (fanout=68)       3.618   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<1>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (0.759ns logic, 6.500ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.252ns (Levels of Logic = 4)
  Clock Path Skew:      -0.217ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y47.A6      net (fanout=68)       3.612   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y47.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<0>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0
    -------------------------------------------------  ---------------------------
    Total                                      7.252ns (0.758ns logic, 6.494ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.392ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y1.D5       net (fanout=68)       3.488   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<47>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (0.760ns logic, 6.632ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.389ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y1.C5       net (fanout=68)       3.484   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y1.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<46>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (0.761ns logic, 6.628ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.B4       net (fanout=68)       3.666   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<51>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (0.665ns logic, 6.755ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.A4       net (fanout=68)       3.664   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<50>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    -------------------------------------------------  ---------------------------
    Total                                      7.417ns (0.664ns logic, 6.753ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.269ns (Levels of Logic = 2)
  Clock Path Skew:      -0.164ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y61.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X31Y56.A5      net (fanout=79)       1.775   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X31Y56.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out71
    SLICE_X24Y46.D6      net (fanout=49)       2.320   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
    SLICE_X24Y46.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<4>_SW0
    SLICE_X47Y45.DX      net (fanout=1)        1.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236
    SLICE_X47Y45.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_4
    -------------------------------------------------  ---------------------------
    Total                                      7.269ns (1.218ns logic, 6.051ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y0.B4       net (fanout=68)       3.462   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y0.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<37>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (0.759ns logic, 6.606ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y0.A4       net (fanout=68)       3.461   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y0.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<36>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (0.758ns logic, 6.605ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D3        net (fanout=12)       0.860   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE         net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK        Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    ---------------------------------------------------  ---------------------------
    Total                                        7.260ns (2.253ns logic, 5.007ns route)
                                                         (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D3        net (fanout=12)       0.860   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE         net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK        Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    ---------------------------------------------------  ---------------------------
    Total                                        7.260ns (2.253ns logic, 5.007ns route)
                                                         (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.347ns (1.057ns logic, 6.290ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.347ns (1.057ns logic, 6.290ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.333ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y0.D1       net (fanout=68)       3.528   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y0.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<41>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41
    -------------------------------------------------  ---------------------------
    Total                                      7.333ns (0.760ns logic, 6.573ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 2)
  Clock Path Skew:      -0.147ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.B4         net (fanout=68)       3.666   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK        Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<51>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    ---------------------------------------------------  ---------------------------
    Total                                        7.253ns (2.054ns logic, 5.199ns route)
                                                         (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.206ns (Levels of Logic = 2)
  Clock Path Skew:      -0.193ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
    SLICE_X31Y56.A4      net (fanout=77)       1.627   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
    SLICE_X31Y56.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out71
    SLICE_X25Y63.C2      net (fanout=49)       2.517   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
    SLICE_X25Y63.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<16>_SW0
    SLICE_X37Y66.DX      net (fanout=1)        1.844   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288
    SLICE_X37Y66.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (1.218ns logic, 5.988ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.361ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (0.864ns logic, 6.497ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.361ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (0.864ns logic, 6.497ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.250ns (Levels of Logic = 2)
  Clock Path Skew:      -0.147ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.A4         net (fanout=68)       3.664   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK        Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<50>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    ---------------------------------------------------  ---------------------------
    Total                                        7.250ns (2.053ns logic, 5.197ns route)
                                                         (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y0.C1       net (fanout=68)       3.516   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y0.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<40>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40
    -------------------------------------------------  ---------------------------
    Total                                      7.322ns (0.761ns logic, 6.561ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
    SLICE_X20Y47.D3      net (fanout=77)       2.012   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2
    SLICE_X20Y47.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X27Y60.D3      net (fanout=42)       2.111   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X27Y60.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<22>_SW0
    SLICE_X38Y64.DX      net (fanout=1)        1.873   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276
    SLICE_X38Y64.CLK     Tsrck                 0.585   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_6
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (1.223ns logic, 5.996ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y1.D5       net (fanout=68)       3.488   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<47>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47
    -------------------------------------------------  ---------------------------
    Total                                      7.293ns (0.760ns logic, 6.533ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.329ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y30.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3
    SLICE_X58Y28.D4      net (fanout=4)        0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.D2       net (fanout=68)       3.935   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<39>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    -------------------------------------------------  ---------------------------
    Total                                      7.329ns (0.760ns logic, 6.569ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.B4       net (fanout=68)       3.666   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<51>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (0.759ns logic, 6.548ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y1.C5       net (fanout=68)       3.484   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y1.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<46>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46
    -------------------------------------------------  ---------------------------
    Total                                      7.290ns (0.761ns logic, 6.529ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.A4       net (fanout=68)       3.664   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<50>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50
    -------------------------------------------------  ---------------------------
    Total                                      7.304ns (0.758ns logic, 6.546ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.319ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y30.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3
    SLICE_X58Y28.D4      net (fanout=4)        0.545   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X54Y1.C2       net (fanout=68)       3.924   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X54Y1.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<38>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38
    -------------------------------------------------  ---------------------------
    Total                                      7.319ns (0.761ns logic, 6.558ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.D4      net (fanout=5)        1.119   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (0.963ns logic, 6.321ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.D4      net (fanout=5)        1.119   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (0.963ns logic, 6.321ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X56Y0.CE       net (fanout=110)      3.826   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X56Y0.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<36>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_41
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.057ns logic, 6.231ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X56Y0.CE       net (fanout=110)      3.826   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X56Y0.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<36>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_36
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.057ns logic, 6.231ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X56Y0.CE       net (fanout=110)      3.826   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X56Y0.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<36>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_40
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.057ns logic, 6.231ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_51 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X56Y0.CE       net (fanout=110)      3.826   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X56Y0.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<36>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_51
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.057ns logic, 6.231ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.266ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y0.B4       net (fanout=68)       3.462   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y0.CLK      Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<37>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37
    -------------------------------------------------  ---------------------------
    Total                                      7.266ns (0.759ns logic, 6.507ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X56Y1.CE       net (fanout=110)      3.823   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X56Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_35
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (1.057ns logic, 6.228ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X56Y1.CE       net (fanout=110)      3.823   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X56Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_34
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (1.057ns logic, 6.228ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X56Y1.CE       net (fanout=110)      3.823   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X56Y1.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_47
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (1.057ns logic, 6.228ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y25.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D2      net (fanout=3)        0.956   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y0.A4       net (fanout=68)       3.461   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y0.CLK      Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<36>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36
    -------------------------------------------------  ---------------------------
    Total                                      7.264ns (0.758ns logic, 6.506ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.282ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X54Y1.D1       net (fanout=110)      4.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X54Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<39>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39
    -------------------------------------------------  ---------------------------
    Total                                      7.282ns (0.760ns logic, 6.522ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y0.D1       net (fanout=68)       3.528   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y0.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<41>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41
    -------------------------------------------------  ---------------------------
    Total                                      7.283ns (0.666ns logic, 6.617ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.189ns (Levels of Logic = 2)
  Clock Path Skew:      -0.131ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.AQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X31Y56.A6      net (fanout=78)       1.245   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4
    SLICE_X31Y56.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out71
    SLICE_X25Y47.A1      net (fanout=49)       2.869   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007
    SLICE_X25Y47.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<5>_SW0
    SLICE_X46Y47.DX      net (fanout=1)        1.836   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234
    SLICE_X46Y47.CLK     Tsrck                 0.580   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5
    -------------------------------------------------  ---------------------------
    Total                                      7.189ns (1.239ns logic, 5.950ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (0.958ns logic, 6.290ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D3      net (fanout=2)        0.793   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X52Y1.CE       net (fanout=110)      4.147   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X52Y1.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (0.958ns logic, 6.290ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X56Y5.CE       net (fanout=110)      3.789   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X56Y5.CLK      Tceck                 0.325   ep/BU2/U0/pcie_ep0/llk_tx_data<50>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_50
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (1.057ns logic, 6.194ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  0.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y0.C1       net (fanout=68)       3.516   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y0.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<40>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40
    -------------------------------------------------  ---------------------------
    Total                                      7.272ns (0.667ns logic, 6.605ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack:                  0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y61.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X20Y47.D2      net (fanout=79)       2.207   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3
    SLICE_X20Y47.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21
    SLICE_X34Y59.C1      net (fanout=42)       2.943   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001
    SLICE_X34Y59.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<9>_SW0
    SLICE_X44Y59.DX      net (fanout=1)        0.781   ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258
    SLICE_X44Y59.CLK     Tsrck                 0.575   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_1
    -------------------------------------------------  ---------------------------
    Total                                      7.144ns (1.213ns logic, 5.931ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X53Y1.D1       net (fanout=110)      4.060   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X53Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<47>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47
    -------------------------------------------------  ---------------------------
    Total                                      7.225ns (0.760ns logic, 6.465ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.223ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y27.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D1      net (fanout=6)        1.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2
    SLICE_X58Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1
    SLICE_X59Y36.C4      net (fanout=5)        1.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y36.D5      net (fanout=10)       0.233   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X53Y1.C1       net (fanout=110)      4.057   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X53Y1.CLK      Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<46>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46
    -------------------------------------------------  ---------------------------
    Total                                      7.223ns (0.761ns logic, 6.462ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.116ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y28.D1        net (fanout=12)       1.533   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y28.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X50Y0.D1         net (fanout=68)       3.528   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X50Y0.CLK        Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<41>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41
    ---------------------------------------------------  ---------------------------
    Total                                        7.116ns (2.055ns logic, 5.061ns route)
                                                         (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.243ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 8.000ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C2      net (fanout=148)      2.117   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1
    SLICE_X59Y28.D3      net (fanout=10)       0.972   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    SLICE_X59Y28.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001
    SLICE_X53Y1.D5       net (fanout=68)       3.488   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000
    SLICE_X53Y1.CLK      Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<47>1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (0.666ns logic, 6.577ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 1.25  to 8 nS   

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 2.50  to 4 nS   

 919 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.997ns.
--------------------------------------------------------------------------------
Slack:                  0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.WEAL3      net (fanout=20)       2.543   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.796ns (1.253ns logic, 2.543ns route)
                                                         (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.WEAL2      net (fanout=20)       2.543   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.796ns (1.253ns logic, 2.543ns route)
                                                         (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.WEAL1      net (fanout=20)       2.543   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.796ns (1.253ns logic, 2.543ns route)
                                                         (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.WEAL0      net (fanout=20)       2.543   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKL Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.796ns (1.253ns logic, 2.543ns route)
                                                         (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.WEAU1      net (fanout=20)       2.543   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.796ns (1.253ns logic, 2.543ns route)
                                                         (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.WEAU3      net (fanout=20)       2.543   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.796ns (1.253ns logic, 2.543ns route)
                                                         (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.WEAU0      net (fanout=20)       2.543   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.796ns (1.253ns logic, 2.543ns route)
                                                         (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.WEAU2      net (fanout=20)       2.543   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKU Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.796ns (1.253ns logic, 2.543ns route)
                                                         (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE3 Tpcicko_LTSMM         1.852   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X55Y56.D3         net (fanout=2)        1.012   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<3>
    SLICE_X55Y56.D          Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011
    SLICE_X53Y53.CE         net (fanout=1)        0.432   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
    SLICE_X53Y53.CLK        Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    ----------------------------------------------------  ---------------------------
    Total                                         3.619ns (2.175ns logic, 1.444ns route)
                                                          (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD6  Tpcicko_RXRAM         0.752   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL11   net (fanout=4)        2.661   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<6>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.760ns (1.099ns logic, 2.661ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE1 Tpcicko_LTSMM         1.891   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X55Y56.D4         net (fanout=2)        0.939   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<1>
    SLICE_X55Y56.D          Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011
    SLICE_X53Y53.CE         net (fanout=1)        0.432   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
    SLICE_X53Y53.CLK        Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    ----------------------------------------------------  ---------------------------
    Total                                         3.585ns (2.214ns logic, 1.371ns route)
                                                          (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD6  Tpcicko_RXRAM         0.752   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU11   net (fanout=4)        2.661   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<6>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.760ns (1.099ns logic, 2.661ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_32 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 0)
  Clock Path Skew:      -0.258ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_32
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAL40 Tpcickdo_MGT          1.674   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X58Y72.DX         net (fanout=1)        1.930   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<0>
    SLICE_X58Y72.CLK        Tdick                 0.002   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_32
    ----------------------------------------------------  ---------------------------
    Total                                         3.606ns (1.676ns logic, 1.930ns route)
                                                          (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA46 Tpcicko_RXRAM         0.688   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL7     net (fanout=1)        2.671   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<46>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.701ns (1.030ns logic, 2.671ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBREN    Tpcicko_TXRAM         0.743   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ENBU       net (fanout=4)        2.419   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ENB             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.576ns (1.157ns logic, 2.419ns route)
                                                         (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_38 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.528ns (Levels of Logic = 0)
  Clock Path Skew:      -0.264ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_38
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAL46 Tpcickdo_MGT          1.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X58Y71.DX         net (fanout=1)        1.868   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<6>
    SLICE_X58Y71.CLK        Tdick                 0.002   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_38
    ----------------------------------------------------  ---------------------------
    Total                                         3.528ns (1.660ns logic, 1.868ns route)
                                                          (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBREN    Tpcicko_TXRAM         0.743   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ENBWRENL   net (fanout=4)        2.419   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ENB             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.576ns (1.157ns logic, 2.419ns route)
                                                         (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL14    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA28 net (fanout=1)        2.695   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<28>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.227   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.740ns (1.045ns logic, 2.695ns route)
                                                          (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA49 Tpcicko_RXRAM         0.699   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU8     net (fanout=1)        2.618   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<49>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.659ns (1.041ns logic, 2.618ns route)
                                                          (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA41 Tpcicko_RXRAM         0.646   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU4     net (fanout=1)        2.661   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<41>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.649ns (0.988ns logic, 2.661ns route)
                                                          (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ENARDENL   net (fanout=20)       2.601   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKL Trcck_ENA             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.644ns (1.043ns logic, 2.601ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ENAU       net (fanout=20)       2.601   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y7.CLKARDCLKU Trcck_ENA             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.644ns (1.043ns logic, 2.601ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 0)
  Clock Path Skew:      -0.271ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPERXPOLARITYL4 Tpcicko_MGT           1.995   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X58Y69.AX            net (fanout=1)        1.508   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l4
    SLICE_X58Y69.CLK           Tdick                -0.008   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<4>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_4
    -------------------------------------------------------  ---------------------------
    Total                                            3.495ns (1.987ns logic, 1.508ns route)
                                                             (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBREN    Tpcicko_TXRAM         0.743   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ENBWRENL   net (fanout=4)        2.424   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren
    RAMB36_X1Y6.CLKBWRCLKL Trcck_ENB             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.581ns (1.157ns logic, 2.424ns route)
                                                         (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.283ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_4
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDETECTRXLOOPBACKL4 Tpcicko_CFG           1.781   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                                     ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y72.DX                    net (fanout=1)        1.687   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l4
    SLICE_X59Y72.CLK                   Tdick                 0.002   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>
                                                                     ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_4
    ---------------------------------------------------------------  ---------------------------
    Total                                                    3.470ns (1.783ns logic, 1.687ns route)
                                                                     (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBREN    Tpcicko_TXRAM         0.743   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ENBU       net (fanout=4)        2.424   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren
    RAMB36_X1Y6.CLKBWRCLKU Trcck_ENB             0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.581ns (1.157ns logic, 2.424ns route)
                                                         (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 0)
  Clock Path Skew:      -0.157ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_7
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDETECTRXLOOPBACKL7 Tpcicko_CFG           1.496   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                                     ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y3.DX                     net (fanout=1)        2.090   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l7
    SLICE_X59Y3.CLK                    Tdick                 0.002   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>
                                                                     ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_7
    ---------------------------------------------------------------  ---------------------------
    Total                                                    3.588ns (1.498ns logic, 2.090ns route)
                                                                     (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA51 Tpcicko_RXRAM         0.709   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU9     net (fanout=1)        2.565   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<51>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.616ns (1.051ns logic, 2.565ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 0)
  Clock Path Skew:      -0.157ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_56
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAL70 Tpcickdo_MGT          1.177   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y3.CX          net (fanout=1)        2.372   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<0>
    SLICE_X59Y3.CLK         Tdick                 0.004   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_56
    ----------------------------------------------------  ---------------------------
    Total                                         3.553ns (1.181ns logic, 2.372ns route)
                                                          (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE0 Tpcicko_LTSMM         1.817   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X55Y56.D5         net (fanout=2)        0.837   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<0>
    SLICE_X55Y56.D          Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011
    SLICE_X53Y53.CE         net (fanout=1)        0.432   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
    SLICE_X53Y53.CLK        Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    ----------------------------------------------------  ---------------------------
    Total                                         3.409ns (2.140ns logic, 1.269ns route)
                                                          (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 0)
  Clock Path Skew:      -0.258ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXELECIDLEL4 Tpcicko_MGT           1.550   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X58Y72.BX            net (fanout=1)        1.904   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l4
    SLICE_X58Y72.CLK           Tdick                -0.011   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_4
    -------------------------------------------------------  ---------------------------
    Total                                            3.443ns (1.539ns logic, 1.904ns route)
                                                             (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD7  Tpcicko_TXRAM         0.698   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU12   net (fanout=4)        2.432   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<7>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.477ns (1.045ns logic, 2.432ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD7  Tpcicko_TXRAM         0.698   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL12   net (fanout=4)        2.432   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<7>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.477ns (1.045ns logic, 2.432ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD1  Tpcicko_RXRAM         0.747   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL6    net (fanout=4)        2.461   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<1>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.555ns (1.094ns logic, 2.461ns route)
                                                         (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD1  Tpcicko_RXRAM         0.747   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU6    net (fanout=4)        2.461   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<1>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.555ns (1.094ns logic, 2.461ns route)
                                                         (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.618ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA24 net (fanout=1)        2.580   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<24>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.220   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.618ns (1.038ns logic, 2.580ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.ENBU       net (fanout=18)       2.497   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WREN            0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.514ns (1.017ns logic, 2.497ns route)
                                                         (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOU15    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA31 net (fanout=1)        2.538   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<31>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.223   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.579ns (1.041ns logic, 2.538ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.ENBWRENL   net (fanout=18)       2.497   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WREN            0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.514ns (1.017ns logic, 2.497ns route)
                                                         (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_37 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.278ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_37
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAL45 Tpcickdo_MGT          1.625   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y73.DX         net (fanout=1)        1.735   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<5>
    SLICE_X59Y73.CLK        Tdick                 0.002   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_37
    ----------------------------------------------------  ---------------------------
    Total                                         3.362ns (1.627ns logic, 1.735ns route)
                                                          (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.331ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE2 Tpcicko_LTSMM         1.831   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X55Y56.D6         net (fanout=2)        0.745   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<2>
    SLICE_X55Y56.D          Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011
    SLICE_X53Y53.CE         net (fanout=1)        0.432   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001
    SLICE_X53Y53.CLK        Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset
    ----------------------------------------------------  ---------------------------
    Total                                         3.331ns (2.154ns logic, 1.177ns route)
                                                          (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 0)
  Clock Path Skew:      -0.155ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_7
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXELECIDLEL7 Tpcicko_MGT           1.218   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y2.AX             net (fanout=1)        2.261   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l7
    SLICE_X59Y2.CLK            Tdick                -0.008   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>
                                                             ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_7
    -------------------------------------------------------  ---------------------------
    Total                                            3.471ns (1.210ns logic, 2.261ns route)
                                                             (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA45 Tpcicko_RXRAM         0.672   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU6     net (fanout=1)        2.481   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<45>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.495ns (1.014ns logic, 2.481ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD2  Tpcicko_RXRAM         0.794   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL7    net (fanout=4)        2.331   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.472ns (1.141ns logic, 2.331ns route)
                                                         (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD2  Tpcicko_RXRAM         0.794   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU7    net (fanout=4)        2.331   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.472ns (1.141ns logic, 2.331ns route)
                                                         (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD6  Tpcicko_RXRAM         0.752   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.ADDRAU11   net (fanout=4)        2.345   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<6>
    RAMB36_X1Y5.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.444ns (1.099ns logic, 2.345ns route)
                                                         (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_39 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 0)
  Clock Path Skew:      -0.278ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_39
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAL47 Tpcickdo_MGT          1.636   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y73.CX         net (fanout=1)        1.671   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<7>
    SLICE_X59Y73.CLK        Tdick                 0.004   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_39
    ----------------------------------------------------  ---------------------------
    Total                                         3.311ns (1.640ns logic, 1.671ns route)
                                                          (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD6  Tpcicko_RXRAM         0.752   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.ADDRAL11   net (fanout=4)        2.345   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<6>
    RAMB36_X1Y5.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.444ns (1.099ns logic, 2.345ns route)
                                                         (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA38 Tpcicko_DLRETRY       0.786   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL3      net (fanout=1)        2.315   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<38>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.443ns (1.128ns logic, 2.315ns route)
                                                           (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD8  Tpcicko_TXRAM         0.664   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU13   net (fanout=4)        2.333   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<8>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.344ns (1.011ns logic, 2.333ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA26 Tpcicko_DLRETRY       0.761   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIADIL13     net (fanout=1)        2.326   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<26>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.429ns (1.103ns logic, 2.326ns route)
                                                           (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD8  Tpcicko_TXRAM         0.664   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL13   net (fanout=4)        2.333   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<8>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.344ns (1.011ns logic, 2.333ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA55 Tpcicko_RXRAM         0.681   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU11    net (fanout=1)        2.415   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<55>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.438ns (1.023ns logic, 2.415ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_62 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 0)
  Clock Path Skew:      -0.160ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_62
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAL76 Tpcickdo_MGT          1.192   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y4.CX          net (fanout=1)        2.202   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<6>
    SLICE_X59Y4.CLK         Tdick                 0.004   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_62
    ----------------------------------------------------  ---------------------------
    Total                                         3.398ns (1.196ns logic, 2.202ns route)
                                                          (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA48 Tpcicko_DLRETRY       0.659   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL8      net (fanout=1)        2.424   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<48>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.425ns (1.001ns logic, 2.424ns route)
                                                           (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA61 Tpcicko_RXRAM         0.654   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU14    net (fanout=1)        2.438   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<61>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.434ns (0.996ns logic, 2.438ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 0)
  Clock Path Skew:      -0.258ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAKL4 Tpcickco_MGT          1.450   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X58Y72.CX         net (fanout=1)        1.833   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l4
    SLICE_X58Y72.CLK        Tdick                 0.004   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_4
    ----------------------------------------------------  ---------------------------
    Total                                         3.287ns (1.454ns logic, 1.833ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.WEAU3      net (fanout=20)       2.137   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y5.CLKARDCLKU Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.390ns (1.253ns logic, 2.137ns route)
                                                         (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.WEAU2      net (fanout=20)       2.137   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y5.CLKARDCLKU Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.390ns (1.253ns logic, 2.137ns route)
                                                         (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.WEAL2      net (fanout=20)       2.137   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y5.CLKARDCLKL Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.390ns (1.253ns logic, 2.137ns route)
                                                         (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN    Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.WEAL3      net (fanout=20)       2.137   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X1Y5.CLKARDCLKL Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.390ns (1.253ns logic, 2.137ns route)
                                                         (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.386ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA35 Tpcicko_DLRETRY       0.697   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIU1      net (fanout=1)        2.347   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<35>
    RAMB36_X1Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.386ns (1.039ns logic, 2.347ns route)
                                                           (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.400ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD0  Tpcicko_RXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAL5    net (fanout=4)        2.383   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<0>
    RAMB36_X1Y7.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.400ns (1.017ns logic, 2.383ns route)
                                                         (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD2  Tpcicko_TXRAM         0.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU7    net (fanout=4)        2.300   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.305ns (1.005ns logic, 2.300ns route)
                                                         (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD5  Tpcicko_TXRAM         0.665   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBL10   net (fanout=4)        2.335   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>
    RAMB36_X1Y6.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.347ns (1.012ns logic, 2.335ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD6  Tpcicko_TXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBL11   net (fanout=4)        2.329   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<6>
    RAMB36_X1Y6.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.346ns (1.017ns logic, 2.329ns route)
                                                         (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD5  Tpcicko_TXRAM         0.665   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU10   net (fanout=4)        2.291   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.303ns (1.012ns logic, 2.291ns route)
                                                         (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.400ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD0  Tpcicko_RXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.ADDRAU5    net (fanout=4)        2.383   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<0>
    RAMB36_X1Y7.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.400ns (1.017ns logic, 2.383ns route)
                                                         (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD2  Tpcicko_TXRAM         0.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL7    net (fanout=4)        2.300   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.305ns (1.005ns logic, 2.300ns route)
                                                         (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD5  Tpcicko_TXRAM         0.665   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBL10   net (fanout=4)        2.291   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>
    RAMB36_X1Y8.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.303ns (1.012ns logic, 2.291ns route)
                                                         (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA33 Tpcicko_DLRETRY       0.699   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIU0      net (fanout=1)        2.333   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<33>
    RAMB36_X1Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.374ns (1.041ns logic, 2.333ns route)
                                                           (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.376ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA6 Tpcicko_RXRAM         0.758   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.DIADIL3    net (fanout=1)        2.276   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<6>
    RAMB36_X1Y5.CLKARDCLKL Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.376ns (1.100ns logic, 2.276ns route)
                                                         (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD5  Tpcicko_TXRAM         0.665   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBU10   net (fanout=4)        2.335   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>
    RAMB36_X1Y6.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.347ns (1.012ns logic, 2.335ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA47 Tpcicko_RXRAM         0.645   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU7     net (fanout=1)        2.404   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<47>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.391ns (0.987ns logic, 2.404ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD6  Tpcicko_TXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBU11   net (fanout=4)        2.329   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<6>
    RAMB36_X1Y6.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.346ns (1.017ns logic, 2.329ns route)
                                                         (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 0)
  Clock Path Skew:      -0.283ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_4
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXCOMPLIANCEL4 Tpcicko_MGT           1.697   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y72.CX              net (fanout=1)        1.521   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l4
    SLICE_X59Y72.CLK             Tdick                 0.004   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>
                                                               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_4
    ---------------------------------------------------------  ---------------------------
    Total                                              3.222ns (1.701ns logic, 1.521ns route)
                                                               (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA58 Tpcicko_RXRAM         0.656   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL13    net (fanout=1)        2.379   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<58>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.377ns (0.998ns logic, 2.379ns route)
                                                          (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.373ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA60 Tpcicko_RXRAM         0.680   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL14    net (fanout=1)        2.351   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<60>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.373ns (1.022ns logic, 2.351ns route)
                                                          (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y9.DOBDOU4      Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA41 net (fanout=1)        2.647   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<41>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.051   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.516ns (0.869ns logic, 2.647ns route)
                                                           (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOU5     Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA43 net (fanout=1)        2.269   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<43>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.399   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.486ns (1.217ns logic, 2.269ns route)
                                                          (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL15    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA30 net (fanout=1)        2.444   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<30>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.182   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.444ns (1.000ns logic, 2.444ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD8  Tpcicko_TXRAM         0.664   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBL13   net (fanout=4)        2.294   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<8>
    RAMB36_X1Y6.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.305ns (1.011ns logic, 2.294ns route)
                                                         (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL7     Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA14 net (fanout=1)        2.518   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<14>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.100   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.436ns (0.918ns logic, 2.518ns route)
                                                          (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD8  Tpcicko_TXRAM         0.664   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y6.ADDRBU13   net (fanout=4)        2.294   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<8>
    RAMB36_X1Y6.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.305ns (1.011ns logic, 2.294ns route)
                                                         (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA34 Tpcicko_DLRETRY       0.709   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL1      net (fanout=1)        2.285   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<34>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.336ns (1.051ns logic, 2.285ns route)
                                                           (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA48 Tpcicko_RXRAM         0.750   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL8     net (fanout=1)        2.250   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<48>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.342ns (1.092ns logic, 2.250ns route)
                                                          (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA30 Tpcicko_DLRETRY       0.682   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIADIL15     net (fanout=1)        2.308   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<30>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.332ns (1.024ns logic, 2.308ns route)
                                                           (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.155ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_57
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAL71 Tpcickdo_MGT          1.207   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y2.BX          net (fanout=1)        2.111   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<1>
    SLICE_X59Y2.CLK         Tdick                -0.011   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_57
    ----------------------------------------------------  ---------------------------
    Total                                         3.307ns (1.196ns logic, 2.111ns route)
                                                          (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.462ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL12     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA24 net (fanout=1)        2.677   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<24>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.033   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.462ns (0.785ns logic, 2.677ns route)
                                                           (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.322ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA4 Tpcicko_RXRAM         0.723   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.DIADIL2    net (fanout=1)        2.257   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<4>
    RAMB36_X1Y5.CLKARDCLKL Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.322ns (1.065ns logic, 2.257ns route)
                                                         (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA52 Tpcicko_RXRAM         0.680   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIL10    net (fanout=1)        2.313   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<52>
    RAMB36_X1Y7.CLKARDCLKL  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.335ns (1.022ns logic, 2.313ns route)
                                                          (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD2  Tpcicko_RXRAM         0.794   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.ADDRAU7    net (fanout=4)        2.161   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>
    RAMB36_X1Y5.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.302ns (1.141ns logic, 2.161ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL14     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA28 net (fanout=1)        2.685   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<28>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.053   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.450ns (0.765ns logic, 2.685ns route)
                                                           (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA43 Tpcicko_RXRAM         0.695   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y7.DIADIU5     net (fanout=1)        2.290   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<43>
    RAMB36_X1Y7.CLKARDCLKU  Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.327ns (1.037ns logic, 2.290ns route)
                                                          (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA40 Tpcicko_DLRETRY       0.725   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL4      net (fanout=1)        2.243   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<40>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.310ns (1.067ns logic, 2.243ns route)
                                                           (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD9  Tpcicko_TXRAM         0.713   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y8.ADDRBU14   net (fanout=4)        2.162   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<9>
    RAMB36_X1Y8.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.222ns (1.060ns logic, 2.162ns route)
                                                         (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD2  Tpcicko_RXRAM         0.794   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y5.ADDRAL7    net (fanout=4)        2.161   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>
    RAMB36_X1Y5.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.302ns (1.141ns logic, 2.161ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA51 Tpcicko_DLRETRY       0.625   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIU9      net (fanout=1)        2.331   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<51>
    RAMB36_X1Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.298ns (0.967ns logic, 2.331ns route)
                                                           (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_33 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.162ns (Levels of Logic = 0)
  Clock Path Skew:      -0.278ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_33
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXDATAL41 Tpcickdo_MGT          1.654   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y73.BX         net (fanout=1)        1.519   ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<1>
    SLICE_X59Y73.CLK        Tdick                -0.011   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_33
    ----------------------------------------------------  ---------------------------
    Total                                         3.162ns (1.643ns logic, 1.519ns route)
                                                          (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns
  Source Clock:         ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/pcie_blk/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA44 Tpcicko_DLRETRY       0.724   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X1Y9.DIBDIL6      net (fanout=1)        2.242   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<44>
    RAMB36_X1Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.308ns (1.066ns logic, 2.242ns route)
                                                           (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 2.50  to 4 nS   

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<6>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.944ns.
--------------------------------------------------------------------------------
Slack:                  0.056ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<6>
Report:    0.944ns delay meets   1.000ns timing constraint by 0.056ns
From                              To                                Delay(ns)
SLICE_X59Y18.BQ                   GTP_DUAL_X0Y0.RXPOLARITY0             0.944  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<7>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.689ns.
--------------------------------------------------------------------------------
Slack:                  0.311ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<7>
Report:    0.689ns delay meets   1.000ns timing constraint by 0.311ns
From                              To                                Delay(ns)
SLICE_X59Y4.AQ                    GTP_DUAL_X0Y0.RXPOLARITY1             0.689  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.700ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>
Report:    0.700ns delay meets   1.000ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X59Y18.DQ                   GTP_DUAL_X0Y0.TXELECIDLE0             0.700  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<6>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.508ns.
--------------------------------------------------------------------------------
Slack:                  0.492ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<6>
Report:    0.508ns delay meets   1.000ns timing constraint by 0.492ns
From                              To                                Delay(ns)
SLICE_X58Y18.CQ                   GTP_DUAL_X0Y0.TXDETECTRX0             0.508  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<7>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.831ns.
--------------------------------------------------------------------------------
Slack:                  0.169ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<7>
Report:    0.831ns delay meets   1.000ns timing constraint by 0.169ns
From                              To                                Delay(ns)
SLICE_X59Y2.AQ                    GTP_DUAL_X0Y0.TXELECIDLE1             0.831  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<7>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.881ns.
--------------------------------------------------------------------------------
Slack:                  0.119ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>
Report:    0.881ns delay meets   1.000ns timing constraint by 0.119ns
From                              To                                Delay(ns)
SLICE_X59Y3.DQ                    GTP_DUAL_X0Y0.TXDETECTRX1             0.881  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.815ns.
--------------------------------------------------------------------------------
Slack:                  0.185ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>
Report:    0.815ns delay meets   1.000ns timing constraint by 0.185ns
From                              To                                Delay(ns)
SLICE_X59Y19.DQ                   GTP_DUAL_X0Y0.TXDATA07                0.815  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.162ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>
Report:    0.838ns delay meets   1.000ns timing constraint by 0.162ns
From                              To                                Delay(ns)
SLICE_X58Y18.DQ                   GTP_DUAL_X0Y0.TXDATA06                0.838  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<53>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.684ns.
--------------------------------------------------------------------------------
Slack:                  0.316ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<53>
Report:    0.684ns delay meets   1.000ns timing constraint by 0.316ns
From                              To                                Delay(ns)
SLICE_X58Y19.AQ                   GTP_DUAL_X0Y0.TXDATA05                0.684  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<52>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.836ns.
--------------------------------------------------------------------------------
Slack:                  0.164ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<52>
Report:    0.836ns delay meets   1.000ns timing constraint by 0.164ns
From                              To                                Delay(ns)
SLICE_X59Y19.CQ                   GTP_DUAL_X0Y0.TXDATA04                0.836  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<51>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.659ns.
--------------------------------------------------------------------------------
Slack:                  0.341ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<51>
Report:    0.659ns delay meets   1.000ns timing constraint by 0.341ns
From                              To                                Delay(ns)
SLICE_X58Y19.CQ                   GTP_DUAL_X0Y0.TXDATA03                0.659  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<50>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  0.298ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<50>
Report:    0.702ns delay meets   1.000ns timing constraint by 0.298ns
From                              To                                Delay(ns)
SLICE_X59Y19.BQ                   GTP_DUAL_X0Y0.TXDATA02                0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------
Slack:                  0.295ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>
Report:    0.705ns delay meets   1.000ns timing constraint by 0.295ns
From                              To                                Delay(ns)
SLICE_X58Y19.DQ                   GTP_DUAL_X0Y0.TXDATA01                0.705  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<48>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.686ns.
--------------------------------------------------------------------------------
Slack:                  0.314ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<48>
Report:    0.686ns delay meets   1.000ns timing constraint by 0.314ns
From                              To                                Delay(ns)
SLICE_X59Y19.AQ                   GTP_DUAL_X0Y0.TXDATA00                0.686  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<6>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.820ns.
--------------------------------------------------------------------------------
Slack:                  0.180ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<6>
Report:    0.820ns delay meets   1.000ns timing constraint by 0.180ns
From                              To                                Delay(ns)
SLICE_X59Y18.CQ                   GTP_DUAL_X0Y0.TXCHARISK00             0.820  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<6>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.533ns.
--------------------------------------------------------------------------------
Slack:                  0.467ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<6>
Report:    0.533ns delay meets   1.000ns timing constraint by 0.467ns
From                              To                                Delay(ns)
SLICE_X58Y18.BQ                   GTP_DUAL_X0Y0.TXCHARDISPMODE00        0.533  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.751ns.
--------------------------------------------------------------------------------
Slack:                  0.249ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>
Report:    0.751ns delay meets   1.000ns timing constraint by 0.249ns
From                              To                                Delay(ns)
SLICE_X59Y4.DQ                    GTP_DUAL_X0Y0.TXDATA17                0.751  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<62>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.823ns.
--------------------------------------------------------------------------------
Slack:                  0.177ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<62>
Report:    0.823ns delay meets   1.000ns timing constraint by 0.177ns
From                              To                                Delay(ns)
SLICE_X59Y4.CQ                    GTP_DUAL_X0Y0.TXDATA16                0.823  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<61>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.751ns.
--------------------------------------------------------------------------------
Slack:                  0.249ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<61>
Report:    0.751ns delay meets   1.000ns timing constraint by 0.249ns
From                              To                                Delay(ns)
SLICE_X59Y4.BQ                    GTP_DUAL_X0Y0.TXDATA15                0.751  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<60>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.837ns.
--------------------------------------------------------------------------------
Slack:                  0.163ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<60>
Report:    0.837ns delay meets   1.000ns timing constraint by 0.163ns
From                              To                                Delay(ns)
SLICE_X58Y7.CQ                    GTP_DUAL_X0Y0.TXDATA14                0.837  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.834ns.
--------------------------------------------------------------------------------
Slack:                  0.166ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>
Report:    0.834ns delay meets   1.000ns timing constraint by 0.166ns
From                              To                                Delay(ns)
SLICE_X59Y2.DQ                    GTP_DUAL_X0Y0.TXDATA13                0.834  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<58>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.683ns.
--------------------------------------------------------------------------------
Slack:                  0.317ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<58>
Report:    0.683ns delay meets   1.000ns timing constraint by 0.317ns
From                              To                                Delay(ns)
SLICE_X59Y2.CQ                    GTP_DUAL_X0Y0.TXDATA12                0.683  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<57>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.859ns.
--------------------------------------------------------------------------------
Slack:                  0.141ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<57>
Report:    0.859ns delay meets   1.000ns timing constraint by 0.141ns
From                              To                                Delay(ns)
SLICE_X59Y2.BQ                    GTP_DUAL_X0Y0.TXDATA11                0.859  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<56>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.925ns.
--------------------------------------------------------------------------------
Slack:                  0.075ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<56>
Report:    0.925ns delay meets   1.000ns timing constraint by 0.075ns
From                              To                                Delay(ns)
SLICE_X59Y3.CQ                    GTP_DUAL_X0Y0.TXDATA10                0.925  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<7>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.856ns.
--------------------------------------------------------------------------------
Slack:                  0.144ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<7>
Report:    0.856ns delay meets   1.000ns timing constraint by 0.144ns
From                              To                                Delay(ns)
SLICE_X59Y3.BQ                    GTP_DUAL_X0Y0.TXCHARISK10             0.856  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<7>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.893ns.
--------------------------------------------------------------------------------
Slack:                  0.107ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<7>
Report:    0.893ns delay meets   1.000ns timing constraint by 0.107ns
From                              To                                Delay(ns)
SLICE_X59Y3.AQ                    GTP_DUAL_X0Y0.TXCHARDISPMODE10        0.893  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<13>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.888ns.
--------------------------------------------------------------------------------
Slack:                  0.112ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<13>
Report:    0.888ns delay meets   1.000ns timing constraint by 0.112ns
From                              To                                Delay(ns)
SLICE_X59Y18.AQ                   GTP_DUAL_X0Y0.RXPOWERDOWN01           0.888  
SLICE_X59Y18.AQ                   GTP_DUAL_X0Y0.TXPOWERDOWN01           0.693  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<12>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.862ns.
--------------------------------------------------------------------------------
Slack:                  0.138ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<12>
Report:    0.862ns delay meets   1.000ns timing constraint by 0.138ns
From                              To                                Delay(ns)
SLICE_X58Y18.AQ                   GTP_DUAL_X0Y0.RXPOWERDOWN00           0.850  
SLICE_X58Y18.AQ                   GTP_DUAL_X0Y0.TXPOWERDOWN00           0.862  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.988ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>
Report:    0.988ns delay meets   1.000ns timing constraint by 0.012ns
From                              To                                Delay(ns)
SLICE_X59Y7.BQ                    GTP_DUAL_X0Y0.RXPOWERDOWN11           0.718  
SLICE_X59Y7.BQ                    GTP_DUAL_X0Y0.TXPOWERDOWN11           0.988  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<14>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.913ns.
--------------------------------------------------------------------------------
Slack:                  0.087ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<14>
Report:    0.913ns delay meets   1.000ns timing constraint by 0.087ns
From                              To                                Delay(ns)
SLICE_X59Y7.AQ                    GTP_DUAL_X0Y0.RXPOWERDOWN10           0.693  
SLICE_X59Y7.AQ                    GTP_DUAL_X0Y0.TXPOWERDOWN10           0.913  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<4>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------
Slack:                  0.117ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<4>
Report:    0.883ns delay meets   1.000ns timing constraint by 0.117ns
From                              To                                Delay(ns)
SLICE_X58Y69.AQ                   GTP_DUAL_X0Y3.RXPOLARITY0             0.883  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<5>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<5>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y62.AQ                   GTP_DUAL_X0Y3.RXPOLARITY1             0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<4>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.977ns.
--------------------------------------------------------------------------------
Slack:                  0.023ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<4>
Report:    0.977ns delay meets   1.000ns timing constraint by 0.023ns
From                              To                                Delay(ns)
SLICE_X58Y72.BQ                   GTP_DUAL_X0Y3.TXELECIDLE0             0.977  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<4>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.832ns.
--------------------------------------------------------------------------------
Slack:                  0.168ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>
Report:    0.832ns delay meets   1.000ns timing constraint by 0.168ns
From                              To                                Delay(ns)
SLICE_X59Y72.DQ                   GTP_DUAL_X0Y3.TXDETECTRX0             0.832  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<5>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.706ns.
--------------------------------------------------------------------------------
Slack:                  0.294ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<5>
Report:    0.706ns delay meets   1.000ns timing constraint by 0.294ns
From                              To                                Delay(ns)
SLICE_X58Y60.AQ                   GTP_DUAL_X0Y3.TXELECIDLE1             0.706  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<5>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.533ns.
--------------------------------------------------------------------------------
Slack:                  0.467ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>
Report:    0.533ns delay meets   1.000ns timing constraint by 0.467ns
From                              To                                Delay(ns)
SLICE_X58Y60.DQ                   GTP_DUAL_X0Y3.TXDETECTRX1             0.533  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<39>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.870ns.
--------------------------------------------------------------------------------
Slack:                  0.130ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<39>
Report:    0.870ns delay meets   1.000ns timing constraint by 0.130ns
From                              To                                Delay(ns)
SLICE_X59Y73.CQ                   GTP_DUAL_X0Y3.TXDATA07                0.870  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.999ns.
--------------------------------------------------------------------------------
Slack:                  0.001ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>
Report:    0.999ns delay meets   1.000ns timing constraint by 0.001ns
From                              To                                Delay(ns)
SLICE_X58Y71.DQ                   GTP_DUAL_X0Y3.TXDATA06                0.999  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.858ns.
--------------------------------------------------------------------------------
Slack:                  0.142ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>
Report:    0.858ns delay meets   1.000ns timing constraint by 0.142ns
From                              To                                Delay(ns)
SLICE_X59Y73.DQ                   GTP_DUAL_X0Y3.TXDATA05                0.858  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<36>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.723ns.
--------------------------------------------------------------------------------
Slack:                  0.277ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<36>
Report:    0.723ns delay meets   1.000ns timing constraint by 0.277ns
From                              To                                Delay(ns)
SLICE_X59Y73.AQ                   GTP_DUAL_X0Y3.TXDATA04                0.723  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<35>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.968ns.
--------------------------------------------------------------------------------
Slack:                  0.032ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<35>
Report:    0.968ns delay meets   1.000ns timing constraint by 0.032ns
From                              To                                Delay(ns)
SLICE_X58Y71.CQ                   GTP_DUAL_X0Y3.TXDATA03                0.968  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<34>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.943ns.
--------------------------------------------------------------------------------
Slack:                  0.057ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<34>
Report:    0.943ns delay meets   1.000ns timing constraint by 0.057ns
From                              To                                Delay(ns)
SLICE_X58Y71.AQ                   GTP_DUAL_X0Y3.TXDATA02                0.943  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<33>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.854ns.
--------------------------------------------------------------------------------
Slack:                  0.146ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<33>
Report:    0.854ns delay meets   1.000ns timing constraint by 0.146ns
From                              To                                Delay(ns)
SLICE_X59Y73.BQ                   GTP_DUAL_X0Y3.TXDATA01                0.854  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.962ns.
--------------------------------------------------------------------------------
Slack:                  0.038ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>
Report:    0.962ns delay meets   1.000ns timing constraint by 0.038ns
From                              To                                Delay(ns)
SLICE_X58Y72.DQ                   GTP_DUAL_X0Y3.TXDATA00                0.962  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<4>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.895ns.
--------------------------------------------------------------------------------
Slack:                  0.105ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<4>
Report:    0.895ns delay meets   1.000ns timing constraint by 0.105ns
From                              To                                Delay(ns)
SLICE_X58Y72.CQ                   GTP_DUAL_X0Y3.TXCHARISK00             0.895  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<4>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.980ns.
--------------------------------------------------------------------------------
Slack:                  0.020ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<4>
Report:    0.980ns delay meets   1.000ns timing constraint by 0.020ns
From                              To                                Delay(ns)
SLICE_X59Y72.CQ                   GTP_DUAL_X0Y3.TXCHARDISPMODE00        0.980  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.862ns.
--------------------------------------------------------------------------------
Slack:                  0.138ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>
Report:    0.862ns delay meets   1.000ns timing constraint by 0.138ns
From                              To                                Delay(ns)
SLICE_X59Y60.DQ                   GTP_DUAL_X0Y3.TXDATA17                0.862  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<46>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<46>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y60.BQ                   GTP_DUAL_X0Y3.TXDATA16                0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<45>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.701ns.
--------------------------------------------------------------------------------
Slack:                  0.299ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<45>
Report:    0.701ns delay meets   1.000ns timing constraint by 0.299ns
From                              To                                Delay(ns)
SLICE_X58Y61.CQ                   GTP_DUAL_X0Y3.TXDATA15                0.701  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<44>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.858ns.
--------------------------------------------------------------------------------
Slack:                  0.142ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<44>
Report:    0.858ns delay meets   1.000ns timing constraint by 0.142ns
From                              To                                Delay(ns)
SLICE_X59Y60.CQ                   GTP_DUAL_X0Y3.TXDATA14                0.858  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<43>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.841ns.
--------------------------------------------------------------------------------
Slack:                  0.159ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<43>
Report:    0.841ns delay meets   1.000ns timing constraint by 0.159ns
From                              To                                Delay(ns)
SLICE_X59Y61.BQ                   GTP_DUAL_X0Y3.TXDATA13                0.841  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<42>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.980ns.
--------------------------------------------------------------------------------
Slack:                  0.020ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<42>
Report:    0.980ns delay meets   1.000ns timing constraint by 0.020ns
From                              To                                Delay(ns)
SLICE_X59Y60.BQ                   GTP_DUAL_X0Y3.TXDATA12                0.980  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<41>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.663ns.
--------------------------------------------------------------------------------
Slack:                  0.337ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<41>
Report:    0.663ns delay meets   1.000ns timing constraint by 0.337ns
From                              To                                Delay(ns)
SLICE_X59Y60.AQ                   GTP_DUAL_X0Y3.TXDATA11                0.663  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<40>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.687ns.
--------------------------------------------------------------------------------
Slack:                  0.313ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<40>
Report:    0.687ns delay meets   1.000ns timing constraint by 0.313ns
From                              To                                Delay(ns)
SLICE_X58Y62.BQ                   GTP_DUAL_X0Y3.TXDATA10                0.687  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<5>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.530ns.
--------------------------------------------------------------------------------
Slack:                  0.470ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<5>
Report:    0.530ns delay meets   1.000ns timing constraint by 0.470ns
From                              To                                Delay(ns)
SLICE_X58Y61.BQ                   GTP_DUAL_X0Y3.TXCHARISK10             0.530  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<5>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  0.297ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<5>
Report:    0.703ns delay meets   1.000ns timing constraint by 0.297ns
From                              To                                Delay(ns)
SLICE_X58Y61.AQ                   GTP_DUAL_X0Y3.TXCHARDISPMODE10        0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<9>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.997ns.
--------------------------------------------------------------------------------
Slack:                  0.003ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<9>
Report:    0.997ns delay meets   1.000ns timing constraint by 0.003ns
From                              To                                Delay(ns)
SLICE_X59Y72.AQ                   GTP_DUAL_X0Y3.RXPOWERDOWN01           0.545  
SLICE_X59Y72.AQ                   GTP_DUAL_X0Y3.TXPOWERDOWN01           0.997  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<8>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.849ns.
--------------------------------------------------------------------------------
Slack:                  0.151ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<8>
Report:    0.849ns delay meets   1.000ns timing constraint by 0.151ns
From                              To                                Delay(ns)
SLICE_X59Y72.BQ                   GTP_DUAL_X0Y3.RXPOWERDOWN00           0.708  
SLICE_X59Y72.BQ                   GTP_DUAL_X0Y3.TXPOWERDOWN00           0.849  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<11>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<11>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y60.CQ                   GTP_DUAL_X0Y3.RXPOWERDOWN11           0.857  
SLICE_X58Y60.CQ                   GTP_DUAL_X0Y3.TXPOWERDOWN11           0.827  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.852ns.
--------------------------------------------------------------------------------
Slack:                  0.148ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>
Report:    0.852ns delay meets   1.000ns timing constraint by 0.148ns
From                              To                                Delay(ns)
SLICE_X58Y61.DQ                   GTP_DUAL_X0Y3.RXPOWERDOWN10           0.852  
SLICE_X58Y61.DQ                   GTP_DUAL_X0Y3.TXPOWERDOWN10           0.713  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.686ns.
--------------------------------------------------------------------------------
Slack:                  0.314ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<2>
Report:    0.686ns delay meets   1.000ns timing constraint by 0.314ns
From                              To                                Delay(ns)
SLICE_X59Y36.AQ                   GTP_DUAL_X0Y1.RXPOLARITY0             0.686  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<3>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y22.AQ                   GTP_DUAL_X0Y1.RXPOLARITY1             0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  0.298ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>
Report:    0.702ns delay meets   1.000ns timing constraint by 0.298ns
From                              To                                Delay(ns)
SLICE_X58Y38.DQ                   GTP_DUAL_X0Y1.TXELECIDLE0             0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<2>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.691ns.
--------------------------------------------------------------------------------
Slack:                  0.309ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<2>
Report:    0.691ns delay meets   1.000ns timing constraint by 0.309ns
From                              To                                Delay(ns)
SLICE_X58Y38.BQ                   GTP_DUAL_X0Y1.TXDETECTRX0             0.691  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.681ns.
--------------------------------------------------------------------------------
Slack:                  0.319ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<3>
Report:    0.681ns delay meets   1.000ns timing constraint by 0.319ns
From                              To                                Delay(ns)
SLICE_X58Y22.CQ                   GTP_DUAL_X0Y1.TXELECIDLE1             0.681  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<3>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.873ns.
--------------------------------------------------------------------------------
Slack:                  0.127ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>
Report:    0.873ns delay meets   1.000ns timing constraint by 0.127ns
From                              To                                Delay(ns)
SLICE_X58Y22.DQ                   GTP_DUAL_X0Y1.TXDETECTRX1             0.873  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<23>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.852ns.
--------------------------------------------------------------------------------
Slack:                  0.148ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<23>
Report:    0.852ns delay meets   1.000ns timing constraint by 0.148ns
From                              To                                Delay(ns)
SLICE_X58Y38.CQ                   GTP_DUAL_X0Y1.TXDATA07                0.852  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.833ns.
--------------------------------------------------------------------------------
Slack:                  0.167ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>
Report:    0.833ns delay meets   1.000ns timing constraint by 0.167ns
From                              To                                Delay(ns)
SLICE_X59Y36.DQ                   GTP_DUAL_X0Y1.TXDATA06                0.833  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<21>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.842ns.
--------------------------------------------------------------------------------
Slack:                  0.158ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<21>
Report:    0.842ns delay meets   1.000ns timing constraint by 0.158ns
From                              To                                Delay(ns)
SLICE_X59Y36.CQ                   GTP_DUAL_X0Y1.TXDATA05                0.842  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<20>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.664ns.
--------------------------------------------------------------------------------
Slack:                  0.336ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<20>
Report:    0.664ns delay meets   1.000ns timing constraint by 0.336ns
From                              To                                Delay(ns)
SLICE_X59Y38.BQ                   GTP_DUAL_X0Y1.TXDATA04                0.664  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<19>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.820ns.
--------------------------------------------------------------------------------
Slack:                  0.180ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<19>
Report:    0.820ns delay meets   1.000ns timing constraint by 0.180ns
From                              To                                Delay(ns)
SLICE_X58Y37.CQ                   GTP_DUAL_X0Y1.TXDATA03                0.820  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<18>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.751ns.
--------------------------------------------------------------------------------
Slack:                  0.249ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<18>
Report:    0.751ns delay meets   1.000ns timing constraint by 0.249ns
From                              To                                Delay(ns)
SLICE_X59Y36.BQ                   GTP_DUAL_X0Y1.TXDATA02                0.751  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------
Slack:                  0.335ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>
Report:    0.665ns delay meets   1.000ns timing constraint by 0.335ns
From                              To                                Delay(ns)
SLICE_X59Y38.DQ                   GTP_DUAL_X0Y1.TXDATA01                0.665  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<16>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<16>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y38.AQ                   GTP_DUAL_X0Y1.TXDATA00                0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.686ns.
--------------------------------------------------------------------------------
Slack:                  0.314ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<2>
Report:    0.686ns delay meets   1.000ns timing constraint by 0.314ns
From                              To                                Delay(ns)
SLICE_X59Y38.AQ                   GTP_DUAL_X0Y1.TXCHARISK00             0.686  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.827ns.
--------------------------------------------------------------------------------
Slack:                  0.173ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>
Report:    0.827ns delay meets   1.000ns timing constraint by 0.173ns
From                              To                                Delay(ns)
SLICE_X58Y37.DQ                   GTP_DUAL_X0Y1.TXCHARDISPMODE00        0.827  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<31>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.861ns.
--------------------------------------------------------------------------------
Slack:                  0.139ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<31>
Report:    0.861ns delay meets   1.000ns timing constraint by 0.139ns
From                              To                                Delay(ns)
SLICE_X58Y21.AQ                   GTP_DUAL_X0Y1.TXDATA17                0.861  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<30>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.857ns.
--------------------------------------------------------------------------------
Slack:                  0.143ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<30>
Report:    0.857ns delay meets   1.000ns timing constraint by 0.143ns
From                              To                                Delay(ns)
SLICE_X58Y20.BQ                   GTP_DUAL_X0Y1.TXDATA16                0.857  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.700ns.
--------------------------------------------------------------------------------
Slack:                  0.300ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>
Report:    0.700ns delay meets   1.000ns timing constraint by 0.300ns
From                              To                                Delay(ns)
SLICE_X59Y21.DQ                   GTP_DUAL_X0Y1.TXDATA15                0.700  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.824ns.
--------------------------------------------------------------------------------
Slack:                  0.176ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>
Report:    0.824ns delay meets   1.000ns timing constraint by 0.176ns
From                              To                                Delay(ns)
SLICE_X59Y22.DQ                   GTP_DUAL_X0Y1.TXDATA14                0.824  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.469ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>
Report:    0.531ns delay meets   1.000ns timing constraint by 0.469ns
From                              To                                Delay(ns)
SLICE_X59Y20.CQ                   GTP_DUAL_X0Y1.TXDATA13                0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<26>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.706ns.
--------------------------------------------------------------------------------
Slack:                  0.294ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<26>
Report:    0.706ns delay meets   1.000ns timing constraint by 0.294ns
From                              To                                Delay(ns)
SLICE_X58Y20.AQ                   GTP_DUAL_X0Y1.TXDATA12                0.706  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.701ns.
--------------------------------------------------------------------------------
Slack:                  0.299ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>
Report:    0.701ns delay meets   1.000ns timing constraint by 0.299ns
From                              To                                Delay(ns)
SLICE_X58Y20.CQ                   GTP_DUAL_X0Y1.TXDATA11                0.701  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.854ns.
--------------------------------------------------------------------------------
Slack:                  0.146ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>
Report:    0.854ns delay meets   1.000ns timing constraint by 0.146ns
From                              To                                Delay(ns)
SLICE_X58Y21.BQ                   GTP_DUAL_X0Y1.TXDATA10                0.854  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.844ns.
--------------------------------------------------------------------------------
Slack:                  0.156ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<3>
Report:    0.844ns delay meets   1.000ns timing constraint by 0.156ns
From                              To                                Delay(ns)
SLICE_X59Y22.CQ                   GTP_DUAL_X0Y1.TXCHARISK10             0.844  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.828ns.
--------------------------------------------------------------------------------
Slack:                  0.172ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<3>
Report:    0.828ns delay meets   1.000ns timing constraint by 0.172ns
From                              To                                Delay(ns)
SLICE_X58Y22.BQ                   GTP_DUAL_X0Y1.TXCHARDISPMODE10        0.828  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<5>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------
Slack:                  0.117ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<5>
Report:    0.883ns delay meets   1.000ns timing constraint by 0.117ns
From                              To                                Delay(ns)
SLICE_X58Y37.BQ                   GTP_DUAL_X0Y1.RXPOWERDOWN01           0.883  
SLICE_X58Y37.BQ                   GTP_DUAL_X0Y1.TXPOWERDOWN01           0.714  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<4>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.989ns.
--------------------------------------------------------------------------------
Slack:                  0.011ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<4>
Report:    0.989ns delay meets   1.000ns timing constraint by 0.011ns
From                              To                                Delay(ns)
SLICE_X58Y37.AQ                   GTP_DUAL_X0Y1.RXPOWERDOWN00           0.705  
SLICE_X58Y37.AQ                   GTP_DUAL_X0Y1.TXPOWERDOWN00           0.989  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<7>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------
Slack:                  0.117ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<7>
Report:    0.883ns delay meets   1.000ns timing constraint by 0.117ns
From                              To                                Delay(ns)
SLICE_X59Y22.BQ                   GTP_DUAL_X0Y1.RXPOWERDOWN11           0.883  
SLICE_X59Y22.BQ                   GTP_DUAL_X0Y1.TXPOWERDOWN11           0.696  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<6>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.985ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<6>
Report:    0.985ns delay meets   1.000ns timing constraint by 0.015ns
From                              To                                Delay(ns)
SLICE_X59Y22.AQ                   GTP_DUAL_X0Y1.RXPOWERDOWN10           0.985  
SLICE_X59Y22.AQ                   GTP_DUAL_X0Y1.TXPOWERDOWN10           0.680  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.926ns.
--------------------------------------------------------------------------------
Slack:                  0.074ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<0>
Report:    0.926ns delay meets   1.000ns timing constraint by 0.074ns
From                              To                                Delay(ns)
SLICE_X58Y58.AQ                   GTP_DUAL_X0Y2.RXPOLARITY0             0.926  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.912ns.
--------------------------------------------------------------------------------
Slack:                  0.088ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>
Report:    0.912ns delay meets   1.000ns timing constraint by 0.088ns
From                              To                                Delay(ns)
SLICE_X58Y41.DQ                   GTP_DUAL_X0Y2.RXPOLARITY1             0.912  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.843ns.
--------------------------------------------------------------------------------
Slack:                  0.157ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>
Report:    0.843ns delay meets   1.000ns timing constraint by 0.157ns
From                              To                                Delay(ns)
SLICE_X59Y57.AQ                   GTP_DUAL_X0Y2.TXELECIDLE0             0.843  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<0>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.825ns.
--------------------------------------------------------------------------------
Slack:                  0.175ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<0>
Report:    0.825ns delay meets   1.000ns timing constraint by 0.175ns
From                              To                                Delay(ns)
SLICE_X59Y58.BQ                   GTP_DUAL_X0Y2.TXDETECTRX0             0.825  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.678ns.
--------------------------------------------------------------------------------
Slack:                  0.322ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<1>
Report:    0.678ns delay meets   1.000ns timing constraint by 0.322ns
From                              To                                Delay(ns)
SLICE_X58Y41.CQ                   GTP_DUAL_X0Y2.TXELECIDLE1             0.678  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/
gt_tx_detect_rx_loopback_reg<1>"         MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.873ns.
--------------------------------------------------------------------------------
Slack:                  0.127ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>
Report:    0.873ns delay meets   1.000ns timing constraint by 0.127ns
From                              To                                Delay(ns)
SLICE_X58Y42.DQ                   GTP_DUAL_X0Y2.TXDETECTRX1             0.873  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.162ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>
Report:    0.838ns delay meets   1.000ns timing constraint by 0.162ns
From                              To                                Delay(ns)
SLICE_X58Y58.DQ                   GTP_DUAL_X0Y2.TXDATA07                0.838  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.863ns.
--------------------------------------------------------------------------------
Slack:                  0.137ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>
Report:    0.863ns delay meets   1.000ns timing constraint by 0.137ns
From                              To                                Delay(ns)
SLICE_X59Y58.DQ                   GTP_DUAL_X0Y2.TXDATA06                0.863  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<5>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.909ns.
--------------------------------------------------------------------------------
Slack:                  0.091ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<5>
Report:    0.909ns delay meets   1.000ns timing constraint by 0.091ns
From                              To                                Delay(ns)
SLICE_X58Y58.CQ                   GTP_DUAL_X0Y2.TXDATA05                0.909  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<4>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.856ns.
--------------------------------------------------------------------------------
Slack:                  0.144ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<4>
Report:    0.856ns delay meets   1.000ns timing constraint by 0.144ns
From                              To                                Delay(ns)
SLICE_X59Y57.BQ                   GTP_DUAL_X0Y2.TXDATA04                0.856  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<3>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.659ns.
--------------------------------------------------------------------------------
Slack:                  0.341ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<3>
Report:    0.659ns delay meets   1.000ns timing constraint by 0.341ns
From                              To                                Delay(ns)
SLICE_X58Y59.CQ                   GTP_DUAL_X0Y2.TXDATA03                0.659  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<2>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.691ns.
--------------------------------------------------------------------------------
Slack:                  0.309ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<2>
Report:    0.691ns delay meets   1.000ns timing constraint by 0.309ns
From                              To                                Delay(ns)
SLICE_X58Y58.BQ                   GTP_DUAL_X0Y2.TXDATA02                0.691  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.705ns.
--------------------------------------------------------------------------------
Slack:                  0.295ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>
Report:    0.705ns delay meets   1.000ns timing constraint by 0.295ns
From                              To                                Delay(ns)
SLICE_X58Y59.DQ                   GTP_DUAL_X0Y2.TXDATA01                0.705  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<0>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.681ns.
--------------------------------------------------------------------------------
Slack:                  0.319ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<0>
Report:    0.681ns delay meets   1.000ns timing constraint by 0.319ns
From                              To                                Delay(ns)
SLICE_X59Y58.AQ                   GTP_DUAL_X0Y2.TXDATA00                0.681  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------
Slack:                  0.335ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>
Report:    0.665ns delay meets   1.000ns timing constraint by 0.335ns
From                              To                                Delay(ns)
SLICE_X59Y57.DQ                   GTP_DUAL_X0Y2.TXCHARISK00             0.665  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.820ns.
--------------------------------------------------------------------------------
Slack:                  0.180ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<0>
Report:    0.820ns delay meets   1.000ns timing constraint by 0.180ns
From                              To                                Delay(ns)
SLICE_X59Y58.CQ                   GTP_DUAL_X0Y2.TXCHARDISPMODE00        0.820  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<15>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.704ns.
--------------------------------------------------------------------------------
Slack:                  0.296ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<15>
Report:    0.704ns delay meets   1.000ns timing constraint by 0.296ns
From                              To                                Delay(ns)
SLICE_X59Y41.BQ                   GTP_DUAL_X0Y2.TXDATA17                0.704  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<14>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.686ns.
--------------------------------------------------------------------------------
Slack:                  0.314ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<14>
Report:    0.686ns delay meets   1.000ns timing constraint by 0.314ns
From                              To                                Delay(ns)
SLICE_X59Y41.AQ                   GTP_DUAL_X0Y2.TXDATA16                0.686  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.665ns.
--------------------------------------------------------------------------------
Slack:                  0.335ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>
Report:    0.665ns delay meets   1.000ns timing constraint by 0.335ns
From                              To                                Delay(ns)
SLICE_X59Y41.DQ                   GTP_DUAL_X0Y2.TXDATA15                0.665  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<12>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  0.297ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<12>
Report:    0.703ns delay meets   1.000ns timing constraint by 0.297ns
From                              To                                Delay(ns)
SLICE_X58Y41.AQ                   GTP_DUAL_X0Y2.TXDATA14                0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<11>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.649ns.
--------------------------------------------------------------------------------
Slack:                  0.351ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<11>
Report:    0.649ns delay meets   1.000ns timing constraint by 0.351ns
From                              To                                Delay(ns)
SLICE_X59Y41.CQ                   GTP_DUAL_X0Y2.TXDATA13                0.649  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<10>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.656ns.
--------------------------------------------------------------------------------
Slack:                  0.344ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<10>
Report:    0.656ns delay meets   1.000ns timing constraint by 0.344ns
From                              To                                Delay(ns)
SLICE_X59Y42.CQ                   GTP_DUAL_X0Y2.TXDATA12                0.656  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<9>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.840ns.
--------------------------------------------------------------------------------
Slack:                  0.160ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<9>
Report:    0.840ns delay meets   1.000ns timing constraint by 0.160ns
From                              To                                Delay(ns)
SLICE_X58Y42.CQ                   GTP_DUAL_X0Y2.TXDATA11                0.840  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<8>" MAXDELAY      
   = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.822ns.
--------------------------------------------------------------------------------
Slack:                  0.178ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<8>
Report:    0.822ns delay meets   1.000ns timing constraint by 0.178ns
From                              To                                Delay(ns)
SLICE_X58Y41.BQ                   GTP_DUAL_X0Y2.TXDATA10                0.822  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.867ns.
--------------------------------------------------------------------------------
Slack:                  0.133ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>
Report:    0.867ns delay meets   1.000ns timing constraint by 0.133ns
From                              To                                Delay(ns)
SLICE_X59Y42.DQ                   GTP_DUAL_X0Y2.TXCHARISK10             0.867  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.684ns.
--------------------------------------------------------------------------------
Slack:                  0.316ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<1>
Report:    0.684ns delay meets   1.000ns timing constraint by 0.316ns
From                              To                                Delay(ns)
SLICE_X58Y42.BQ                   GTP_DUAL_X0Y2.TXCHARDISPMODE10        0.684  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<1>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.731ns.
--------------------------------------------------------------------------------
Slack:                  0.269ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<1>
Report:    0.731ns delay meets   1.000ns timing constraint by 0.269ns
From                              To                                Delay(ns)
SLICE_X59Y57.CQ                   GTP_DUAL_X0Y2.RXPOWERDOWN01           0.731  
SLICE_X59Y57.CQ                   GTP_DUAL_X0Y2.TXPOWERDOWN01           0.538  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<0>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.881ns.
--------------------------------------------------------------------------------
Slack:                  0.119ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<0>
Report:    0.881ns delay meets   1.000ns timing constraint by 0.119ns
From                              To                                Delay(ns)
SLICE_X58Y59.AQ                   GTP_DUAL_X0Y2.RXPOWERDOWN00           0.881  
SLICE_X58Y59.AQ                   GTP_DUAL_X0Y2.TXPOWERDOWN00           0.836  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<3>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.883ns.
--------------------------------------------------------------------------------
Slack:                  0.117ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<3>
Report:    0.883ns delay meets   1.000ns timing constraint by 0.117ns
From                              To                                Delay(ns)
SLICE_X59Y42.BQ                   GTP_DUAL_X0Y2.RXPOWERDOWN11           0.883  
SLICE_X59Y42.BQ                   GTP_DUAL_X0Y2.TXPOWERDOWN11           0.694  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<2>"         
MAXDELAY = 1 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.985ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<2>
Report:    0.985ns delay meets   1.000ns timing constraint by 0.015ns
From                              To                                Delay(ns)
SLICE_X59Y42.AQ                   GTP_DUAL_X0Y2.RXPOWERDOWN10           0.985  
SLICE_X59Y42.AQ                   GTP_DUAL_X0Y2.TXPOWERDOWN10           0.680  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD 
TIMEGRP         "ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 
2.5 HIGH         50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD 
TIMEGRP         "ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 
1.25 HIGH         50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"trn_clk_c" 

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   2.159ns.
--------------------------------------------------------------------------------
Offset:                 2.159ns (data path - clock path + uncertainty)
  Source:               sys_reset_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination Clock:    trn_clk_c rising at 0.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 2)
  Clock Path Delay:     2.501ns (Levels of Logic = 6)
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.123ns

  Maximum Data Path: sys_reset_n to ep/BU2/U0/pcie_ep0/app_reset_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.895   sys_reset_n
                                                       sys_reset_n
                                                       sys_reset_n_ibuf
                                                       sys_reset_n_ibuf_inverter
    SLICE_X50Y51.A3      net (fanout=6)        2.872   ep/BU2/U0/pcie_ep0/pcie_blk/user_reset_n_inv
    SLICE_X50Y51.A       Tilo                  0.094   trn_reset_n_c
                                                       ep/BU2/U0/pcie_ep0/mgt_reset_n1
    SLICE_X44Y51.AX      net (fanout=2)        0.608   trn_reset_n_c
    SLICE_X44Y51.CLK     Tdick                -0.012   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (0.977ns logic, 3.480ns route)
                                                       (21.9% logic, 78.1% route)

  Minimum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/app_reset_n
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.013   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=4)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.276   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        1.879   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        0.091   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -1.483   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y8.I0        net (fanout=1)        1.162   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y8.O         Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X44Y51.CLK        net (fanout=1148)     0.094   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         2.501ns (-0.744ns logic, 3.245ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"trn_clk_c" 

 3 items analyzed, 0 timing errors detected.
 Maximum allowable offset is  11.465ns.
--------------------------------------------------------------------------------
Offset:                 11.465ns (clock path + data path + uncertainty)
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg (FF)
  Destination:          LED_link_up_n (PAD)
  Source Clock:         trn_clk_c rising at 0.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 2)
  Clock Path Delay:     4.217ns (Levels of Logic = 6)
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.123ns

  Maximum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=4)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y8.I0        net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y8.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X51Y60.CLK        net (fanout=1148)     1.602   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.217ns (-2.224ns logic, 6.441ns route)

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg to LED_link_up_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y60.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg
    OLOGIC_X2Y232.D1     net (fanout=2)        3.092   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg
    OLOGIC_X2Y232.OQ     Tdoq                  0.821   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0
    H8.O                 net (fanout=1)        0.000   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0
    H8.PAD               Tioop                 2.682   LED_link_up_n
                                                       LED_LINK_UP
                                                       LED_link_up_n
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (3.953ns logic, 3.092ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Offset:                 10.879ns (clock path + data path + uncertainty)
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7 (FF)
  Destination:          LED_8_lane_n (PAD)
  Source Clock:         trn_clk_c rising at 0.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 2)
  Clock Path Delay:     4.235ns (Levels of Logic = 6)
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.123ns

  Maximum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=4)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y8.I0        net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y8.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X50Y74.CLK        net (fanout=1148)     1.620   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.235ns (-2.224ns logic, 6.459ns route)

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7 to LED_8_lane_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.BQ      Tcko                  0.450   cfg_lstatus_c<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7
    OLOGIC_X2Y234.D1     net (fanout=1)        2.489   cfg_lstatus_c<7>
    OLOGIC_X2Y234.OQ     Tdoq                  0.821   LED_8_lane_n_c
                                                       LED_8_lane_n_c1_INV_0
    G10.O                net (fanout=1)        0.000   LED_8_lane_n_c
    G10.PAD              Tioop                 2.681   LED_8_lane_n
                                                       LED_8_LANE
                                                       LED_8_lane_n
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (3.952ns logic, 2.489ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Offset:                 10.735ns (clock path + data path + uncertainty)
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6 (FF)
  Destination:          LED_4_lane_n (PAD)
  Source Clock:         trn_clk_c rising at 0.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Delay:     4.235ns (Levels of Logic = 6)
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.123ns

  Maximum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=4)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y8.I0        net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y8.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X50Y74.CLK        net (fanout=1148)     1.620   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.235ns (-2.224ns logic, 6.459ns route)

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6 to LED_4_lane_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.450   cfg_lstatus_c<7>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6
    OLOGIC_X2Y233.D1     net (fanout=1)        2.337   cfg_lstatus_c<6>
    OLOGIC_X2Y233.OQ     Tdoq                  0.821   LED_4_lane_n_c
                                                       LED_4_lane_n_c1_INV_0
    G8.O                 net (fanout=1)        0.000   LED_4_lane_n_c
    G8.PAD               Tioop                 2.689   LED_4_lane_n
                                                       LED_4_LANE
                                                       LED_4_lane_n
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (3.960ns logic, 2.337ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 5864 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.525ns.
--------------------------------------------------------------------------------
Delay:                  4.525ns (data path)
  Source:               sys_clk_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo (RAM)
  Data Path Delay:      4.525ns (Levels of Logic = 6)

  Maximum Data Path: sys_clk_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y3.O                    Tipad                 0.000   sys_clk_n
                                                          sys_clk_n
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_2
    BUFDS_X0Y2.IN           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_2_ML_NEW_IN
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=4)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y8.I0        net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y8.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    RAMB36_X0Y1.CLKARDCLKL  net (fanout=1148)     1.910   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.525ns (-2.224ns logic, 6.749ns route)

--------------------------------------------------------------------------------
Delay:                  4.525ns (data path)
  Source:               sys_clk_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo (RAM)
  Data Path Delay:      4.525ns (Levels of Logic = 6)

  Maximum Data Path: sys_clk_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y3.O                    Tipad                 0.000   sys_clk_n
                                                          sys_clk_n
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_2
    BUFDS_X0Y2.IN           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_2_ML_NEW_IN
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=4)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y8.I0        net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y8.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    RAMB36_X0Y1.CLKBWRCLKL  net (fanout=1148)     1.910   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.525ns (-2.224ns logic, 6.749ns route)

--------------------------------------------------------------------------------
Delay:                  4.525ns (data path)
  Source:               sys_clk_p (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo (RAM)
  Data Path Delay:      4.525ns (Levels of Logic = 6)

  Maximum Data Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    Y4.O                    Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=4)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i
    BUFGCTRL_X0Y3.I0        net (fanout=1)        2.042   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>
    BUFGCTRL_X0Y3.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y2.CLKIN1     net (fanout=1)        1.514   ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg
    PLL_ADV_X0Y2.CLKOUT1    Tpllcko_CLK          -3.027   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y8.I0        net (fanout=1)        1.263   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y8.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    RAMB36_X0Y1.CLKBWRCLKL  net (fanout=1148)     1.910   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         4.525ns (-2.224ns logic, 6.749ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.380ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.321ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.086ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.381ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.319ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.085ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.383ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.289ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.057ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk_n
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sys_reset_n |    2.159(R)|    0.475(R)|trn_clk_c         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sys_clk_p
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sys_reset_n |    2.159(R)|    0.475(R)|trn_clk_c         |   0.000|
------------+------------+------------+------------------+--------+

Clock sys_clk_n to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
LED_4_lane_n |   10.735(R)|trn_clk_c         |   0.000|
LED_8_lane_n |   10.879(R)|trn_clk_c         |   0.000|
LED_link_up_n|   11.465(R)|trn_clk_c         |   0.000|
-------------+------------+------------------+--------+

Clock sys_clk_p to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
LED_4_lane_n |   10.735(R)|trn_clk_c         |   0.000|
LED_8_lane_n |   10.879(R)|trn_clk_c         |   0.000|
LED_link_up_n|   11.465(R)|trn_clk_c         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    7.971|         |    0.791|         |
sys_clk_p      |    7.971|         |    0.791|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    7.971|         |    0.791|         |
sys_clk_p      |    7.971|         |    0.791|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 34209 paths, 120 nets, and 14176 connections

Design statistics:
   Minimum period:   7.971ns{1}   (Maximum frequency: 125.455MHz)
   Maximum combinational path delay:   4.525ns
   Maximum net delay:   0.999ns
   Minimum input required time before clock:   2.159ns
   Maximum output delay after clock:  11.465ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 24 20:12:06 2007 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 366 MB



