<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="top.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4</title>

   <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script>
   <link rel="stylesheet" href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/themes/smoothness/jquery-ui.css">
   <script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/jquery-ui.min.js"></script>
   <script src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.js"></script>
   <link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.css" />

<style>
/*
Copyright (c) 2015, Steven F. Hoover
All rights reserved.
*/
.tlv_ident_error {
  color: red;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipeline {
  color: orange;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_1 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_2 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_grouping {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_state_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_assigned_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_state_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_malformed_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_malformed_assigned_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_phys_hier {
  color: blue;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_phys_beh_hier {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_stage_name {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_next_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_incr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_prev_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_decr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_alignment_expr_1ab {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_expr_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_keyword_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_zero_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_crosspipe_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_tlv_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_misc_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_sv_sig {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_datatype {
  color: DarkRed;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_keyword1 {
  color: Blue;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_comment {
  color: #808080;
  font-style: italic;
  font-weight: 600;
}
.tlv_ident_hdl_code {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}

</style>

</head>

<body>

<h2>top.m4</h2>

<pre>
<span class="line" line-num="1" source-line-num="1"><span class="tlv_ident_keyword1">\TLV_version 1d: tl-x.org</span></span>
<span class="line" line-num="2" source-line-num="2"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="3" source-line-num="3"><span class="tlv_ident_hdl_code">module ha ( input   a, b,</span></span>
<span class="line" line-num="4" source-line-num="4">            <span class="tlv_ident_hdl_code">output  sum, cout);</span></span>
<span class="line" line-num="5" source-line-num="5"></span>
<span class="line" line-num="6" source-line-num="6">  <span class="tlv_ident_hdl_code">assign sum  = a ^ b;</span></span>
<span class="line" line-num="7" source-line-num="7">  <span class="tlv_ident_hdl_code">assign cout = a &amp; b;</span></span>
<span class="line" line-num="8" source-line-num="8"><span class="tlv_ident_hdl_code">endmodule</span></span>
<span class="line" line-num="9" source-line-num="9"></span>
<span class="line" line-num="10" source-line-num="10"><span class="tlv_ident_hdl_code">module my_design</span></span>
<span class="line" line-num="11" source-line-num="11">	<span class="tlv_ident_hdl_code">#(parameter N=4)</span></span>
<span class="line" line-num="12" source-line-num="12">		<span class="tlv_ident_hdl_code">(	input [N-1:0] a, b,</span></span>
<span class="line" line-num="13" source-line-num="13">			<span class="tlv_ident_hdl_code">output [N-1:0] sum, cout);</span></span>
<span class="line" line-num="14" source-line-num="14"></span>
<span class="line" line-num="15" source-line-num="15">	<span class="tlv_ident_comment">// Declare a temporary loop variable to be used during</span></span>
<span class="line" line-num="16" source-line-num="16">	<span class="tlv_ident_comment">// generation and won't be available during simulation</span></span>
<span class="line" line-num="17" source-line-num="17">	<span class="tlv_ident_hdl_code">genvar i;</span></span>
<span class="line" line-num="18" source-line-num="18"></span>
<span class="line" line-num="19" source-line-num="19">	<span class="tlv_ident_comment">// Generate for loop to instantiate N times</span></span>
<span class="line" line-num="20" source-line-num="20">	<span class="tlv_ident_hdl_code">generate</span></span>
<span class="line" line-num="21" source-line-num="21">		<span class="tlv_ident_hdl_code">for (i = 0; i &lt; N; i = i + 1) begin</span></span>
<span class="line" line-num="22" source-line-num="22">          <span class="tlv_ident_hdl_code">ha u0 (a[i], b[i], sum[i], cout[i]);</span></span>
<span class="line" line-num="23" source-line-num="23">		<span class="tlv_ident_hdl_code">end</span></span>
<span class="line" line-num="24" source-line-num="24">	<span class="tlv_ident_hdl_code">endgenerate</span></span>
<span class="line" line-num="25" source-line-num="25"><span class="tlv_ident_hdl_code">endmodule</span></span>
<span class="line" line-num="26" source-line-num="26"></span>
<span class="line" line-num="27" source-line-num="27"><span class="tlv_ident_hdl_code">module tb;</span></span>
<span class="line" line-num="28" source-line-num="28">	<span class="tlv_ident_hdl_code">parameter N = 2;</span></span>
<span class="line" line-num="29" source-line-num="29">  <span class="tlv_ident_hdl_code">reg  [N-1:0] a, b;</span></span>
<span class="line" line-num="30" source-line-num="30">  <span class="tlv_ident_hdl_code">wire [N-1:0] sum, cout;</span></span>
<span class="line" line-num="31" source-line-num="31"></span>
<span class="line" line-num="32" source-line-num="32">  <span class="tlv_ident_comment">// Instantiate top level design with N=2 so that it will have 2</span></span>
<span class="line" line-num="33" source-line-num="33">  <span class="tlv_ident_comment">// separate instances of half adders and both are given two separate</span></span>
<span class="line" line-num="34" source-line-num="34">  <span class="tlv_ident_comment">// inputs</span></span>
<span class="line" line-num="35" source-line-num="35">  <span class="tlv_ident_hdl_code">my_design #(.N(N)) md( .a(a), .b(b), .sum(sum), .cout(cout));</span></span>
<span class="line" line-num="36" source-line-num="36"></span>
<span class="line" line-num="37" source-line-num="37">  <span class="tlv_ident_hdl_code">initial begin</span></span>
<span class="line" line-num="38" source-line-num="38">    <span class="tlv_ident_hdl_code">a &lt;= 0;</span></span>
<span class="line" line-num="39" source-line-num="39">    <span class="tlv_ident_hdl_code">b &lt;= 0;</span></span>
<span class="line" line-num="40" source-line-num="40"></span>
<span class="line" line-num="41" source-line-num="41">    <span class="tlv_ident_hdl_code">$monitor (&quot;a=0x%0h b=0x%0h sum=0x%0h cout=0x%0h&quot;, a, b, sum, cout);</span></span>
<span class="line" line-num="42" source-line-num="42"></span>
<span class="line" line-num="43" source-line-num="43">    <span class="tlv_ident_hdl_code">#10 a &lt;= 'h2;</span></span>
<span class="line" line-num="44" source-line-num="44">    		<span class="tlv_ident_hdl_code">b &lt;= 'h3;</span></span>
<span class="line" line-num="45" source-line-num="45">    <span class="tlv_ident_hdl_code">#20 b &lt;= 'h4;</span></span>
<span class="line" line-num="46" source-line-num="46">    <span class="tlv_ident_hdl_code">#10 a &lt;= 'h5;</span></span>
<span class="line" line-num="47" source-line-num="47">  <span class="tlv_ident_hdl_code">end</span></span>
<span class="line" line-num="48" source-line-num="48"><span class="tlv_ident_hdl_code">endmodule</span></span>
<span class="line" line-num="49" source-line-num="49">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="50" source-line-num="50">   <span class="tlv_ident_comment">// Welcome!  Try the tutorials via the menu.</span></span>
<span class="line" line-num="51" source-line-num="51">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="52" source-line-num="52"></span>
<span class="line" line-num="53" source-line-num="53">   <span class="tlv_ident_comment">// Default Makerchip TL-Verilog Code Template</span></span>
<span class="line" line-num="54" source-line-num="54">   </span>
<span class="line" line-num="55" source-line-num="55">   <span class="tlv_ident_comment">// Macro providing required top-level module definition, random</span></span>
<span class="line" line-num="56" source-line-num="56">   <span class="tlv_ident_comment">// stimulus support, and Verilator config.</span></span>
<span class="line" line-num="57" source-line-num="57">   <span class="tlv_ident_hdl_code">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlv_ident_comment">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlv_ident_hdl_code">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlv_ident_comment">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)</span></span>
<span class="line" line-num="58" source-line-num="58"><span class="tlv_ident_keyword1">\TLV</span></span>
<span class="line" line-num="59" source-line-num="59">   <span class="tlv_ident_comment">//$reset = *reset;</span></span>
<span class="line" line-num="60" source-line-num="60"></span>
<span class="line" line-num="61" source-line-num="61">   <span class="tlv_ident_pipeline" logical_entity="|pipe">|pipe</span></span>
<span class="line" line-num="62" source-line-num="62">      <span class="tlv_ident_stage_expr" logical_entity="|pipe@0">@0</span></span>
<span class="line" line-num="63" source-line-num="63">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|pipe$a">$a</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= a ;</span></span>
<span class="line" line-num="64" source-line-num="64">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|pipe$b">$b</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= b;</span></span>
<span class="line" line-num="65" source-line-num="65">         <span class="tlv_ident_malformed_assigned_sig" logical_entity="|pipe$c">$c</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">4</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">] </span><span class="tlv_ident_hdl_code">= c;</span></span>
<span class="line" line-num="66" source-line-num="66">          </span>
<span class="line" line-num="67" source-line-num="67">      <span class="tlv_ident_stage_expr" logical_entity="|pipe@10">@5</span></span>
<span class="line" line-num="68" source-line-num="68">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">a[1:0] = </span><span class="tlv_ident_malformed_sig" logical_entity="|pipe$a">$a</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="69" source-line-num="69">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">b[1:0] = </span><span class="tlv_ident_malformed_sig" logical_entity="|pipe$b">$b</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">1</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="70" source-line-num="70">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">c[4:0] = </span><span class="tlv_ident_malformed_sig" logical_entity="|pipe$c">$c</span><span class="tlv_ident_malformed_sig">[</span><span class="tlv_ident_hdl_code">4</span><span class="tlv_ident_malformed_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_malformed_sig">]</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="71" source-line-num="71"> </span>
<span class="line" line-num="72" source-line-num="72">         </span>
<span class="line" line-num="73" source-line-num="73">      </span>
<span class="line" line-num="74" source-line-num="74"></span>
<span class="line" line-num="75" source-line-num="75">   <span class="tlv_ident_comment">//...</span></span>
<span class="line" line-num="76" source-line-num="76"></span>
<span class="line" line-num="77" source-line-num="77">   <span class="tlv_ident_comment">// Assert these to end simulation (before Makerchip cycle limit).</span></span>
<span class="line" line-num="78" source-line-num="78">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">passed = </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">cyc_cnt &gt; 40;</span></span>
<span class="line" line-num="79" source-line-num="79">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">failed = 1'b0;</span></span>
<span class="line" line-num="80" source-line-num="80"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="81" source-line-num="81">   <span class="tlv_ident_hdl_code">endmodule</span></span>
<span class="line" line-num="82" source-line-num="82"> </span>

</pre>

</body>
</html>
