/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ss */
.set ss__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ss__0__MASK, 0x10
.set ss__0__PC, CYREG_PRT0_PC4
.set ss__0__PORT, 0
.set ss__0__SHIFT, 4
.set ss__AG, CYREG_PRT0_AG
.set ss__AMUX, CYREG_PRT0_AMUX
.set ss__BIE, CYREG_PRT0_BIE
.set ss__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ss__BYP, CYREG_PRT0_BYP
.set ss__CTL, CYREG_PRT0_CTL
.set ss__DM0, CYREG_PRT0_DM0
.set ss__DM1, CYREG_PRT0_DM1
.set ss__DM2, CYREG_PRT0_DM2
.set ss__DR, CYREG_PRT0_DR
.set ss__INP_DIS, CYREG_PRT0_INP_DIS
.set ss__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ss__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ss__LCD_EN, CYREG_PRT0_LCD_EN
.set ss__MASK, 0x10
.set ss__PORT, 0
.set ss__PRT, CYREG_PRT0_PRT
.set ss__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ss__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ss__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ss__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ss__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ss__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ss__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ss__PS, CYREG_PRT0_PS
.set ss__SHIFT, 4
.set ss__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* SPIS */
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIS_BSPIS_BitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set SPIS_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_BSPIS_BitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set SPIS_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPIS_BSPIS_BitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPIS_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_BSPIS_RxStsReg__3__POS, 3
.set SPIS_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_BSPIS_RxStsReg__4__POS, 4
.set SPIS_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_BSPIS_RxStsReg__5__POS, 5
.set SPIS_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_RxStsReg__6__POS, 6
.set SPIS_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_BSPIS_RxStsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIS_BSPIS_RxStsReg__STATUS_REG, CYREG_B1_UDB10_ST
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set SPIS_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B1_UDB08_A0
.set SPIS_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B1_UDB08_A1
.set SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set SPIS_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B1_UDB08_D0
.set SPIS_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B1_UDB08_D1
.set SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set SPIS_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B1_UDB08_F0
.set SPIS_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B1_UDB08_F1
.set SPIS_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_BSPIS_TxStsReg__0__POS, 0
.set SPIS_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_BSPIS_TxStsReg__1__POS, 1
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIS_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_BSPIS_TxStsReg__2__POS, 2
.set SPIS_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_TxStsReg__6__POS, 6
.set SPIS_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIS_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIS_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIS_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIS_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_IntClock__INDEX, 0x00
.set SPIS_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_IntClock__PM_ACT_MSK, 0x01
.set SPIS_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_IntClock__PM_STBY_MSK, 0x01

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* miso */
.set miso__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set miso__0__MASK, 0x80
.set miso__0__PC, CYREG_PRT0_PC7
.set miso__0__PORT, 0
.set miso__0__SHIFT, 7
.set miso__AG, CYREG_PRT0_AG
.set miso__AMUX, CYREG_PRT0_AMUX
.set miso__BIE, CYREG_PRT0_BIE
.set miso__BIT_MASK, CYREG_PRT0_BIT_MASK
.set miso__BYP, CYREG_PRT0_BYP
.set miso__CTL, CYREG_PRT0_CTL
.set miso__DM0, CYREG_PRT0_DM0
.set miso__DM1, CYREG_PRT0_DM1
.set miso__DM2, CYREG_PRT0_DM2
.set miso__DR, CYREG_PRT0_DR
.set miso__INP_DIS, CYREG_PRT0_INP_DIS
.set miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set miso__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT0_LCD_EN
.set miso__MASK, 0x80
.set miso__PORT, 0
.set miso__PRT, CYREG_PRT0_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set miso__PS, CYREG_PRT0_PS
.set miso__SHIFT, 7
.set miso__SLW, CYREG_PRT0_SLW

/* mosi */
.set mosi__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set mosi__0__MASK, 0x40
.set mosi__0__PC, CYREG_PRT0_PC6
.set mosi__0__PORT, 0
.set mosi__0__SHIFT, 6
.set mosi__AG, CYREG_PRT0_AG
.set mosi__AMUX, CYREG_PRT0_AMUX
.set mosi__BIE, CYREG_PRT0_BIE
.set mosi__BIT_MASK, CYREG_PRT0_BIT_MASK
.set mosi__BYP, CYREG_PRT0_BYP
.set mosi__CTL, CYREG_PRT0_CTL
.set mosi__DM0, CYREG_PRT0_DM0
.set mosi__DM1, CYREG_PRT0_DM1
.set mosi__DM2, CYREG_PRT0_DM2
.set mosi__DR, CYREG_PRT0_DR
.set mosi__INP_DIS, CYREG_PRT0_INP_DIS
.set mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set mosi__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT0_LCD_EN
.set mosi__MASK, 0x40
.set mosi__PORT, 0
.set mosi__PRT, CYREG_PRT0_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set mosi__PS, CYREG_PRT0_PS
.set mosi__SHIFT, 6
.set mosi__SLW, CYREG_PRT0_SLW

/* sclk */
.set sclk__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set sclk__0__MASK, 0x20
.set sclk__0__PC, CYREG_PRT0_PC5
.set sclk__0__PORT, 0
.set sclk__0__SHIFT, 5
.set sclk__AG, CYREG_PRT0_AG
.set sclk__AMUX, CYREG_PRT0_AMUX
.set sclk__BIE, CYREG_PRT0_BIE
.set sclk__BIT_MASK, CYREG_PRT0_BIT_MASK
.set sclk__BYP, CYREG_PRT0_BYP
.set sclk__CTL, CYREG_PRT0_CTL
.set sclk__DM0, CYREG_PRT0_DM0
.set sclk__DM1, CYREG_PRT0_DM1
.set sclk__DM2, CYREG_PRT0_DM2
.set sclk__DR, CYREG_PRT0_DR
.set sclk__INP_DIS, CYREG_PRT0_INP_DIS
.set sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set sclk__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT0_LCD_EN
.set sclk__MASK, 0x20
.set sclk__PORT, 0
.set sclk__PRT, CYREG_PRT0_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set sclk__PS, CYREG_PRT0_PS
.set sclk__SHIFT, 5
.set sclk__SLW, CYREG_PRT0_SLW

/* I2C_1 */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB03_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB03_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB03_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB03_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB03_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB03_F1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x08
.set I2C_1_I2C_IRQ__INTC_NUMBER, 3
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1

/* RST_1 */
.set RST_1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set RST_1__0__MASK, 0x04
.set RST_1__0__PC, CYREG_PRT0_PC2
.set RST_1__0__PORT, 0
.set RST_1__0__SHIFT, 2
.set RST_1__AG, CYREG_PRT0_AG
.set RST_1__AMUX, CYREG_PRT0_AMUX
.set RST_1__BIE, CYREG_PRT0_BIE
.set RST_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RST_1__BYP, CYREG_PRT0_BYP
.set RST_1__CTL, CYREG_PRT0_CTL
.set RST_1__DM0, CYREG_PRT0_DM0
.set RST_1__DM1, CYREG_PRT0_DM1
.set RST_1__DM2, CYREG_PRT0_DM2
.set RST_1__DR, CYREG_PRT0_DR
.set RST_1__INP_DIS, CYREG_PRT0_INP_DIS
.set RST_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RST_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RST_1__LCD_EN, CYREG_PRT0_LCD_EN
.set RST_1__MASK, 0x04
.set RST_1__PORT, 0
.set RST_1__PRT, CYREG_PRT0_PRT
.set RST_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RST_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RST_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RST_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RST_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RST_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RST_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RST_1__PS, CYREG_PRT0_PS
.set RST_1__SHIFT, 2
.set RST_1__SLW, CYREG_PRT0_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT0_PC0
.set SCL_1__0__PORT, 0
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT0_AG
.set SCL_1__AMUX, CYREG_PRT0_AMUX
.set SCL_1__BIE, CYREG_PRT0_BIE
.set SCL_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCL_1__BYP, CYREG_PRT0_BYP
.set SCL_1__CTL, CYREG_PRT0_CTL
.set SCL_1__DM0, CYREG_PRT0_DM0
.set SCL_1__DM1, CYREG_PRT0_DM1
.set SCL_1__DM2, CYREG_PRT0_DM2
.set SCL_1__DR, CYREG_PRT0_DR
.set SCL_1__INP_DIS, CYREG_PRT0_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SCL_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT0_LCD_EN
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 0
.set SCL_1__PRT, CYREG_PRT0_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCL_1__PS, CYREG_PRT0_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SLW, CYREG_PRT0_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set SDA_1__0__MASK, 0x04
.set SDA_1__0__PC, CYREG_PRT12_PC2
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 2
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x04
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 2
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB06_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB06_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB06_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB06_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB06_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB06_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04
.set UART_1_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_RXInternalInterrupt__INTC_MASK, 0x10
.set UART_1_RXInternalInterrupt__INTC_NUMBER, 4
.set UART_1_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_1_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x04
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x10
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x10

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x01
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x02
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x02

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x05
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x20
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x20

/* LED_PWM */
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set LED_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set LED_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set LED_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set LED_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set LED_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set LED_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set LED_PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set LED_PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set LED_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set LED_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set LED_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set LED_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set LED_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set LED_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set LED_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set LED_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set LED_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set LED_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set LED_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set LED_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set LED_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* LED_Red */
.set LED_Red__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set LED_Red__0__MASK, 0x10
.set LED_Red__0__PC, CYREG_PRT2_PC4
.set LED_Red__0__PORT, 2
.set LED_Red__0__SHIFT, 4
.set LED_Red__AG, CYREG_PRT2_AG
.set LED_Red__AMUX, CYREG_PRT2_AMUX
.set LED_Red__BIE, CYREG_PRT2_BIE
.set LED_Red__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_Red__BYP, CYREG_PRT2_BYP
.set LED_Red__CTL, CYREG_PRT2_CTL
.set LED_Red__DM0, CYREG_PRT2_DM0
.set LED_Red__DM1, CYREG_PRT2_DM1
.set LED_Red__DM2, CYREG_PRT2_DM2
.set LED_Red__DR, CYREG_PRT2_DR
.set LED_Red__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_Red__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_Red__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_Red__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_Red__MASK, 0x10
.set LED_Red__PORT, 2
.set LED_Red__PRT, CYREG_PRT2_PRT
.set LED_Red__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_Red__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_Red__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_Red__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_Red__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_Red__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_Red__PS, CYREG_PRT2_PS
.set LED_Red__SHIFT, 4
.set LED_Red__SLW, CYREG_PRT2_SLW

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* isr_spi */
.set isr_spi__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_spi__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_spi__INTC_MASK, 0x20
.set isr_spi__INTC_NUMBER, 5
.set isr_spi__INTC_PRIOR_NUM, 7
.set isr_spi__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_spi__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_spi__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_Green */
.set LED_Green__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set LED_Green__0__MASK, 0x20
.set LED_Green__0__PC, CYREG_PRT2_PC5
.set LED_Green__0__PORT, 2
.set LED_Green__0__SHIFT, 5
.set LED_Green__AG, CYREG_PRT2_AG
.set LED_Green__AMUX, CYREG_PRT2_AMUX
.set LED_Green__BIE, CYREG_PRT2_BIE
.set LED_Green__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_Green__BYP, CYREG_PRT2_BYP
.set LED_Green__CTL, CYREG_PRT2_CTL
.set LED_Green__DM0, CYREG_PRT2_DM0
.set LED_Green__DM1, CYREG_PRT2_DM1
.set LED_Green__DM2, CYREG_PRT2_DM2
.set LED_Green__DR, CYREG_PRT2_DR
.set LED_Green__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_Green__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_Green__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_Green__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_Green__MASK, 0x20
.set LED_Green__PORT, 2
.set LED_Green__PRT, CYREG_PRT2_PRT
.set LED_Green__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_Green__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_Green__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_Green__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_Green__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_Green__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_Green__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_Green__PS, CYREG_PRT2_PS
.set LED_Green__SHIFT, 5
.set LED_Green__SLW, CYREG_PRT2_SLW

/* Power_isr */
.set Power_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Power_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Power_isr__INTC_MASK, 0x04
.set Power_isr__INTC_NUMBER, 2
.set Power_isr__INTC_PRIOR_NUM, 7
.set Power_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Power_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Power_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Follow_isr */
.set Follow_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Follow_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Follow_isr__INTC_MASK, 0x01
.set Follow_isr__INTC_NUMBER, 0
.set Follow_isr__INTC_PRIOR_NUM, 7
.set Follow_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Follow_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Follow_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PowerButton */
.set PowerButton__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set PowerButton__0__MASK, 0x40
.set PowerButton__0__PC, CYREG_PRT2_PC6
.set PowerButton__0__PORT, 2
.set PowerButton__0__SHIFT, 6
.set PowerButton__AG, CYREG_PRT2_AG
.set PowerButton__AMUX, CYREG_PRT2_AMUX
.set PowerButton__BIE, CYREG_PRT2_BIE
.set PowerButton__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PowerButton__BYP, CYREG_PRT2_BYP
.set PowerButton__CTL, CYREG_PRT2_CTL
.set PowerButton__DM0, CYREG_PRT2_DM0
.set PowerButton__DM1, CYREG_PRT2_DM1
.set PowerButton__DM2, CYREG_PRT2_DM2
.set PowerButton__DR, CYREG_PRT2_DR
.set PowerButton__INP_DIS, CYREG_PRT2_INP_DIS
.set PowerButton__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PowerButton__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PowerButton__LCD_EN, CYREG_PRT2_LCD_EN
.set PowerButton__MASK, 0x40
.set PowerButton__PORT, 2
.set PowerButton__PRT, CYREG_PRT2_PRT
.set PowerButton__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PowerButton__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PowerButton__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PowerButton__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PowerButton__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PowerButton__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PowerButton__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PowerButton__PS, CYREG_PRT2_PS
.set PowerButton__SHIFT, 6
.set PowerButton__SLW, CYREG_PRT2_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x03
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x08
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x08

/* Backward_GUL */
.set Backward_GUL__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Backward_GUL__0__MASK, 0x10
.set Backward_GUL__0__PC, CYREG_PRT1_PC4
.set Backward_GUL__0__PORT, 1
.set Backward_GUL__0__SHIFT, 4
.set Backward_GUL__AG, CYREG_PRT1_AG
.set Backward_GUL__AMUX, CYREG_PRT1_AMUX
.set Backward_GUL__BIE, CYREG_PRT1_BIE
.set Backward_GUL__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Backward_GUL__BYP, CYREG_PRT1_BYP
.set Backward_GUL__CTL, CYREG_PRT1_CTL
.set Backward_GUL__DM0, CYREG_PRT1_DM0
.set Backward_GUL__DM1, CYREG_PRT1_DM1
.set Backward_GUL__DM2, CYREG_PRT1_DM2
.set Backward_GUL__DR, CYREG_PRT1_DR
.set Backward_GUL__INP_DIS, CYREG_PRT1_INP_DIS
.set Backward_GUL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Backward_GUL__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Backward_GUL__LCD_EN, CYREG_PRT1_LCD_EN
.set Backward_GUL__MASK, 0x10
.set Backward_GUL__PORT, 1
.set Backward_GUL__PRT, CYREG_PRT1_PRT
.set Backward_GUL__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Backward_GUL__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Backward_GUL__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Backward_GUL__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Backward_GUL__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Backward_GUL__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Backward_GUL__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Backward_GUL__PS, CYREG_PRT1_PS
.set Backward_GUL__SHIFT, 4
.set Backward_GUL__SLW, CYREG_PRT1_SLW

/* FollowButton */
.set FollowButton__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set FollowButton__0__MASK, 0x80
.set FollowButton__0__PC, CYREG_PRT2_PC7
.set FollowButton__0__PORT, 2
.set FollowButton__0__SHIFT, 7
.set FollowButton__AG, CYREG_PRT2_AG
.set FollowButton__AMUX, CYREG_PRT2_AMUX
.set FollowButton__BIE, CYREG_PRT2_BIE
.set FollowButton__BIT_MASK, CYREG_PRT2_BIT_MASK
.set FollowButton__BYP, CYREG_PRT2_BYP
.set FollowButton__CTL, CYREG_PRT2_CTL
.set FollowButton__DM0, CYREG_PRT2_DM0
.set FollowButton__DM1, CYREG_PRT2_DM1
.set FollowButton__DM2, CYREG_PRT2_DM2
.set FollowButton__DR, CYREG_PRT2_DR
.set FollowButton__INP_DIS, CYREG_PRT2_INP_DIS
.set FollowButton__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set FollowButton__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set FollowButton__LCD_EN, CYREG_PRT2_LCD_EN
.set FollowButton__MASK, 0x80
.set FollowButton__PORT, 2
.set FollowButton__PRT, CYREG_PRT2_PRT
.set FollowButton__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set FollowButton__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set FollowButton__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set FollowButton__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set FollowButton__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set FollowButton__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set FollowButton__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set FollowButton__PS, CYREG_PRT2_PS
.set FollowButton__SHIFT, 7
.set FollowButton__SLW, CYREG_PRT2_SLW

/* Forward_ORANGE */
.set Forward_ORANGE__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Forward_ORANGE__0__MASK, 0x20
.set Forward_ORANGE__0__PC, CYREG_PRT1_PC5
.set Forward_ORANGE__0__PORT, 1
.set Forward_ORANGE__0__SHIFT, 5
.set Forward_ORANGE__AG, CYREG_PRT1_AG
.set Forward_ORANGE__AMUX, CYREG_PRT1_AMUX
.set Forward_ORANGE__BIE, CYREG_PRT1_BIE
.set Forward_ORANGE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Forward_ORANGE__BYP, CYREG_PRT1_BYP
.set Forward_ORANGE__CTL, CYREG_PRT1_CTL
.set Forward_ORANGE__DM0, CYREG_PRT1_DM0
.set Forward_ORANGE__DM1, CYREG_PRT1_DM1
.set Forward_ORANGE__DM2, CYREG_PRT1_DM2
.set Forward_ORANGE__DR, CYREG_PRT1_DR
.set Forward_ORANGE__INP_DIS, CYREG_PRT1_INP_DIS
.set Forward_ORANGE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Forward_ORANGE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Forward_ORANGE__LCD_EN, CYREG_PRT1_LCD_EN
.set Forward_ORANGE__MASK, 0x20
.set Forward_ORANGE__PORT, 1
.set Forward_ORANGE__PRT, CYREG_PRT1_PRT
.set Forward_ORANGE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Forward_ORANGE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Forward_ORANGE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Forward_ORANGE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Forward_ORANGE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Forward_ORANGE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Forward_ORANGE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Forward_ORANGE__PS, CYREG_PRT1_PS
.set Forward_ORANGE__SHIFT, 5
.set Forward_ORANGE__SLW, CYREG_PRT1_SLW

/* MotorPWM_1_BRUN */
.set MotorPWM_1_BRUN__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set MotorPWM_1_BRUN__0__MASK, 0x80
.set MotorPWM_1_BRUN__0__PC, CYREG_PRT1_PC7
.set MotorPWM_1_BRUN__0__PORT, 1
.set MotorPWM_1_BRUN__0__SHIFT, 7
.set MotorPWM_1_BRUN__AG, CYREG_PRT1_AG
.set MotorPWM_1_BRUN__AMUX, CYREG_PRT1_AMUX
.set MotorPWM_1_BRUN__BIE, CYREG_PRT1_BIE
.set MotorPWM_1_BRUN__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MotorPWM_1_BRUN__BYP, CYREG_PRT1_BYP
.set MotorPWM_1_BRUN__CTL, CYREG_PRT1_CTL
.set MotorPWM_1_BRUN__DM0, CYREG_PRT1_DM0
.set MotorPWM_1_BRUN__DM1, CYREG_PRT1_DM1
.set MotorPWM_1_BRUN__DM2, CYREG_PRT1_DM2
.set MotorPWM_1_BRUN__DR, CYREG_PRT1_DR
.set MotorPWM_1_BRUN__INP_DIS, CYREG_PRT1_INP_DIS
.set MotorPWM_1_BRUN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MotorPWM_1_BRUN__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MotorPWM_1_BRUN__LCD_EN, CYREG_PRT1_LCD_EN
.set MotorPWM_1_BRUN__MASK, 0x80
.set MotorPWM_1_BRUN__PORT, 1
.set MotorPWM_1_BRUN__PRT, CYREG_PRT1_PRT
.set MotorPWM_1_BRUN__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MotorPWM_1_BRUN__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MotorPWM_1_BRUN__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MotorPWM_1_BRUN__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MotorPWM_1_BRUN__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MotorPWM_1_BRUN__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MotorPWM_1_BRUN__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MotorPWM_1_BRUN__PS, CYREG_PRT1_PS
.set MotorPWM_1_BRUN__SHIFT, 7
.set MotorPWM_1_BRUN__SLW, CYREG_PRT1_SLW

/* MotorPWM_2_BLAA */
.set MotorPWM_2_BLAA__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set MotorPWM_2_BLAA__0__MASK, 0x40
.set MotorPWM_2_BLAA__0__PC, CYREG_PRT1_PC6
.set MotorPWM_2_BLAA__0__PORT, 1
.set MotorPWM_2_BLAA__0__SHIFT, 6
.set MotorPWM_2_BLAA__AG, CYREG_PRT1_AG
.set MotorPWM_2_BLAA__AMUX, CYREG_PRT1_AMUX
.set MotorPWM_2_BLAA__BIE, CYREG_PRT1_BIE
.set MotorPWM_2_BLAA__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MotorPWM_2_BLAA__BYP, CYREG_PRT1_BYP
.set MotorPWM_2_BLAA__CTL, CYREG_PRT1_CTL
.set MotorPWM_2_BLAA__DM0, CYREG_PRT1_DM0
.set MotorPWM_2_BLAA__DM1, CYREG_PRT1_DM1
.set MotorPWM_2_BLAA__DM2, CYREG_PRT1_DM2
.set MotorPWM_2_BLAA__DR, CYREG_PRT1_DR
.set MotorPWM_2_BLAA__INP_DIS, CYREG_PRT1_INP_DIS
.set MotorPWM_2_BLAA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MotorPWM_2_BLAA__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MotorPWM_2_BLAA__LCD_EN, CYREG_PRT1_LCD_EN
.set MotorPWM_2_BLAA__MASK, 0x40
.set MotorPWM_2_BLAA__PORT, 1
.set MotorPWM_2_BLAA__PRT, CYREG_PRT1_PRT
.set MotorPWM_2_BLAA__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MotorPWM_2_BLAA__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MotorPWM_2_BLAA__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MotorPWM_2_BLAA__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MotorPWM_2_BLAA__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MotorPWM_2_BLAA__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MotorPWM_2_BLAA__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MotorPWM_2_BLAA__PS, CYREG_PRT1_PS
.set MotorPWM_2_BLAA__SHIFT, 6
.set MotorPWM_2_BLAA__SLW, CYREG_PRT1_SLW

/* Motor_timer_isr */
.set Motor_timer_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Motor_timer_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Motor_timer_isr__INTC_MASK, 0x02
.set Motor_timer_isr__INTC_NUMBER, 1
.set Motor_timer_isr__INTC_PRIOR_NUM, 7
.set Motor_timer_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Motor_timer_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Motor_timer_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
