Built netlist in 0.260s
Rewrote dffs and logic gates in 0.018s
Rewrote 3994 muxes to qmuxes in 0.027s
Rewrote 0 inverted muxes to qmuxes in 0.060s
Reduced all qmuxes in 0.273s
Found 3 read port(s) in 0.005s
Found 3 memory(ies) in 0.000s
Created 3 write port(s) in 0.066s
Found 3 memory(ies):
	Memory 0: width = 8, height = 512
		Read port 0:
			Read address: (18609, 18611, 18613, 18615, 18617)...
			Read data: (11139, 11140, 11141, 11142, 11143)...
			Registers: [(2742, 2964, 2980, 2996, 3012), (2744, 2966, 2982, 2998, 3014), (2746, 2968, 2984, 3000, 3016), (2748, 2970, 2986, 3002, 3018), (2750, 2972, 2988, 3004, 3020)]...
		Write port:
			Write enable: 100000000
			Write address: (100000019, 100000019, 100000019, 100000019, 100000019)...
			Write data: (2741, 2743, 2745, 2747, 2749)...
	Memory 1: width = 50, height = 64
		Read port 0:
			Read address: (18438, 18440, 18442, 18444, 18446)...
			Read data: (17448, 17449, 17450, 17451, 17452)...
			Registers: [(2270, 11149, 11249, 11349, 11449), (2272, 11151, 11251, 11351, 11451), (2274, 11153, 11253, 11353, 11453), (2276, 11155, 11255, 11355, 11455), (2278, 11157, 11257, 11357, 11457)]...
		Write port:
			Write enable: 100000020
			Write address: (100000016, 100000016, 100000016, 100000016, 100000016)...
			Write data: (2269, 2271, 2273, 2275, 2277)...
	Memory 2: width = 43, height = 16
		Read port 0:
			Read address: (18280, 18283, 18285, 18287, 18289)...
			Read data: (412, 413, 414, 415)
			Registers: [(602, 1892, 1806, 1720, 1634), (604, 1894, 1808, 1722, 1636), (606, 1896, 1810, 1724, 1638), (608, 1898, 1812, 1726, 1640), (610, 1900, 1814, 1728, 1642)]...
		Write port:
			Write enable: 100000023
			Write address: (100000014, 100000014, 100000014, 100000014)
			Write data: (601, 603, 605, 607, 609)...
Total muxes replaced by read ports: 7883
Total estimated demuxes replaced by write ports: 7883
Time elapsed: 0.448s
