* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jul 21 2020 23:36:14

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart_rx.N_125_i
T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_1_7_0_
T_1_7_wire_logic_cluster/carry_in_mux/cout
T_1_7_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.stateZ0Z_1
T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_7/in_0

End 

Net : uart_rx.stateZ0Z_3
T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_5/in_0

End 

Net : uart_rx.un1_timer_cry_6
T_1_6_wire_logic_cluster/lc_6/cout
T_1_6_wire_logic_cluster/lc_7/in_3

Net : uart_rx.un1_timer_cry_5
T_1_6_wire_logic_cluster/lc_5/cout
T_1_6_wire_logic_cluster/lc_6/in_3

Net : uart_rx.un1_timer_cry_4
T_1_6_wire_logic_cluster/lc_4/cout
T_1_6_wire_logic_cluster/lc_5/in_3

Net : uart_rx.un1_timer_cry_3
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

Net : uart_rx.un1_timer_cry_2
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : uart_rx.N_124_i
T_2_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_9
T_5_4_sp4_v_t_44
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_2/in_3

T_2_4_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_36
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_6/in_3

T_2_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_9
T_5_4_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_9
T_5_4_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx.N_124_i_0
T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/cen

End 

Net : uart_rx.state_isoZ0Z_0
T_2_6_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_43
T_3_8_sp4_h_l_6
T_4_8_lc_trk_g3_6
T_4_8_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_38
T_3_7_sp4_h_l_9
T_5_7_lc_trk_g2_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_5/s_r

End 

Net : uart_rx.N_130_1
T_2_7_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_36
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.state_srsts_0_a2_0_2_4_cascade_
T_2_7_wire_logic_cluster/lc_5/ltout
T_2_7_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx.timerZ0Z_8
T_1_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_5/in_0

T_1_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g0_0
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g1_0
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx.timerZ0Z_6
T_1_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g2_6
T_2_7_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g2_6
T_2_7_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_6/in_1

End 

Net : uart_rx.timerZ0Z_0
T_1_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g2_0
T_2_7_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g2_0
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx.stateZ0Z_2
T_2_5_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx.state_RNIQRIGZ0Z_2
T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_0_6_span4_horz_24
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_0_6_span4_horz_24
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_0_6_span4_horz_24
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_0_6_span4_horz_24
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_0_6_span4_horz_24
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_0_6_span4_horz_24
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_0_6_span4_horz_24
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_0_6_span4_horz_24
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_45
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/s_r

End 

Net : uart_rx.stateZ0Z_0
T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_47
T_3_8_sp4_h_l_4
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_42
T_3_7_sp4_h_l_1
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_47
T_3_8_sp4_h_l_4
T_4_8_lc_trk_g3_4
T_4_8_input_2_3
T_4_8_wire_logic_cluster/lc_3/in_2

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g2_1
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx.un1_timer_cry_1
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : uart_rx.stateZ0Z_6
T_4_7_wire_logic_cluster/lc_0/out
T_0_7_span12_horz_0
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_7/in_0

End 

Net : uart_rx.state_nss_0_i_1_0
T_2_7_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g0_7
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g0_7
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx.state_RNIFN942Z0Z_4
T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.stateZ0Z_5
T_4_7_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_41
T_0_5_span4_horz_10
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_1/in_3

T_4_7_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_41
T_0_5_span4_horz_10
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g0_6
T_4_8_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.timerZ0Z_4
T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_4/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_7/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_4/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.timerZ0Z_5
T_1_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx.timerZ0Z_7
T_1_6_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g3_7
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

T_1_6_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_1/in_1

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_7/in_1

T_1_6_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_39
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.timerZ0Z_2
T_1_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_4/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_2/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_45
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx.state_srsts_i_1_1_1_cascade_
T_2_5_wire_logic_cluster/lc_4/ltout
T_2_5_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx.state_RNIS2KG1Z0Z_2_cascade_
T_2_5_wire_logic_cluster/lc_5/ltout
T_2_5_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx.N_146
T_2_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_1/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_7/in_1

End 

Net : uart_rx.timer_RNI2MNNZ0Z_8_cascade_
T_2_7_wire_logic_cluster/lc_0/ltout
T_2_7_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx.timerZ0Z_3
T_1_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_3/in_1

T_1_6_wire_logic_cluster/lc_3/out
T_0_6_span4_horz_27
T_2_2_sp4_v_t_44
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_1/in_0

End 

Net : uart_rx.un1_timer_cry_0
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : uart_rx.indexZ0Z_0
T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_5/in_3

T_4_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_0/in_3

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.state_srsts_0_a2_0_2_4
T_2_7_wire_logic_cluster/lc_5/out
T_3_3_sp4_v_t_46
T_2_4_lc_trk_g3_6
T_2_4_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx.N_50
T_4_8_wire_logic_cluster/lc_5/out
T_4_7_sp4_v_t_42
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_5/out
T_4_7_sp4_v_t_42
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_6/in_3

End 

Net : uart_rx.state_RNO_2Z0Z_3_cascade_
T_2_5_wire_logic_cluster/lc_0/ltout
T_2_5_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx.state_srsts_i_1_3
T_2_5_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : uart_rx.timerZ0Z_1
T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_1/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_43
T_2_4_lc_trk_g3_3
T_2_4_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx.indexZ0Z_2
T_4_7_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_5/in_1

T_4_7_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g0_2
T_4_8_input_2_4
T_4_8_wire_logic_cluster/lc_4/in_2

T_4_7_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/in_0

T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.state_srsts_0_a2_0_2_2
T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.state_nss_0_i_1_2_cascade_
T_2_5_wire_logic_cluster/lc_2/ltout
T_2_5_wire_logic_cluster/lc_3/in_2

End 

Net : uart_rx.indexZ0Z_1
T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_6/in_3

T_4_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_5/in_3

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_2/in_0

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g2_3
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.state_srsts_0_a2_1_0_4
T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_2/in_0

End 

Net : uart_rx.N_42
T_4_8_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_wire_logic_cluster/lc_6/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.N_46
T_5_8_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_3/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_6/in_3

T_5_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.state_srsts_0_a2_0_a3_1_6
T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_0/in_0

End 

Net : uart_rx.N_43
T_5_8_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_5/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_2/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx.indexZ0Z_3
T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_5/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx.state_srsts_0_a2_sx_4_cascade_
T_2_4_wire_logic_cluster/lc_1/ltout
T_2_4_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.N_49
T_4_8_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_7/in_1

T_4_8_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx.un1_index_c1
T_4_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

End 

Net : uart_rx.N_51
T_5_8_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g1_5
T_4_9_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.state_srsts_i_1_1_1
T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_4/in_1

End 

Net : uart_data_4
T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_7/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_7/in_3

End 

Net : uart_data_2
T_4_9_wire_logic_cluster/lc_3/out
T_4_8_sp4_v_t_38
T_4_11_lc_trk_g0_6
T_4_11_wire_logic_cluster/lc_2/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_8_sp4_v_t_38
T_4_11_lc_trk_g0_6
T_4_11_wire_logic_cluster/lc_6/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_5/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_input_2_4
T_4_10_wire_logic_cluster/lc_4/in_2

T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

End 

Net : uart_data_6
T_4_9_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_40
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_40
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_5/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g3_6
T_4_9_wire_logic_cluster/lc_6/in_1

End 

Net : uart_data_1
T_4_9_wire_logic_cluster/lc_1/out
T_4_7_sp4_v_t_47
T_4_11_lc_trk_g1_2
T_4_11_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_7_sp4_v_t_47
T_4_11_lc_trk_g1_2
T_4_11_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g0_1
T_4_10_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g0_1
T_4_10_wire_logic_cluster/lc_0/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g0_1
T_4_10_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx.state_srsts_0_a2_0_a3_1_6_cascade_
T_4_7_wire_logic_cluster/lc_5/ltout
T_4_7_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx.state_srsts_i_sx_1_cascade_
T_2_6_wire_logic_cluster/lc_3/ltout
T_2_6_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.N_148_cascade_
T_2_6_wire_logic_cluster/lc_5/ltout
T_2_6_wire_logic_cluster/lc_6/in_2

End 

Net : uart_data_7
T_4_9_wire_logic_cluster/lc_7/out
T_3_9_sp4_h_l_6
T_2_9_lc_trk_g1_6
T_2_9_input_2_7
T_2_9_wire_logic_cluster/lc_7/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_3_9_sp4_h_l_6
T_2_9_lc_trk_g1_6
T_2_9_input_2_5
T_2_9_wire_logic_cluster/lc_5/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_3_9_sp4_h_l_6
T_2_9_lc_trk_g1_6
T_2_9_input_2_1
T_2_9_wire_logic_cluster/lc_1/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_3_9_sp4_h_l_6
T_2_9_lc_trk_g1_6
T_2_9_input_2_3
T_2_9_wire_logic_cluster/lc_3/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_3_9_sp4_h_l_6
T_2_9_lc_trk_g0_6
T_2_9_input_2_4
T_2_9_wire_logic_cluster/lc_4/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g0_7
T_4_9_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_input_2_1
T_4_8_wire_logic_cluster/lc_1/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_input_2_7
T_4_8_wire_logic_cluster/lc_7/in_2

End 

Net : uart_data_3
T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_4_11_lc_trk_g0_0
T_4_11_input_2_2
T_4_11_wire_logic_cluster/lc_2/in_2

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_4_11_lc_trk_g0_0
T_4_11_input_2_6
T_4_11_wire_logic_cluster/lc_6/in_2

T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g3_0
T_4_9_wire_logic_cluster/lc_0/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g1_0
T_4_10_input_2_3
T_4_10_wire_logic_cluster/lc_3/in_2

T_4_9_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g1_0
T_4_10_input_2_5
T_4_10_wire_logic_cluster/lc_5/in_2

T_4_9_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_4/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_0/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : uart_rx.un1_index_c1_cascade_
T_4_7_wire_logic_cluster/lc_1/ltout
T_4_7_wire_logic_cluster/lc_2/in_2

End 

Net : uart_data_5
T_4_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_2
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_7/in_3

T_4_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_2
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_5/in_3

T_4_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_2
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_4/in_3

T_4_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_2
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_2
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_3/in_3

T_4_9_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_7/in_1

T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_input_2_5
T_4_9_wire_logic_cluster/lc_5/in_2

End 

Net : uart_data_0
T_4_9_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_36
T_4_11_lc_trk_g1_4
T_4_11_wire_logic_cluster/lc_2/in_3

T_4_9_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_36
T_4_11_lc_trk_g1_4
T_4_11_wire_logic_cluster/lc_6/in_3

T_4_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_0/in_0

T_4_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_6/in_0

T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_2/in_0

T_4_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_3/in_3

T_4_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : r_disp2_i_2
T_4_8_wire_logic_cluster/lc_1/out
T_4_4_sp4_v_t_39
T_0_4_span4_horz_8
T_0_4_lc_trk_g1_0
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_1
T_2_9_wire_logic_cluster/lc_5/out
T_0_9_span12_horz_14
T_0_9_lc_trk_g1_6
T_0_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_0
T_2_9_wire_logic_cluster/lc_7/out
T_2_4_sp12_v_t_22
T_0_4_span12_horz_21
T_0_4_lc_trk_g1_5
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_6
T_4_10_wire_logic_cluster/lc_6/out
T_4_10_sp4_h_l_1
T_3_10_sp4_v_t_42
T_0_14_span4_horz_18
T_0_14_lc_trk_g0_2
T_0_14_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_5
T_4_11_wire_logic_cluster/lc_6/out
T_4_9_sp4_v_t_41
T_0_13_span4_horz_4
T_0_13_lc_trk_g1_4
T_0_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_4
T_4_10_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_45
T_0_12_span4_horz_1
T_0_12_span4_vert_t_12
T_0_13_lc_trk_g0_4
T_0_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_3
T_4_10_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_39
T_0_12_span4_horz_7
T_0_12_lc_trk_g0_7
T_0_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_2
T_4_11_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_44
T_0_12_span4_horz_2
T_0_12_lc_trk_g0_2
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_1
T_4_10_wire_logic_cluster/lc_4/out
T_0_10_span12_horz_8
T_0_10_lc_trk_g1_0
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_0
T_4_10_wire_logic_cluster/lc_3/out
T_0_10_span12_horz_6
T_0_10_lc_trk_g0_6
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp2_i_6
T_4_8_wire_logic_cluster/lc_7/out
T_0_8_span12_horz_14
T_0_8_lc_trk_g1_6
T_0_8_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_UART_RX_c
T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_40
T_1_2_sp4_v_t_47
T_1_5_lc_trk_g0_7
T_1_5_wire_logic_cluster/lc_1/in_0

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_16
T_3_2_sp4_v_t_40
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_6/in_1

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_16
T_3_2_sp4_v_t_40
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_3/in_3

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span12_horz_16
T_4_2_sp12_v_t_23
T_4_9_lc_trk_g3_3
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span12_horz_16
T_4_2_sp12_v_t_23
T_4_9_lc_trk_g2_3
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span12_horz_16
T_4_2_sp12_v_t_23
T_4_9_lc_trk_g2_3
T_4_9_input_2_3
T_4_9_wire_logic_cluster/lc_3/in_2

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span12_horz_16
T_4_2_sp12_v_t_23
T_4_9_lc_trk_g3_3
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span12_horz_16
T_4_2_sp12_v_t_23
T_4_9_lc_trk_g3_3
T_4_9_input_2_4
T_4_9_wire_logic_cluster/lc_4/in_2

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span12_horz_16
T_4_2_sp12_v_t_23
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_5/in_1

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span12_horz_16
T_4_2_sp12_v_t_23
T_4_9_lc_trk_g3_3
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span12_horz_16
T_4_2_sp12_v_t_23
T_4_9_lc_trk_g2_3
T_4_9_input_2_7
T_4_9_wire_logic_cluster/lc_7/in_2

End 

Net : i_Switch_1_c
T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_20
T_3_2_sp4_v_t_39
T_2_4_lc_trk_g1_2
T_2_4_input_2_1
T_2_4_wire_logic_cluster/lc_1/in_2

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_20
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_3/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_20
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_6/in_3

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_20
T_3_2_sp4_v_t_39
T_0_6_span4_horz_15
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_3/in_1

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_20
T_3_2_sp4_v_t_39
T_3_6_sp4_v_t_39
T_2_7_lc_trk_g2_7
T_2_7_input_2_7
T_2_7_wire_logic_cluster/lc_7/in_2

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_20
T_3_2_sp4_v_t_39
T_3_6_sp4_v_t_47
T_2_7_lc_trk_g3_7
T_2_7_wire_logic_cluster/lc_6/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_4
T_4_2_sp4_v_t_41
T_4_6_sp4_v_t_37
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_6/in_0

T_0_2_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_horz_4
T_4_2_sp4_v_t_41
T_4_6_sp4_v_t_37
T_4_7_lc_trk_g3_5
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

End 

Net : r_disp2_i_5
T_2_9_wire_logic_cluster/lc_3/out
T_2_8_sp12_v_t_22
T_0_8_span12_horz_21
T_0_8_lc_trk_g1_5
T_0_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_Clk_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

End 

Net : r_disp2_i_4
T_2_9_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_42
T_0_6_span4_horz_31
T_0_6_lc_trk_g0_7
T_0_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_3
T_2_9_wire_logic_cluster/lc_4/out
T_2_5_sp4_v_t_45
T_0_9_span4_horz_25
T_0_5_span4_vert_t_12
T_0_6_lc_trk_g0_4
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

