

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Thu Apr 13 00:39:18 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        blur_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.44|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1081768|    1|  1081768|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1081730|  1081730|       130|        130|          1|  8321|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1163|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|     576|     640|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    5566|
|Register         |        -|      -|    9320|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|     16|    9896|    7369|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |blur_kernel_mul_16ns_18ns_34_3_U11        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U12        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U13        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U14        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U15        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U16        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U17        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U18        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U19        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U20        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U21        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U22        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U23        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U24        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U25        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U26        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_sdiv_32ns_32ns_32_36_seq_U10  |blur_kernel_sdiv_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |blur_kernel_srem_32ns_32ns_32_36_seq_U9   |blur_kernel_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                      |        0|     16|  576|  640|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |stencil_buf_0_U  |compute_stencil_buf_0  |        1|  0|   0|   130|   16|     1|         2080|
    |stencil_buf_1_U  |compute_stencil_buf_0  |        1|  0|   0|   130|   16|     1|         2080|
    |stencil_buf_2_U  |compute_stencil_buf_2  |        1|  0|   0|   129|   16|     1|         2064|
    |stencil_buf_3_U  |compute_stencil_buf_2  |        1|  0|   0|   129|   16|     1|         2064|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                       |        4|  0|   0|   518|   64|     4|         8288|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |assign_105_1_fu_5104_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_105_2_fu_5207_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_105_3_fu_5274_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_115_1_fu_5133_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_115_2_fu_4974_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_115_3_fu_5312_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_125_1_fu_5168_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_125_2_fu_5243_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_125_3_fu_5342_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_127_1_fu_5284_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_127_2_fu_5352_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_127_3_fu_5437_p2       |     +    |      0|  0|   8|          16|          16|
    |assign_1_fu_5031_p2           |     +    |      0|  0|   8|          16|          16|
    |assign_4_fu_5059_p2           |     +    |      0|  0|   8|          16|          16|
    |assign_7_fu_5010_p2           |     +    |      0|  0|   8|          16|          16|
    |assign_s_fu_5177_p2           |     +    |      0|  0|   8|          16|          16|
    |input_index_1_fu_4378_p2      |     +    |      0|  0|  14|          14|           1|
    |output_index_1_cp_fu_5476_p2  |     +    |      0|  0|  16|          16|          11|
    |output_index_1_fu_4504_p2     |     +    |      0|  0|  16|          16|          11|
    |output_index_cp_fu_5442_p2    |     +    |      0|  0|  16|          16|          11|
    |p_1_fu_4821_p2                |     +    |      0|  0|  32|          32|          32|
    |p_2_fu_4590_p2                |     +    |      0|  0|  32|          32|          32|
    |p_3_fu_4627_p2                |     +    |      0|  0|  32|          32|          32|
    |p_fu_4717_p2                  |     +    |      0|  0|  32|          32|          32|
    |q_1_fu_4816_p2                |     +    |      0|  0|  32|          32|          32|
    |q_2_fu_4849_p2                |     +    |      0|  0|  32|          32|          32|
    |q_3_fu_4867_p2                |     +    |      0|  0|  32|          32|          32|
    |q_fu_4712_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_5129_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp11_fu_5162_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp12_fu_5280_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp15_fu_5201_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp16_fu_4970_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp17_fu_5237_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp18_fu_5348_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp21_fu_5268_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp22_fu_5308_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp23_fu_5336_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp24_fu_5433_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp3_fu_5025_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp4_fu_5055_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp5_fu_5005_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp6_fu_5173_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp9_fu_5098_p2               |     +    |      0|  0|   8|          16|          16|
    |tmp_31_1_fu_4510_p2           |     +    |      0|  0|  16|          16|          10|
    |tmp_3_fu_4416_p2              |     +    |      0|  0|  16|          16|          11|
    |tmp_4_fu_4434_p2              |     +    |      0|  0|  16|          16|          11|
    |tmp_5_fu_4364_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_4368_p2              |     +    |      0|  0|  32|          32|          32|
    |p_neg1_fu_4456_p2             |     -    |      0|  0|  16|          10|          16|
    |p_neg_1_fu_4562_p2            |     -    |      0|  0|  18|           1|          18|
    |p_neg_t1_fu_4550_p2           |     -    |      0|  0|  16|           1|          16|
    |p_neg_t2_fu_4474_p2           |     -    |      0|  0|  16|           1|          16|
    |p_neg_t_1_fu_4781_p2          |     -    |      0|  0|  11|           1|          11|
    |p_neg_t_fu_4498_p2            |     -    |      0|  0|  11|           1|          11|
    |tmp_40_fu_4536_p2             |     -    |      0|  0|   8|           1|           8|
    |tmp_fu_4342_p2                |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_4358_p2              |     -    |      0|  0|  32|          32|          32|
    |ap_condition_4545             |    and   |      0|  0|   1|           1|           1|
    |or_cond1_1_fu_4938_p2         |    and   |      0|  0|   1|           1|           1|
    |or_cond1_2_fu_4964_p2         |    and   |      0|  0|   1|           1|           1|
    |or_cond1_3_fu_4999_p2         |    and   |      0|  0|   1|           1|           1|
    |or_cond1_fu_4902_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp13_fu_4954_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp14_fu_4960_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp19_fu_4989_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_4892_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp20_fu_4995_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_4898_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp7_fu_4927_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp8_fu_4933_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond6_fu_4372_p2          |   icmp   |      0|  0|   5|          14|          14|
    |icmp1_fu_4450_p2              |   icmp   |      0|  0|   6|          15|           1|
    |icmp_fu_4410_p2               |   icmp   |      0|  0|   3|           7|           1|
    |slt1_fu_4727_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt2_fu_4826_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt3_fu_4913_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt4_fu_4595_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt5_fu_4854_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt6_fu_4632_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt7_fu_4872_p2               |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_4722_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_12_fu_4732_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_16_fu_4737_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_32_1_fu_4522_p2           |   icmp   |      0|  0|   6|          16|           1|
    |tmp_54_1_fu_4831_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_54_2_fu_4600_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_54_3_fu_4637_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_55_1_fu_4923_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_55_2_fu_4859_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_55_3_fu_4877_p2           |   icmp   |      0|  0|  11|          32|          32|
    |output_index_tr_s_fu_4556_p2  |    or    |      0|  0|  26|          18|           1|
    |tmp_31_1_cast_fu_4516_p2      |    or    |      0|  0|  12|           8|           1|
    |i_1_fu_4760_p3                |  select  |      0|  0|  16|           1|          16|
    |i_fu_4673_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_11_fu_4701_p3             |  select  |      0|  0|  11|           1|          11|
    |tmp_17_fu_4804_p3             |  select  |      0|  0|  11|           1|          11|
    |rev1_fu_4887_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_4908_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_4917_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_4944_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_4949_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev6_fu_4979_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev7_fu_4984_p2               |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_4882_p2                |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|1163|        1637|        1672|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  432|        169|    1|        169|
    |gep2607_loc_reg_4247    |   16|          2|   16|         32|
    |gep2612_loc_reg_4236    |   16|          2|   16|         32|
    |gep2617_loc_reg_4225    |   16|          2|   16|         32|
    |gep32_loc_reg_4214      |   16|          2|   16|         32|
    |input_index_reg_4202    |   14|          2|   14|         28|
    |reg_4308                |   16|          2|   16|         32|
    |reg_4314                |   16|          2|   16|         32|
    |stencil_buf_0_address0  |  336|        129|    8|       1032|
    |stencil_buf_0_address1  |  336|        129|    8|       1032|
    |stencil_buf_0_d0        |  336|         66|   16|       1056|
    |stencil_buf_0_d1        |  336|         66|   16|       1056|
    |stencil_buf_1_address0  |  336|        129|    8|       1032|
    |stencil_buf_1_address1  |  336|        129|    8|       1032|
    |stencil_buf_1_d0        |  336|         66|   16|       1056|
    |stencil_buf_1_d1        |  336|         66|   16|       1056|
    |stencil_buf_2_address0  |  248|         97|    8|        776|
    |stencil_buf_2_address1  |  248|         97|    8|        776|
    |stencil_buf_2_d0        |  336|         65|   16|       1040|
    |stencil_buf_2_d1        |  336|         65|   16|       1040|
    |stencil_buf_3_address0  |  248|         97|    8|        776|
    |stencil_buf_3_address1  |  248|         97|    8|        776|
    |stencil_buf_3_d0        |  336|         65|   16|       1040|
    |stencil_buf_3_d1        |  336|         65|   16|       1040|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 5566|       1611|  303|      16005|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |  168|   0|  168|          0|
    |assign_105_1_reg_9009             |   16|   0|   16|          0|
    |assign_105_2_reg_9186             |   16|   0|   16|          0|
    |assign_105_3_reg_9297             |   16|   0|   16|          0|
    |assign_107_1_reg_9176             |   16|   0|   16|          0|
    |assign_107_2_reg_9342             |   16|   0|   16|          0|
    |assign_107_3_reg_9452             |   16|   0|   16|          0|
    |assign_115_1_reg_9065             |   16|   0|   16|          0|
    |assign_115_2_reg_8843             |   16|   0|   16|          0|
    |assign_115_3_reg_9352             |   16|   0|   16|          0|
    |assign_116_1_reg_9231             |   16|   0|   16|          0|
    |assign_116_2_reg_8949             |   16|   0|   16|          0|
    |assign_116_3_reg_9507             |   16|   0|   16|          0|
    |assign_125_1_reg_9125             |   16|   0|   16|          0|
    |assign_125_2_reg_9241             |   16|   0|   16|          0|
    |assign_125_3_reg_9402             |   16|   0|   16|          0|
    |assign_126_1_reg_9287             |   16|   0|   16|          0|
    |assign_126_2_reg_9392             |   16|   0|   16|          0|
    |assign_126_3_reg_9557             |   16|   0|   16|          0|
    |assign_127_1_reg_9337             |   16|   0|   16|          0|
    |assign_127_2_reg_9447             |   16|   0|   16|          0|
    |assign_127_3_reg_9612             |   16|   0|   16|          0|
    |assign_128_1_reg_9657             |   16|   0|   16|          0|
    |assign_128_2_reg_9712             |   16|   0|   16|          0|
    |assign_128_3_reg_9757             |   16|   0|   16|          0|
    |assign_1_reg_8894                 |   16|   0|   16|          0|
    |assign_2_reg_9055                 |   16|   0|   16|          0|
    |assign_3_reg_9602                 |   16|   0|   16|          0|
    |assign_4_reg_8944                 |   16|   0|   16|          0|
    |assign_5_reg_9115                 |   16|   0|   16|          0|
    |assign_7_reg_8864                 |   16|   0|   16|          0|
    |assign_8_reg_9004                 |   16|   0|   16|          0|
    |assign_s_reg_9171                 |   16|   0|   16|          0|
    |exitcond6_reg_8611                |    1|   0|    1|          0|
    |gep2607_loc_reg_4247              |   16|   0|   16|          0|
    |gep2612_loc_reg_4236              |   16|   0|   16|          0|
    |gep2617_loc_reg_4225              |   16|   0|   16|          0|
    |gep32_loc_reg_4214                |   16|   0|   16|          0|
    |icmp1_reg_8646                    |    1|   0|    1|          0|
    |icmp_reg_8626                     |    1|   0|    1|          0|
    |input_0_load_reg_8812             |   16|   0|   16|          0|
    |input_1_load_reg_9049             |   16|   0|   16|          0|
    |input_2_load_reg_9165             |   16|   0|   16|          0|
    |input_3_load_reg_9281             |   16|   0|   16|          0|
    |input_index_1_reg_8615            |   14|   0|   14|          0|
    |input_index_reg_4202              |   14|   0|   14|          0|
    |newIndex_reg_9762                 |   14|   0|   14|          0|
    |or_cond1_1_reg_8835               |    1|   0|    1|          0|
    |or_cond1_2_reg_8839               |    1|   0|    1|          0|
    |or_cond1_3_reg_8848               |    1|   0|    1|          0|
    |or_cond1_reg_8831                 |    1|   0|    1|          0|
    |output_index_1_reg_8660           |   14|   0|   16|          2|
    |p_lshr_f_3_cast_reg_8698          |    8|   0|    8|          0|
    |p_neg_t1_reg_8670                 |   14|   0|   16|          2|
    |p_neg_t2_reg_8650                 |   14|   0|   16|          2|
    |p_neg_t_reg_8655                  |   11|   0|   11|          0|
    |q_1_reg_8776                      |   32|   0|   32|          0|
    |reg_4258                          |   16|   0|   16|          0|
    |reg_4264                          |   16|   0|   16|          0|
    |reg_4270                          |   16|   0|   16|          0|
    |reg_4276                          |   16|   0|   16|          0|
    |reg_4282                          |   16|   0|   16|          0|
    |reg_4288                          |   16|   0|   16|          0|
    |reg_4293                          |   16|   0|   16|          0|
    |reg_4298                          |   16|   0|   16|          0|
    |reg_4303                          |   16|   0|   16|          0|
    |reg_4308                          |   16|   0|   16|          0|
    |reg_4314                          |   16|   0|   16|          0|
    |slt1_reg_8761                     |    1|   0|    1|          0|
    |slt2_reg_8782                     |    1|   0|    1|          0|
    |slt4_reg_8684                     |    1|   0|    1|          0|
    |slt5_reg_8792                     |    1|   0|    1|          0|
    |slt6_reg_8703                     |    1|   0|    1|          0|
    |slt7_reg_8802                     |    1|   0|    1|          0|
    |slt_reg_8756                      |    1|   0|    1|          0|
    |stencil_buf_0_load_100_reg_11007  |   16|   0|   16|          0|
    |stencil_buf_0_load_101_reg_11017  |   16|   0|   16|          0|
    |stencil_buf_0_load_102_reg_11047  |   16|   0|   16|          0|
    |stencil_buf_0_load_103_reg_11057  |   16|   0|   16|          0|
    |stencil_buf_0_load_104_reg_11087  |   16|   0|   16|          0|
    |stencil_buf_0_load_105_reg_11097  |   16|   0|   16|          0|
    |stencil_buf_0_load_106_reg_11127  |   16|   0|   16|          0|
    |stencil_buf_0_load_107_reg_11137  |   16|   0|   16|          0|
    |stencil_buf_0_load_108_reg_11167  |   16|   0|   16|          0|
    |stencil_buf_0_load_109_reg_11177  |   16|   0|   16|          0|
    |stencil_buf_0_load_10_reg_9014    |   16|   0|   16|          0|
    |stencil_buf_0_load_110_reg_11207  |   16|   0|   16|          0|
    |stencil_buf_0_load_111_reg_11217  |   16|   0|   16|          0|
    |stencil_buf_0_load_112_reg_11247  |   16|   0|   16|          0|
    |stencil_buf_0_load_113_reg_11257  |   16|   0|   16|          0|
    |stencil_buf_0_load_114_reg_11287  |   16|   0|   16|          0|
    |stencil_buf_0_load_115_reg_11297  |   16|   0|   16|          0|
    |stencil_buf_0_load_116_reg_11327  |   16|   0|   16|          0|
    |stencil_buf_0_load_117_reg_11337  |   16|   0|   16|          0|
    |stencil_buf_0_load_118_reg_11367  |   16|   0|   16|          0|
    |stencil_buf_0_load_119_reg_11377  |   16|   0|   16|          0|
    |stencil_buf_0_load_11_reg_9019    |   16|   0|   16|          0|
    |stencil_buf_0_load_120_reg_11407  |   16|   0|   16|          0|
    |stencil_buf_0_load_121_reg_11417  |   16|   0|   16|          0|
    |stencil_buf_0_load_122_reg_11447  |   16|   0|   16|          0|
    |stencil_buf_0_load_123_reg_11457  |   16|   0|   16|          0|
    |stencil_buf_0_load_124_reg_11487  |   16|   0|   16|          0|
    |stencil_buf_0_load_125_reg_11497  |   16|   0|   16|          0|
    |stencil_buf_0_load_126_reg_11527  |   16|   0|   16|          0|
    |stencil_buf_0_load_127_reg_11537  |   16|   0|   16|          0|
    |stencil_buf_0_load_129_reg_11567  |   16|   0|   16|          0|
    |stencil_buf_0_load_12_reg_9070    |   16|   0|   16|          0|
    |stencil_buf_0_load_13_reg_9080    |   16|   0|   16|          0|
    |stencil_buf_0_load_14_reg_9130    |   16|   0|   16|          0|
    |stencil_buf_0_load_15_reg_9140    |   16|   0|   16|          0|
    |stencil_buf_0_load_16_reg_9191    |   16|   0|   16|          0|
    |stencil_buf_0_load_17_reg_9201    |   16|   0|   16|          0|
    |stencil_buf_0_load_19_reg_9251    |   16|   0|   16|          0|
    |stencil_buf_0_load_1_reg_8727     |   16|   0|   16|          0|
    |stencil_buf_0_load_20_reg_9302    |   16|   0|   16|          0|
    |stencil_buf_0_load_21_reg_9312    |   16|   0|   16|          0|
    |stencil_buf_0_load_22_reg_9357    |   16|   0|   16|          0|
    |stencil_buf_0_load_23_reg_9362    |   16|   0|   16|          0|
    |stencil_buf_0_load_24_reg_9407    |   16|   0|   16|          0|
    |stencil_buf_0_load_25_reg_9417    |   16|   0|   16|          0|
    |stencil_buf_0_load_26_reg_9462    |   16|   0|   16|          0|
    |stencil_buf_0_load_27_reg_9472    |   16|   0|   16|          0|
    |stencil_buf_0_load_28_reg_9512    |   16|   0|   16|          0|
    |stencil_buf_0_load_29_reg_9522    |   16|   0|   16|          0|
    |stencil_buf_0_load_30_reg_9562    |   16|   0|   16|          0|
    |stencil_buf_0_load_31_reg_9572    |   16|   0|   16|          0|
    |stencil_buf_0_load_32_reg_9617    |   16|   0|   16|          0|
    |stencil_buf_0_load_33_reg_9627    |   16|   0|   16|          0|
    |stencil_buf_0_load_34_reg_9672    |   16|   0|   16|          0|
    |stencil_buf_0_load_35_reg_9682    |   16|   0|   16|          0|
    |stencil_buf_0_load_36_reg_9717    |   16|   0|   16|          0|
    |stencil_buf_0_load_37_reg_9727    |   16|   0|   16|          0|
    |stencil_buf_0_load_38_reg_9767    |   16|   0|   16|          0|
    |stencil_buf_0_load_39_reg_9777    |   16|   0|   16|          0|
    |stencil_buf_0_load_3_reg_8818     |   16|   0|   16|          0|
    |stencil_buf_0_load_40_reg_9807    |   16|   0|   16|          0|
    |stencil_buf_0_load_41_reg_9817    |   16|   0|   16|          0|
    |stencil_buf_0_load_42_reg_9847    |   16|   0|   16|          0|
    |stencil_buf_0_load_43_reg_9857    |   16|   0|   16|          0|
    |stencil_buf_0_load_44_reg_9887    |   16|   0|   16|          0|
    |stencil_buf_0_load_45_reg_9897    |   16|   0|   16|          0|
    |stencil_buf_0_load_46_reg_9927    |   16|   0|   16|          0|
    |stencil_buf_0_load_47_reg_9937    |   16|   0|   16|          0|
    |stencil_buf_0_load_48_reg_9967    |   16|   0|   16|          0|
    |stencil_buf_0_load_49_reg_9977    |   16|   0|   16|          0|
    |stencil_buf_0_load_4_reg_8852     |   16|   0|   16|          0|
    |stencil_buf_0_load_50_reg_10007   |   16|   0|   16|          0|
    |stencil_buf_0_load_51_reg_10017   |   16|   0|   16|          0|
    |stencil_buf_0_load_52_reg_10047   |   16|   0|   16|          0|
    |stencil_buf_0_load_53_reg_10057   |   16|   0|   16|          0|
    |stencil_buf_0_load_54_reg_10087   |   16|   0|   16|          0|
    |stencil_buf_0_load_55_reg_10097   |   16|   0|   16|          0|
    |stencil_buf_0_load_56_reg_10127   |   16|   0|   16|          0|
    |stencil_buf_0_load_57_reg_10137   |   16|   0|   16|          0|
    |stencil_buf_0_load_58_reg_10167   |   16|   0|   16|          0|
    |stencil_buf_0_load_59_reg_10177   |   16|   0|   16|          0|
    |stencil_buf_0_load_60_reg_10207   |   16|   0|   16|          0|
    |stencil_buf_0_load_61_reg_10217   |   16|   0|   16|          0|
    |stencil_buf_0_load_62_reg_10247   |   16|   0|   16|          0|
    |stencil_buf_0_load_63_reg_10257   |   16|   0|   16|          0|
    |stencil_buf_0_load_64_reg_10287   |   16|   0|   16|          0|
    |stencil_buf_0_load_65_reg_10297   |   16|   0|   16|          0|
    |stencil_buf_0_load_66_reg_10327   |   16|   0|   16|          0|
    |stencil_buf_0_load_67_reg_10337   |   16|   0|   16|          0|
    |stencil_buf_0_load_68_reg_10367   |   16|   0|   16|          0|
    |stencil_buf_0_load_69_reg_10377   |   16|   0|   16|          0|
    |stencil_buf_0_load_70_reg_10407   |   16|   0|   16|          0|
    |stencil_buf_0_load_71_reg_10417   |   16|   0|   16|          0|
    |stencil_buf_0_load_72_reg_10447   |   16|   0|   16|          0|
    |stencil_buf_0_load_73_reg_10457   |   16|   0|   16|          0|
    |stencil_buf_0_load_74_reg_10487   |   16|   0|   16|          0|
    |stencil_buf_0_load_75_reg_10497   |   16|   0|   16|          0|
    |stencil_buf_0_load_76_reg_10527   |   16|   0|   16|          0|
    |stencil_buf_0_load_77_reg_10537   |   16|   0|   16|          0|
    |stencil_buf_0_load_78_reg_10567   |   16|   0|   16|          0|
    |stencil_buf_0_load_79_reg_10577   |   16|   0|   16|          0|
    |stencil_buf_0_load_7_reg_8909     |   16|   0|   16|          0|
    |stencil_buf_0_load_80_reg_10607   |   16|   0|   16|          0|
    |stencil_buf_0_load_81_reg_10617   |   16|   0|   16|          0|
    |stencil_buf_0_load_82_reg_10647   |   16|   0|   16|          0|
    |stencil_buf_0_load_83_reg_10657   |   16|   0|   16|          0|
    |stencil_buf_0_load_84_reg_10687   |   16|   0|   16|          0|
    |stencil_buf_0_load_85_reg_10697   |   16|   0|   16|          0|
    |stencil_buf_0_load_86_reg_10727   |   16|   0|   16|          0|
    |stencil_buf_0_load_87_reg_10737   |   16|   0|   16|          0|
    |stencil_buf_0_load_88_reg_10767   |   16|   0|   16|          0|
    |stencil_buf_0_load_89_reg_10777   |   16|   0|   16|          0|
    |stencil_buf_0_load_8_reg_8954     |   16|   0|   16|          0|
    |stencil_buf_0_load_90_reg_10807   |   16|   0|   16|          0|
    |stencil_buf_0_load_91_reg_10817   |   16|   0|   16|          0|
    |stencil_buf_0_load_92_reg_10847   |   16|   0|   16|          0|
    |stencil_buf_0_load_93_reg_10857   |   16|   0|   16|          0|
    |stencil_buf_0_load_94_reg_10887   |   16|   0|   16|          0|
    |stencil_buf_0_load_95_reg_10897   |   16|   0|   16|          0|
    |stencil_buf_0_load_96_reg_10927   |   16|   0|   16|          0|
    |stencil_buf_0_load_97_reg_10937   |   16|   0|   16|          0|
    |stencil_buf_0_load_98_reg_10967   |   16|   0|   16|          0|
    |stencil_buf_0_load_99_reg_10977   |   16|   0|   16|          0|
    |stencil_buf_0_load_9_reg_8964     |   16|   0|   16|          0|
    |stencil_buf_1_load_100_reg_11012  |   16|   0|   16|          0|
    |stencil_buf_1_load_101_reg_11022  |   16|   0|   16|          0|
    |stencil_buf_1_load_102_reg_11052  |   16|   0|   16|          0|
    |stencil_buf_1_load_103_reg_11062  |   16|   0|   16|          0|
    |stencil_buf_1_load_104_reg_11092  |   16|   0|   16|          0|
    |stencil_buf_1_load_105_reg_11102  |   16|   0|   16|          0|
    |stencil_buf_1_load_106_reg_11132  |   16|   0|   16|          0|
    |stencil_buf_1_load_107_reg_11142  |   16|   0|   16|          0|
    |stencil_buf_1_load_108_reg_11172  |   16|   0|   16|          0|
    |stencil_buf_1_load_109_reg_11182  |   16|   0|   16|          0|
    |stencil_buf_1_load_110_reg_11212  |   16|   0|   16|          0|
    |stencil_buf_1_load_111_reg_11222  |   16|   0|   16|          0|
    |stencil_buf_1_load_112_reg_11252  |   16|   0|   16|          0|
    |stencil_buf_1_load_113_reg_11262  |   16|   0|   16|          0|
    |stencil_buf_1_load_114_reg_11292  |   16|   0|   16|          0|
    |stencil_buf_1_load_115_reg_11302  |   16|   0|   16|          0|
    |stencil_buf_1_load_116_reg_11332  |   16|   0|   16|          0|
    |stencil_buf_1_load_117_reg_11342  |   16|   0|   16|          0|
    |stencil_buf_1_load_118_reg_11372  |   16|   0|   16|          0|
    |stencil_buf_1_load_119_reg_11382  |   16|   0|   16|          0|
    |stencil_buf_1_load_11_reg_9024    |   16|   0|   16|          0|
    |stencil_buf_1_load_120_reg_11412  |   16|   0|   16|          0|
    |stencil_buf_1_load_121_reg_11422  |   16|   0|   16|          0|
    |stencil_buf_1_load_122_reg_11452  |   16|   0|   16|          0|
    |stencil_buf_1_load_123_reg_11462  |   16|   0|   16|          0|
    |stencil_buf_1_load_124_reg_11492  |   16|   0|   16|          0|
    |stencil_buf_1_load_125_reg_11502  |   16|   0|   16|          0|
    |stencil_buf_1_load_126_reg_11532  |   16|   0|   16|          0|
    |stencil_buf_1_load_127_reg_11542  |   16|   0|   16|          0|
    |stencil_buf_1_load_129_reg_11572  |   16|   0|   16|          0|
    |stencil_buf_1_load_12_reg_9075    |   16|   0|   16|          0|
    |stencil_buf_1_load_13_reg_9085    |   16|   0|   16|          0|
    |stencil_buf_1_load_14_reg_9135    |   16|   0|   16|          0|
    |stencil_buf_1_load_15_reg_9145    |   16|   0|   16|          0|
    |stencil_buf_1_load_16_reg_9196    |   16|   0|   16|          0|
    |stencil_buf_1_load_17_reg_9206    |   16|   0|   16|          0|
    |stencil_buf_1_load_18_reg_9246    |   16|   0|   16|          0|
    |stencil_buf_1_load_19_reg_9256    |   16|   0|   16|          0|
    |stencil_buf_1_load_1_reg_8734     |   16|   0|   16|          0|
    |stencil_buf_1_load_20_reg_9307    |   16|   0|   16|          0|
    |stencil_buf_1_load_21_reg_9317    |   16|   0|   16|          0|
    |stencil_buf_1_load_23_reg_9367    |   16|   0|   16|          0|
    |stencil_buf_1_load_24_reg_9412    |   16|   0|   16|          0|
    |stencil_buf_1_load_25_reg_9422    |   16|   0|   16|          0|
    |stencil_buf_1_load_26_reg_9467    |   16|   0|   16|          0|
    |stencil_buf_1_load_27_reg_9477    |   16|   0|   16|          0|
    |stencil_buf_1_load_28_reg_9517    |   16|   0|   16|          0|
    |stencil_buf_1_load_29_reg_9527    |   16|   0|   16|          0|
    |stencil_buf_1_load_30_reg_9567    |   16|   0|   16|          0|
    |stencil_buf_1_load_31_reg_9577    |   16|   0|   16|          0|
    |stencil_buf_1_load_32_reg_9622    |   16|   0|   16|          0|
    |stencil_buf_1_load_33_reg_9632    |   16|   0|   16|          0|
    |stencil_buf_1_load_34_reg_9677    |   16|   0|   16|          0|
    |stencil_buf_1_load_35_reg_9687    |   16|   0|   16|          0|
    |stencil_buf_1_load_36_reg_9722    |   16|   0|   16|          0|
    |stencil_buf_1_load_37_reg_9732    |   16|   0|   16|          0|
    |stencil_buf_1_load_38_reg_9772    |   16|   0|   16|          0|
    |stencil_buf_1_load_39_reg_9782    |   16|   0|   16|          0|
    |stencil_buf_1_load_3_reg_8858     |   16|   0|   16|          0|
    |stencil_buf_1_load_40_reg_9812    |   16|   0|   16|          0|
    |stencil_buf_1_load_41_reg_9822    |   16|   0|   16|          0|
    |stencil_buf_1_load_42_reg_9852    |   16|   0|   16|          0|
    |stencil_buf_1_load_43_reg_9862    |   16|   0|   16|          0|
    |stencil_buf_1_load_44_reg_9892    |   16|   0|   16|          0|
    |stencil_buf_1_load_45_reg_9902    |   16|   0|   16|          0|
    |stencil_buf_1_load_46_reg_9932    |   16|   0|   16|          0|
    |stencil_buf_1_load_47_reg_9942    |   16|   0|   16|          0|
    |stencil_buf_1_load_48_reg_9972    |   16|   0|   16|          0|
    |stencil_buf_1_load_49_reg_9982    |   16|   0|   16|          0|
    |stencil_buf_1_load_4_reg_8824     |   16|   0|   16|          0|
    |stencil_buf_1_load_50_reg_10012   |   16|   0|   16|          0|
    |stencil_buf_1_load_51_reg_10022   |   16|   0|   16|          0|
    |stencil_buf_1_load_52_reg_10052   |   16|   0|   16|          0|
    |stencil_buf_1_load_53_reg_10062   |   16|   0|   16|          0|
    |stencil_buf_1_load_54_reg_10092   |   16|   0|   16|          0|
    |stencil_buf_1_load_55_reg_10102   |   16|   0|   16|          0|
    |stencil_buf_1_load_56_reg_10132   |   16|   0|   16|          0|
    |stencil_buf_1_load_57_reg_10142   |   16|   0|   16|          0|
    |stencil_buf_1_load_58_reg_10172   |   16|   0|   16|          0|
    |stencil_buf_1_load_59_reg_10182   |   16|   0|   16|          0|
    |stencil_buf_1_load_60_reg_10212   |   16|   0|   16|          0|
    |stencil_buf_1_load_61_reg_10222   |   16|   0|   16|          0|
    |stencil_buf_1_load_62_reg_10252   |   16|   0|   16|          0|
    |stencil_buf_1_load_63_reg_10262   |   16|   0|   16|          0|
    |stencil_buf_1_load_64_reg_10292   |   16|   0|   16|          0|
    |stencil_buf_1_load_65_reg_10302   |   16|   0|   16|          0|
    |stencil_buf_1_load_66_reg_10332   |   16|   0|   16|          0|
    |stencil_buf_1_load_67_reg_10342   |   16|   0|   16|          0|
    |stencil_buf_1_load_68_reg_10372   |   16|   0|   16|          0|
    |stencil_buf_1_load_69_reg_10382   |   16|   0|   16|          0|
    |stencil_buf_1_load_6_reg_8904     |   16|   0|   16|          0|
    |stencil_buf_1_load_70_reg_10412   |   16|   0|   16|          0|
    |stencil_buf_1_load_71_reg_10422   |   16|   0|   16|          0|
    |stencil_buf_1_load_72_reg_10452   |   16|   0|   16|          0|
    |stencil_buf_1_load_73_reg_10462   |   16|   0|   16|          0|
    |stencil_buf_1_load_74_reg_10492   |   16|   0|   16|          0|
    |stencil_buf_1_load_75_reg_10502   |   16|   0|   16|          0|
    |stencil_buf_1_load_76_reg_10532   |   16|   0|   16|          0|
    |stencil_buf_1_load_77_reg_10542   |   16|   0|   16|          0|
    |stencil_buf_1_load_78_reg_10572   |   16|   0|   16|          0|
    |stencil_buf_1_load_79_reg_10582   |   16|   0|   16|          0|
    |stencil_buf_1_load_7_reg_8914     |   16|   0|   16|          0|
    |stencil_buf_1_load_80_reg_10612   |   16|   0|   16|          0|
    |stencil_buf_1_load_81_reg_10622   |   16|   0|   16|          0|
    |stencil_buf_1_load_82_reg_10652   |   16|   0|   16|          0|
    |stencil_buf_1_load_83_reg_10662   |   16|   0|   16|          0|
    |stencil_buf_1_load_84_reg_10692   |   16|   0|   16|          0|
    |stencil_buf_1_load_85_reg_10702   |   16|   0|   16|          0|
    |stencil_buf_1_load_86_reg_10732   |   16|   0|   16|          0|
    |stencil_buf_1_load_87_reg_10742   |   16|   0|   16|          0|
    |stencil_buf_1_load_88_reg_10772   |   16|   0|   16|          0|
    |stencil_buf_1_load_89_reg_10782   |   16|   0|   16|          0|
    |stencil_buf_1_load_8_reg_8959     |   16|   0|   16|          0|
    |stencil_buf_1_load_90_reg_10812   |   16|   0|   16|          0|
    |stencil_buf_1_load_91_reg_10822   |   16|   0|   16|          0|
    |stencil_buf_1_load_92_reg_10852   |   16|   0|   16|          0|
    |stencil_buf_1_load_93_reg_10862   |   16|   0|   16|          0|
    |stencil_buf_1_load_94_reg_10892   |   16|   0|   16|          0|
    |stencil_buf_1_load_95_reg_10902   |   16|   0|   16|          0|
    |stencil_buf_1_load_96_reg_10932   |   16|   0|   16|          0|
    |stencil_buf_1_load_97_reg_10942   |   16|   0|   16|          0|
    |stencil_buf_1_load_98_reg_10972   |   16|   0|   16|          0|
    |stencil_buf_1_load_99_reg_10982   |   16|   0|   16|          0|
    |stencil_buf_1_load_9_reg_8969     |   16|   0|   16|          0|
    |stencil_buf_2_load_100_reg_11027  |   16|   0|   16|          0|
    |stencil_buf_2_load_101_reg_11037  |   16|   0|   16|          0|
    |stencil_buf_2_load_102_reg_11067  |   16|   0|   16|          0|
    |stencil_buf_2_load_103_reg_11077  |   16|   0|   16|          0|
    |stencil_buf_2_load_104_reg_11107  |   16|   0|   16|          0|
    |stencil_buf_2_load_105_reg_11117  |   16|   0|   16|          0|
    |stencil_buf_2_load_106_reg_11147  |   16|   0|   16|          0|
    |stencil_buf_2_load_107_reg_11157  |   16|   0|   16|          0|
    |stencil_buf_2_load_108_reg_11187  |   16|   0|   16|          0|
    |stencil_buf_2_load_109_reg_11197  |   16|   0|   16|          0|
    |stencil_buf_2_load_10_reg_9029    |   16|   0|   16|          0|
    |stencil_buf_2_load_110_reg_11227  |   16|   0|   16|          0|
    |stencil_buf_2_load_111_reg_11237  |   16|   0|   16|          0|
    |stencil_buf_2_load_112_reg_11267  |   16|   0|   16|          0|
    |stencil_buf_2_load_113_reg_11277  |   16|   0|   16|          0|
    |stencil_buf_2_load_114_reg_11307  |   16|   0|   16|          0|
    |stencil_buf_2_load_115_reg_11317  |   16|   0|   16|          0|
    |stencil_buf_2_load_116_reg_11347  |   16|   0|   16|          0|
    |stencil_buf_2_load_117_reg_11357  |   16|   0|   16|          0|
    |stencil_buf_2_load_118_reg_11387  |   16|   0|   16|          0|
    |stencil_buf_2_load_119_reg_11397  |   16|   0|   16|          0|
    |stencil_buf_2_load_11_reg_9039    |   16|   0|   16|          0|
    |stencil_buf_2_load_120_reg_11427  |   16|   0|   16|          0|
    |stencil_buf_2_load_121_reg_11437  |   16|   0|   16|          0|
    |stencil_buf_2_load_122_reg_11467  |   16|   0|   16|          0|
    |stencil_buf_2_load_123_reg_11477  |   16|   0|   16|          0|
    |stencil_buf_2_load_124_reg_11507  |   16|   0|   16|          0|
    |stencil_buf_2_load_125_reg_11517  |   16|   0|   16|          0|
    |stencil_buf_2_load_126_reg_11547  |   16|   0|   16|          0|
    |stencil_buf_2_load_127_reg_11557  |   16|   0|   16|          0|
    |stencil_buf_2_load_12_reg_9090    |   16|   0|   16|          0|
    |stencil_buf_2_load_13_reg_9100    |   16|   0|   16|          0|
    |stencil_buf_2_load_14_reg_9150    |   16|   0|   16|          0|
    |stencil_buf_2_load_15_reg_9155    |   16|   0|   16|          0|
    |stencil_buf_2_load_17_reg_9216    |   16|   0|   16|          0|
    |stencil_buf_2_load_18_reg_9261    |   16|   0|   16|          0|
    |stencil_buf_2_load_19_reg_9271    |   16|   0|   16|          0|
    |stencil_buf_2_load_1_reg_8740     |   16|   0|   16|          0|
    |stencil_buf_2_load_20_reg_9322    |   16|   0|   16|          0|
    |stencil_buf_2_load_21_reg_9327    |   16|   0|   16|          0|
    |stencil_buf_2_load_22_reg_9372    |   16|   0|   16|          0|
    |stencil_buf_2_load_23_reg_9382    |   16|   0|   16|          0|
    |stencil_buf_2_load_24_reg_9427    |   16|   0|   16|          0|
    |stencil_buf_2_load_25_reg_9437    |   16|   0|   16|          0|
    |stencil_buf_2_load_26_reg_9482    |   16|   0|   16|          0|
    |stencil_buf_2_load_27_reg_9492    |   16|   0|   16|          0|
    |stencil_buf_2_load_28_reg_9532    |   16|   0|   16|          0|
    |stencil_buf_2_load_29_reg_9542    |   16|   0|   16|          0|
    |stencil_buf_2_load_30_reg_9582    |   16|   0|   16|          0|
    |stencil_buf_2_load_31_reg_9592    |   16|   0|   16|          0|
    |stencil_buf_2_load_32_reg_9637    |   16|   0|   16|          0|
    |stencil_buf_2_load_33_reg_9647    |   16|   0|   16|          0|
    |stencil_buf_2_load_34_reg_9692    |   16|   0|   16|          0|
    |stencil_buf_2_load_35_reg_9702    |   16|   0|   16|          0|
    |stencil_buf_2_load_36_reg_9737    |   16|   0|   16|          0|
    |stencil_buf_2_load_37_reg_9747    |   16|   0|   16|          0|
    |stencil_buf_2_load_38_reg_9787    |   16|   0|   16|          0|
    |stencil_buf_2_load_39_reg_9797    |   16|   0|   16|          0|
    |stencil_buf_2_load_40_reg_9827    |   16|   0|   16|          0|
    |stencil_buf_2_load_41_reg_9837    |   16|   0|   16|          0|
    |stencil_buf_2_load_42_reg_9867    |   16|   0|   16|          0|
    |stencil_buf_2_load_43_reg_9877    |   16|   0|   16|          0|
    |stencil_buf_2_load_44_reg_9907    |   16|   0|   16|          0|
    |stencil_buf_2_load_45_reg_9917    |   16|   0|   16|          0|
    |stencil_buf_2_load_46_reg_9947    |   16|   0|   16|          0|
    |stencil_buf_2_load_47_reg_9957    |   16|   0|   16|          0|
    |stencil_buf_2_load_48_reg_9987    |   16|   0|   16|          0|
    |stencil_buf_2_load_49_reg_9997    |   16|   0|   16|          0|
    |stencil_buf_2_load_4_reg_8874     |   16|   0|   16|          0|
    |stencil_buf_2_load_50_reg_10027   |   16|   0|   16|          0|
    |stencil_buf_2_load_51_reg_10037   |   16|   0|   16|          0|
    |stencil_buf_2_load_52_reg_10067   |   16|   0|   16|          0|
    |stencil_buf_2_load_53_reg_10077   |   16|   0|   16|          0|
    |stencil_buf_2_load_54_reg_10107   |   16|   0|   16|          0|
    |stencil_buf_2_load_55_reg_10117   |   16|   0|   16|          0|
    |stencil_buf_2_load_56_reg_10147   |   16|   0|   16|          0|
    |stencil_buf_2_load_57_reg_10157   |   16|   0|   16|          0|
    |stencil_buf_2_load_58_reg_10187   |   16|   0|   16|          0|
    |stencil_buf_2_load_59_reg_10197   |   16|   0|   16|          0|
    |stencil_buf_2_load_5_reg_8884     |   16|   0|   16|          0|
    |stencil_buf_2_load_60_reg_10227   |   16|   0|   16|          0|
    |stencil_buf_2_load_61_reg_10237   |   16|   0|   16|          0|
    |stencil_buf_2_load_62_reg_10267   |   16|   0|   16|          0|
    |stencil_buf_2_load_63_reg_10277   |   16|   0|   16|          0|
    |stencil_buf_2_load_64_reg_10307   |   16|   0|   16|          0|
    |stencil_buf_2_load_65_reg_10317   |   16|   0|   16|          0|
    |stencil_buf_2_load_66_reg_10347   |   16|   0|   16|          0|
    |stencil_buf_2_load_67_reg_10357   |   16|   0|   16|          0|
    |stencil_buf_2_load_68_reg_10387   |   16|   0|   16|          0|
    |stencil_buf_2_load_69_reg_10397   |   16|   0|   16|          0|
    |stencil_buf_2_load_6_reg_8919     |   16|   0|   16|          0|
    |stencil_buf_2_load_70_reg_10427   |   16|   0|   16|          0|
    |stencil_buf_2_load_71_reg_10437   |   16|   0|   16|          0|
    |stencil_buf_2_load_72_reg_10467   |   16|   0|   16|          0|
    |stencil_buf_2_load_73_reg_10477   |   16|   0|   16|          0|
    |stencil_buf_2_load_74_reg_10507   |   16|   0|   16|          0|
    |stencil_buf_2_load_75_reg_10517   |   16|   0|   16|          0|
    |stencil_buf_2_load_76_reg_10547   |   16|   0|   16|          0|
    |stencil_buf_2_load_77_reg_10557   |   16|   0|   16|          0|
    |stencil_buf_2_load_78_reg_10587   |   16|   0|   16|          0|
    |stencil_buf_2_load_79_reg_10597   |   16|   0|   16|          0|
    |stencil_buf_2_load_7_reg_8929     |   16|   0|   16|          0|
    |stencil_buf_2_load_80_reg_10627   |   16|   0|   16|          0|
    |stencil_buf_2_load_81_reg_10637   |   16|   0|   16|          0|
    |stencil_buf_2_load_82_reg_10667   |   16|   0|   16|          0|
    |stencil_buf_2_load_83_reg_10677   |   16|   0|   16|          0|
    |stencil_buf_2_load_84_reg_10707   |   16|   0|   16|          0|
    |stencil_buf_2_load_85_reg_10717   |   16|   0|   16|          0|
    |stencil_buf_2_load_86_reg_10747   |   16|   0|   16|          0|
    |stencil_buf_2_load_87_reg_10757   |   16|   0|   16|          0|
    |stencil_buf_2_load_88_reg_10787   |   16|   0|   16|          0|
    |stencil_buf_2_load_89_reg_10797   |   16|   0|   16|          0|
    |stencil_buf_2_load_8_reg_8974     |   16|   0|   16|          0|
    |stencil_buf_2_load_90_reg_10827   |   16|   0|   16|          0|
    |stencil_buf_2_load_91_reg_10837   |   16|   0|   16|          0|
    |stencil_buf_2_load_92_reg_10867   |   16|   0|   16|          0|
    |stencil_buf_2_load_93_reg_10877   |   16|   0|   16|          0|
    |stencil_buf_2_load_94_reg_10907   |   16|   0|   16|          0|
    |stencil_buf_2_load_95_reg_10917   |   16|   0|   16|          0|
    |stencil_buf_2_load_96_reg_10947   |   16|   0|   16|          0|
    |stencil_buf_2_load_97_reg_10957   |   16|   0|   16|          0|
    |stencil_buf_2_load_98_reg_10987   |   16|   0|   16|          0|
    |stencil_buf_2_load_99_reg_10997   |   16|   0|   16|          0|
    |stencil_buf_2_load_9_reg_8984     |   16|   0|   16|          0|
    |stencil_buf_3_load_100_reg_11032  |   16|   0|   16|          0|
    |stencil_buf_3_load_101_reg_11042  |   16|   0|   16|          0|
    |stencil_buf_3_load_102_reg_11072  |   16|   0|   16|          0|
    |stencil_buf_3_load_103_reg_11082  |   16|   0|   16|          0|
    |stencil_buf_3_load_104_reg_11112  |   16|   0|   16|          0|
    |stencil_buf_3_load_105_reg_11122  |   16|   0|   16|          0|
    |stencil_buf_3_load_106_reg_11152  |   16|   0|   16|          0|
    |stencil_buf_3_load_107_reg_11162  |   16|   0|   16|          0|
    |stencil_buf_3_load_108_reg_11192  |   16|   0|   16|          0|
    |stencil_buf_3_load_109_reg_11202  |   16|   0|   16|          0|
    |stencil_buf_3_load_10_reg_9034    |   16|   0|   16|          0|
    |stencil_buf_3_load_110_reg_11232  |   16|   0|   16|          0|
    |stencil_buf_3_load_111_reg_11242  |   16|   0|   16|          0|
    |stencil_buf_3_load_112_reg_11272  |   16|   0|   16|          0|
    |stencil_buf_3_load_113_reg_11282  |   16|   0|   16|          0|
    |stencil_buf_3_load_114_reg_11312  |   16|   0|   16|          0|
    |stencil_buf_3_load_115_reg_11322  |   16|   0|   16|          0|
    |stencil_buf_3_load_116_reg_11352  |   16|   0|   16|          0|
    |stencil_buf_3_load_117_reg_11362  |   16|   0|   16|          0|
    |stencil_buf_3_load_118_reg_11392  |   16|   0|   16|          0|
    |stencil_buf_3_load_119_reg_11402  |   16|   0|   16|          0|
    |stencil_buf_3_load_11_reg_9044    |   16|   0|   16|          0|
    |stencil_buf_3_load_120_reg_11432  |   16|   0|   16|          0|
    |stencil_buf_3_load_121_reg_11442  |   16|   0|   16|          0|
    |stencil_buf_3_load_122_reg_11472  |   16|   0|   16|          0|
    |stencil_buf_3_load_123_reg_11482  |   16|   0|   16|          0|
    |stencil_buf_3_load_124_reg_11512  |   16|   0|   16|          0|
    |stencil_buf_3_load_125_reg_11522  |   16|   0|   16|          0|
    |stencil_buf_3_load_126_reg_11552  |   16|   0|   16|          0|
    |stencil_buf_3_load_127_reg_11562  |   16|   0|   16|          0|
    |stencil_buf_3_load_12_reg_9095    |   16|   0|   16|          0|
    |stencil_buf_3_load_13_reg_9105    |   16|   0|   16|          0|
    |stencil_buf_3_load_15_reg_9160    |   16|   0|   16|          0|
    |stencil_buf_3_load_16_reg_9211    |   16|   0|   16|          0|
    |stencil_buf_3_load_17_reg_9221    |   16|   0|   16|          0|
    |stencil_buf_3_load_18_reg_9266    |   16|   0|   16|          0|
    |stencil_buf_3_load_19_reg_9276    |   16|   0|   16|          0|
    |stencil_buf_3_load_1_reg_8748     |   16|   0|   16|          0|
    |stencil_buf_3_load_21_reg_9332    |   16|   0|   16|          0|
    |stencil_buf_3_load_22_reg_9377    |   16|   0|   16|          0|
    |stencil_buf_3_load_23_reg_9387    |   16|   0|   16|          0|
    |stencil_buf_3_load_24_reg_9432    |   16|   0|   16|          0|
    |stencil_buf_3_load_25_reg_9442    |   16|   0|   16|          0|
    |stencil_buf_3_load_26_reg_9487    |   16|   0|   16|          0|
    |stencil_buf_3_load_27_reg_9497    |   16|   0|   16|          0|
    |stencil_buf_3_load_28_reg_9537    |   16|   0|   16|          0|
    |stencil_buf_3_load_29_reg_9547    |   16|   0|   16|          0|
    |stencil_buf_3_load_30_reg_9587    |   16|   0|   16|          0|
    |stencil_buf_3_load_31_reg_9597    |   16|   0|   16|          0|
    |stencil_buf_3_load_32_reg_9642    |   16|   0|   16|          0|
    |stencil_buf_3_load_33_reg_9652    |   16|   0|   16|          0|
    |stencil_buf_3_load_34_reg_9697    |   16|   0|   16|          0|
    |stencil_buf_3_load_35_reg_9707    |   16|   0|   16|          0|
    |stencil_buf_3_load_36_reg_9742    |   16|   0|   16|          0|
    |stencil_buf_3_load_37_reg_9752    |   16|   0|   16|          0|
    |stencil_buf_3_load_38_reg_9792    |   16|   0|   16|          0|
    |stencil_buf_3_load_39_reg_9802    |   16|   0|   16|          0|
    |stencil_buf_3_load_40_reg_9832    |   16|   0|   16|          0|
    |stencil_buf_3_load_41_reg_9842    |   16|   0|   16|          0|
    |stencil_buf_3_load_42_reg_9872    |   16|   0|   16|          0|
    |stencil_buf_3_load_43_reg_9882    |   16|   0|   16|          0|
    |stencil_buf_3_load_44_reg_9912    |   16|   0|   16|          0|
    |stencil_buf_3_load_45_reg_9922    |   16|   0|   16|          0|
    |stencil_buf_3_load_46_reg_9952    |   16|   0|   16|          0|
    |stencil_buf_3_load_47_reg_9962    |   16|   0|   16|          0|
    |stencil_buf_3_load_48_reg_9992    |   16|   0|   16|          0|
    |stencil_buf_3_load_49_reg_10002   |   16|   0|   16|          0|
    |stencil_buf_3_load_4_reg_8879     |   16|   0|   16|          0|
    |stencil_buf_3_load_50_reg_10032   |   16|   0|   16|          0|
    |stencil_buf_3_load_51_reg_10042   |   16|   0|   16|          0|
    |stencil_buf_3_load_52_reg_10072   |   16|   0|   16|          0|
    |stencil_buf_3_load_53_reg_10082   |   16|   0|   16|          0|
    |stencil_buf_3_load_54_reg_10112   |   16|   0|   16|          0|
    |stencil_buf_3_load_55_reg_10122   |   16|   0|   16|          0|
    |stencil_buf_3_load_56_reg_10152   |   16|   0|   16|          0|
    |stencil_buf_3_load_57_reg_10162   |   16|   0|   16|          0|
    |stencil_buf_3_load_58_reg_10192   |   16|   0|   16|          0|
    |stencil_buf_3_load_59_reg_10202   |   16|   0|   16|          0|
    |stencil_buf_3_load_5_reg_8889     |   16|   0|   16|          0|
    |stencil_buf_3_load_60_reg_10232   |   16|   0|   16|          0|
    |stencil_buf_3_load_61_reg_10242   |   16|   0|   16|          0|
    |stencil_buf_3_load_62_reg_10272   |   16|   0|   16|          0|
    |stencil_buf_3_load_63_reg_10282   |   16|   0|   16|          0|
    |stencil_buf_3_load_64_reg_10312   |   16|   0|   16|          0|
    |stencil_buf_3_load_65_reg_10322   |   16|   0|   16|          0|
    |stencil_buf_3_load_66_reg_10352   |   16|   0|   16|          0|
    |stencil_buf_3_load_67_reg_10362   |   16|   0|   16|          0|
    |stencil_buf_3_load_68_reg_10392   |   16|   0|   16|          0|
    |stencil_buf_3_load_69_reg_10402   |   16|   0|   16|          0|
    |stencil_buf_3_load_6_reg_8924     |   16|   0|   16|          0|
    |stencil_buf_3_load_70_reg_10432   |   16|   0|   16|          0|
    |stencil_buf_3_load_71_reg_10442   |   16|   0|   16|          0|
    |stencil_buf_3_load_72_reg_10472   |   16|   0|   16|          0|
    |stencil_buf_3_load_73_reg_10482   |   16|   0|   16|          0|
    |stencil_buf_3_load_74_reg_10512   |   16|   0|   16|          0|
    |stencil_buf_3_load_75_reg_10522   |   16|   0|   16|          0|
    |stencil_buf_3_load_76_reg_10552   |   16|   0|   16|          0|
    |stencil_buf_3_load_77_reg_10562   |   16|   0|   16|          0|
    |stencil_buf_3_load_78_reg_10592   |   16|   0|   16|          0|
    |stencil_buf_3_load_79_reg_10602   |   16|   0|   16|          0|
    |stencil_buf_3_load_7_reg_8934     |   16|   0|   16|          0|
    |stencil_buf_3_load_80_reg_10632   |   16|   0|   16|          0|
    |stencil_buf_3_load_81_reg_10642   |   16|   0|   16|          0|
    |stencil_buf_3_load_82_reg_10672   |   16|   0|   16|          0|
    |stencil_buf_3_load_83_reg_10682   |   16|   0|   16|          0|
    |stencil_buf_3_load_84_reg_10712   |   16|   0|   16|          0|
    |stencil_buf_3_load_85_reg_10722   |   16|   0|   16|          0|
    |stencil_buf_3_load_86_reg_10752   |   16|   0|   16|          0|
    |stencil_buf_3_load_87_reg_10762   |   16|   0|   16|          0|
    |stencil_buf_3_load_88_reg_10792   |   16|   0|   16|          0|
    |stencil_buf_3_load_89_reg_10802   |   16|   0|   16|          0|
    |stencil_buf_3_load_8_reg_8979     |   16|   0|   16|          0|
    |stencil_buf_3_load_90_reg_10832   |   16|   0|   16|          0|
    |stencil_buf_3_load_91_reg_10842   |   16|   0|   16|          0|
    |stencil_buf_3_load_92_reg_10872   |   16|   0|   16|          0|
    |stencil_buf_3_load_93_reg_10882   |   16|   0|   16|          0|
    |stencil_buf_3_load_94_reg_10912   |   16|   0|   16|          0|
    |stencil_buf_3_load_95_reg_10922   |   16|   0|   16|          0|
    |stencil_buf_3_load_96_reg_10952   |   16|   0|   16|          0|
    |stencil_buf_3_load_97_reg_10962   |   16|   0|   16|          0|
    |stencil_buf_3_load_98_reg_10992   |   16|   0|   16|          0|
    |stencil_buf_3_load_99_reg_11002   |   16|   0|   16|          0|
    |stencil_buf_3_load_9_reg_8989     |   16|   0|   16|          0|
    |tile_index_dim0_reg_5599          |   32|   0|   32|          0|
    |tile_index_dim1_reg_5605          |   32|   0|   32|          0|
    |tmp_12_reg_8766                   |    1|   0|    1|          0|
    |tmp_16_reg_8771                   |    1|   0|    1|          0|
    |tmp_20_reg_8713                   |    1|   0|    1|          0|
    |tmp_28_reg_8675                   |   10|   0|   10|          0|
    |tmp_32_1_reg_8666                 |    1|   0|    1|          0|
    |tmp_35_reg_9662                   |   14|   0|   14|          0|
    |tmp_3_reg_8630                    |   14|   0|   16|          2|
    |tmp_42_reg_8680                   |    1|   0|    1|          0|
    |tmp_43_reg_8694                   |    1|   0|    1|          0|
    |tmp_4_reg_8639                    |   14|   0|   16|          2|
    |tmp_54_1_reg_8787                 |    1|   0|    1|          0|
    |tmp_54_2_reg_8689                 |    1|   0|    1|          0|
    |tmp_54_3_reg_8708                 |    1|   0|    1|          0|
    |tmp_55_2_reg_8797                 |    1|   0|    1|          0|
    |tmp_55_3_reg_8807                 |    1|   0|    1|          0|
    |tmp_5_reg_5627                    |   32|   0|   32|          0|
    |tmp_6_reg_5635                    |   32|   0|   32|          0|
    |tmp_7_reg_8620                    |   14|   0|   16|          2|
    |tmp_reg_5611                      |   31|   0|   32|          1|
    |tmp_s_reg_5619                    |   31|   0|   32|          1|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 9320|   0| 9334|         14|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_done              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       compute       | return value |
|compute_flag         |  in |    1|   ap_none  |     compute_flag    |    scalar    |
|output_0_address0    | out |   13|  ap_memory |       output_0      |     array    |
|output_0_ce0         | out |    1|  ap_memory |       output_0      |     array    |
|output_0_we0         | out |    1|  ap_memory |       output_0      |     array    |
|output_0_d0          | out |   16|  ap_memory |       output_0      |     array    |
|output_1_address0    | out |   13|  ap_memory |       output_1      |     array    |
|output_1_ce0         | out |    1|  ap_memory |       output_1      |     array    |
|output_1_we0         | out |    1|  ap_memory |       output_1      |     array    |
|output_1_d0          | out |   16|  ap_memory |       output_1      |     array    |
|output_2_address0    | out |   13|  ap_memory |       output_2      |     array    |
|output_2_ce0         | out |    1|  ap_memory |       output_2      |     array    |
|output_2_we0         | out |    1|  ap_memory |       output_2      |     array    |
|output_2_d0          | out |   16|  ap_memory |       output_2      |     array    |
|output_3_address0    | out |   13|  ap_memory |       output_3      |     array    |
|output_3_ce0         | out |    1|  ap_memory |       output_3      |     array    |
|output_3_we0         | out |    1|  ap_memory |       output_3      |     array    |
|output_3_d0          | out |   16|  ap_memory |       output_3      |     array    |
|input_0_address0     | out |   13|  ap_memory |       input_0       |     array    |
|input_0_ce0          | out |    1|  ap_memory |       input_0       |     array    |
|input_0_q0           |  in |   16|  ap_memory |       input_0       |     array    |
|input_1_address0     | out |   13|  ap_memory |       input_1       |     array    |
|input_1_ce0          | out |    1|  ap_memory |       input_1       |     array    |
|input_1_q0           |  in |   16|  ap_memory |       input_1       |     array    |
|input_2_address0     | out |   13|  ap_memory |       input_2       |     array    |
|input_2_ce0          | out |    1|  ap_memory |       input_2       |     array    |
|input_2_q0           |  in |   16|  ap_memory |       input_2       |     array    |
|input_3_address0     | out |   13|  ap_memory |       input_3       |     array    |
|input_3_ce0          | out |    1|  ap_memory |       input_3       |     array    |
|input_3_q0           |  in |   16|  ap_memory |       input_3       |     array    |
|tile_index           |  in |   32|   ap_none  |      tile_index     |    scalar    |
|tile_num_dim0        |  in |   32|   ap_none  |    tile_num_dim0    |    scalar    |
|var_blur_y_extent_0  |  in |   32|   ap_none  | var_blur_y_extent_0 |    scalar    |
|var_blur_y_extent_1  |  in |   32|   ap_none  | var_blur_y_extent_1 |    scalar    |
|var_blur_y_min_0     |  in |   32|   ap_none  |   var_blur_y_min_0  |    scalar    |
|var_blur_y_min_1     |  in |   32|   ap_none  |   var_blur_y_min_1  |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

