{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665725542337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665725542346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 13:32:22 2022 " "Processing started: Fri Oct 14 13:32:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665725542346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665725542346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3_dxh -c FPGA_EXP3_dxh " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3_dxh -c FPGA_EXP3_dxh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665725542346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1665725543205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/selector81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/selector81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector81-arch_selector81 " "Found design unit 1: selector81-arch_selector81" {  } { { "LED8/selector81.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/selector81.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543698 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector81 " "Found entity 1: selector81" {  } { { "LED8/selector81.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/selector81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/div50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/div50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div50MHz-arch_Div50MHz " "Found design unit 1: Div50MHz-arch_Div50MHz" {  } { { "LED8/Div50MHz.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Div50MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543716 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div50MHz " "Found entity 1: Div50MHz" {  } { { "LED8/Div50MHz.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Div50MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/decoder47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/decoder47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder47-arch_decoder47 " "Found design unit 1: decoder47-arch_decoder47" {  } { { "LED8/decoder47.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder47.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543719 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder47 " "Found entity 1: decoder47" {  } { { "LED8/decoder47.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder47.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/decoder38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/decoder38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder38-arch_decoder38 " "Found design unit 1: decoder38-arch_decoder38" {  } { { "LED8/decoder38.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder38.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543722 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder38 " "Found entity 1: decoder38" {  } { { "LED8/decoder38.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder38.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/counter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter8-arch_Counter8 " "Found design unit 1: Counter8-arch_Counter8" {  } { { "LED8/Counter8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Counter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543724 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter8 " "Found entity 1: Counter8" {  } { { "LED8/Counter8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Counter8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register0_7/latch4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register0_7/latch4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch4-arch_latch4 " "Found design unit 1: latch4-arch_latch4" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543729 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch4 " "Found entity 1: latch4" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/led8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/led8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED8-arch_LED8 " "Found design unit 1: LED8-arch_LED8" {  } { { "LED8/LED8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543732 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED8 " "Found entity 1: LED8" {  } { { "LED8/LED8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register0_7/register0_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register0_7/register0_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register0_7-arch_register0_7 " "Found design unit 1: register0_7-arch_register0_7" {  } { { "register0_7/register0_7.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/register0_7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543732 ""} { "Info" "ISGN_ENTITY_NAME" "1 register0_7 " "Found entity 1: register0_7" {  } { { "register0_7/register0_7.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/register0_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3_dxh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3_dxh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP3_dxh-arch_FPGA_EXP3_dxh " "Found design unit 1: FPGA_EXP3_dxh-arch_FPGA_EXP3_dxh" {  } { { "FPGA_EXP3_dxh.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543739 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3_dxh " "Found entity 1: FPGA_EXP3_dxh" {  } { { "FPGA_EXP3_dxh.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665725543739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543739 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"processs\";  expecting \"process\" FPGA_EXP3_dxh_tb.vhd(52) " "VHDL syntax error at FPGA_EXP3_dxh_tb.vhd(52) near text \"processs\";  expecting \"process\"" {  } { { "FPGA_EXP3_dxh_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh_tb.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1665725543739 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement FPGA_EXP3_dxh_tb.vhd(54) " "VHDL syntax error at FPGA_EXP3_dxh_tb.vhd(54) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "FPGA_EXP3_dxh_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh_tb.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1665725543739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3_dxh_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fpga_exp3_dxh_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665725543743 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665725543891 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 14 13:32:23 2022 " "Processing ended: Fri Oct 14 13:32:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665725543891 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665725543891 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665725543891 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665725543891 ""}
