$date
	Sun Jan  9 11:23:26 2022
$end

$version
	Synopsys VCS version Q-2020.03-SP1-1
$end

$timescale
	1ns
$end

$comment Csum: 1 a92dd425b63c7d2c $end


$scope module $unit $end
$upscope $end


$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end

$scope module tb_intf $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % scl $end
$var reg 1 & sda $end
$var reg 8 ' out [7:0] $end
$var reg 8 ( read [7:0] $end
$var reg 1 ) SDA $end
$var wire 1 * sda_out $end
$upscope $end


$scope module tb_intf1 $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 + scl $end
$var reg 1 , sda $end
$var reg 8 - out [7:0] $end
$var reg 8 . read [7:0] $end
$var reg 1 ) SDA $end
$var wire 1 / sda_out $end
$upscope $end


$scope module a $end
$var wire 1 0 sda_1 $end
$var wire 1 1 sda_2 $end
$var wire 1 * out $end
$upscope $end


$scope module DUT $end
$var triand 1 2 SCL $end
$var triand 1 * SDA $end
$var reg 8 3 DATA_out [7:0] $end
$var reg 8 4 DATA_read [7:0] $end
$var reg 1 ) sample_sda $end
$var reg 1 ) sample_sda1 $end
$var reg 4 5 IDLE [3:0] $end
$var reg 4 6 READ_ADDRESS [3:0] $end
$var reg 4 7 READ_WRITE [3:0] $end
$var reg 4 8 READ [3:0] $end
$var reg 4 9 DATA [3:0] $end
$var reg 4 : DATA_ACK [3:0] $end
$var reg 4 ; READ_ACK [3:0] $end
$var reg 4 < STOP [3:0] $end
$var reg 4 = ADDRESS_ACK [3:0] $end
$var reg 4 > state [3:0] $end
$var reg 7 ? slaveAddress [6:0] $end
$var reg 7 @ addr [6:0] $end
$var reg 7 A addressCounter [6:0] $end
$var reg 8 B read_reg [7:0] $end
$var reg 8 C data [7:0] $end
$var reg 7 D dataCounter [6:0] $end
$var reg 7 E readCounter [6:0] $end
$var reg 1 F readWrite $end
$var reg 1 G start $end
$var reg 1 H write_ack $end
$var reg 1 I sda_reg $end

$scope begin unnamed$$_vcs_0 $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
1"
bxxxxxxxx (
bxxxxxxxx '
bxxxxxxxx .
bxxxxxxxx -
0F
0I
0G
0H
b1000 =
b0101 9
b0110 :
bxxxxxxxx 3
bxxxxxxxx 4
b0000 5
b0100 8
b0111 ;
b0010 6
b0011 7
b1110 <
b0000000 @
b0000000 A
b00000000 C
b0000000 D
b0000000 E
bxxxxxxxx B
b1010111 ?
b0010 >
02
0%
0&
0*
0+
0,
z/
00
01
0#
1$
0)
$end
#1250
1!
1#
#2500
0"
0$
0!
0#
#3750
1!
1#
1,
11
1&
10
1*
1)
#5000
0!
0#
1+
1%
12
#6250
1!
1#
0,
01
0&
00
0*
0)
1G
#7500
0!
0#
0+
0%
02
#8750
1!
1#
1,
11
1&
10
1*
1)
#10000
0!
0#
1+
1%
12
b1000000 @
b0000001 A
#11250
1!
1#
#12500
0!
0#
0+
0%
02
#13750
1!
1#
0,
01
0&
00
0*
0)
#15000
0!
0#
1+
1%
12
b0000010 A
#16250
1!
1#
#17500
0!
0#
0+
0%
02
#18750
1!
1#
1,
11
1&
10
1*
1)
#20000
0!
0#
1+
1%
12
b1010000 @
b0000011 A
#21250
1!
1#
#22500
0!
0#
0+
0%
02
#23750
1!
1#
0&
00
0*
0)
#25000
0!
0#
1+
1%
12
b0000100 A
#26250
1!
1#
#27500
0!
0#
0%
02
#28750
1!
1#
1&
10
1*
1)
#30000
0!
0#
1%
12
b1010100 @
b0000101 A
#31250
1!
1#
#32500
0!
0#
0%
02
#33750
1!
1#
#35000
0!
0#
1%
12
b1010110 @
b0000110 A
#36250
1!
1#
#37500
0!
0#
0%
02
#38750
1!
1#
#40000
0!
0#
1%
12
b1010111 @
b0011 >
b0000111 A
#41250
1!
1#
#42500
0!
0#
0%
02
#43750
1!
1#
#45000
0!
0#
1%
12
1F
b1000 >
#46250
1!
1#
#47500
0!
0#
0%
02
#48750
1!
1#
#50000
0!
0#
1%
12
1H
b0100 >
b01010001 B
0*
0)
#51250
1!
1#
#52500
0!
0#
0%
0&
00
02
#53750
1!
1#
1&
10
#55000
0!
0#
#56250
1!
1#
#57500
0!
0#
1%
12
b0000001 E
#58750
1!
1#
#60000
0!
0#
0%
02
#61250
1!
1#
#62500
0!
0#
1%
12
1I
b0000010 E
1*
1)
#63750
1!
1#
#65000
0!
0#
0%
02
#66250
1!
1#
#67500
0!
0#
1%
12
0I
b0000011 E
0*
0)
#68750
1!
1#
#70000
0!
0#
0%
02
#71250
1!
1#
#72500
0!
0#
1%
12
1I
b0000100 E
1*
1)
#73750
1!
1#
#75000
0!
0#
0%
02
#76250
1!
1#
#77500
0!
0#
1%
12
0I
b0000101 E
0*
0)
#78750
1!
1#
#80000
0!
0#
0%
02
#81250
1!
1#
#82500
0!
0#
1%
12
b0000110 E
#83750
1!
1#
#85000
0!
0#
0%
02
#86250
1!
1#
#87500
0!
0#
1%
12
b0000111 E
#88750
1!
1#
#90000
0!
0#
0%
02
#91250
1!
1#
#92500
0!
0#
1%
12
1I
b0001000 E
b0111 >
1*
1)
#93750
1!
1#
#95000
0!
0#
0%
02
#96250
1!
1#
#97500
0!
0#
#98750
1!
1#
0&
00
0*
0)
#100000
0!
0#
1%
12
0H
b0000000 E
b01010001 4
b01010001 (
b0010 >
#101250
1!
1#
#102500
0!
0#
0%
02
1H
#103750
1!
1#
1&
10
1*
1)
#105000
0!
0#
#106250
1!
1#
0&
00
0*
0)
#107500
0!
0#
1%
12
0H
b0001000 A
#108750
1!
1#
1&
10
1*
1)
0G
#110000
0!
0#
