Fitter report for soc_system
Fri Dec 19 16:09:41 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 19 16:09:41 2014      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; soc_system                                 ;
; Top-level Entity Name           ; ghrd_top                                   ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSEMA5F31C6                               ;
; Timing Models                   ; Preliminary                                ;
; Logic utilization (in ALMs)     ; 6,576 / 32,070 ( 21 % )                    ;
; Total registers                 ; 10858                                      ;
; Total pins                      ; 368 / 457 ( 81 % )                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 2,987,292 / 4,065,280 ( 73 % )             ;
; Total DSP Blocks                ; 4 / 87 ( 5 % )                             ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 3 / 6 ( 50 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                             ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate full fit report during ECO compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; AUD_DACDAT          ; Missing drive strength and slew rate ;
; AUD_XCK             ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; FAN_CTRL            ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK       ; Missing drive strength and slew rate ;
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; IRDA_TXD            ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; TD_RESET_N          ; Missing drive strength and slew rate ;
; VGA_B[0]            ; Missing drive strength and slew rate ;
; VGA_B[1]            ; Missing drive strength and slew rate ;
; VGA_B[2]            ; Missing drive strength and slew rate ;
; VGA_B[3]            ; Missing drive strength and slew rate ;
; VGA_B[4]            ; Missing drive strength and slew rate ;
; VGA_B[5]            ; Missing drive strength and slew rate ;
; VGA_B[6]            ; Missing drive strength and slew rate ;
; VGA_B[7]            ; Missing drive strength and slew rate ;
; VGA_BLANK_N         ; Missing drive strength and slew rate ;
; VGA_CLK             ; Missing drive strength and slew rate ;
; VGA_G[0]            ; Missing drive strength and slew rate ;
; VGA_G[1]            ; Missing drive strength and slew rate ;
; VGA_G[2]            ; Missing drive strength and slew rate ;
; VGA_G[3]            ; Missing drive strength and slew rate ;
; VGA_G[4]            ; Missing drive strength and slew rate ;
; VGA_G[5]            ; Missing drive strength and slew rate ;
; VGA_G[6]            ; Missing drive strength and slew rate ;
; VGA_G[7]            ; Missing drive strength and slew rate ;
; VGA_HS              ; Missing drive strength and slew rate ;
; VGA_R[0]            ; Missing drive strength and slew rate ;
; VGA_R[1]            ; Missing drive strength and slew rate ;
; VGA_R[2]            ; Missing drive strength and slew rate ;
; VGA_R[3]            ; Missing drive strength and slew rate ;
; VGA_R[4]            ; Missing drive strength and slew rate ;
; VGA_R[5]            ; Missing drive strength and slew rate ;
; VGA_R[6]            ; Missing drive strength and slew rate ;
; VGA_R[7]            ; Missing drive strength and slew rate ;
; VGA_SYNC_N          ; Missing drive strength and slew rate ;
; VGA_VS              ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_1[0]           ; Missing drive strength and slew rate ;
; GPIO_1[1]           ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; ADC_CS_N            ; Missing drive strength and slew rate ;
; AUD_ADCLRCK         ; Missing drive strength and slew rate ;
; AUD_BCLK            ; Missing drive strength and slew rate ;
; AUD_DACLRCK         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT       ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_1[2]           ; Missing drive strength and slew rate ;
; GPIO_1[3]           ; Missing drive strength and slew rate ;
; GPIO_1[4]           ; Missing drive strength and slew rate ;
; GPIO_1[5]           ; Missing drive strength and slew rate ;
; GPIO_1[6]           ; Missing drive strength and slew rate ;
; GPIO_1[7]           ; Missing drive strength and slew rate ;
; GPIO_1[8]           ; Missing drive strength and slew rate ;
; GPIO_1[9]           ; Missing drive strength and slew rate ;
; GPIO_1[10]          ; Missing drive strength and slew rate ;
; GPIO_1[11]          ; Missing drive strength and slew rate ;
; GPIO_1[12]          ; Missing drive strength and slew rate ;
; GPIO_1[13]          ; Missing drive strength and slew rate ;
; GPIO_1[14]          ; Missing drive strength and slew rate ;
; GPIO_1[15]          ; Missing drive strength and slew rate ;
; GPIO_1[16]          ; Missing drive strength and slew rate ;
; GPIO_1[17]          ; Missing drive strength and slew rate ;
; GPIO_1[18]          ; Missing drive strength and slew rate ;
; GPIO_1[19]          ; Missing drive strength and slew rate ;
; GPIO_1[20]          ; Missing drive strength and slew rate ;
; GPIO_1[21]          ; Missing drive strength and slew rate ;
; GPIO_1[22]          ; Missing drive strength and slew rate ;
; GPIO_1[23]          ; Missing drive strength and slew rate ;
; GPIO_1[24]          ; Missing drive strength and slew rate ;
; GPIO_1[25]          ; Missing drive strength and slew rate ;
; GPIO_1[26]          ; Missing drive strength and slew rate ;
; GPIO_1[27]          ; Missing drive strength and slew rate ;
; GPIO_1[28]          ; Missing drive strength and slew rate ;
; GPIO_1[29]          ; Missing drive strength and slew rate ;
; GPIO_1[30]          ; Missing drive strength and slew rate ;
; GPIO_1[31]          ; Missing drive strength and slew rate ;
; GPIO_1[32]          ; Missing drive strength and slew rate ;
; GPIO_1[33]          ; Missing drive strength and slew rate ;
; GPIO_1[34]          ; Missing drive strength and slew rate ;
; GPIO_1[35]          ; Missing drive strength and slew rate ;
; PS2_CLK             ; Missing drive strength and slew rate ;
; PS2_CLK2            ; Missing drive strength and slew rate ;
; PS2_DAT             ; Missing drive strength and slew rate ;
; PS2_DAT2            ; Missing drive strength and slew rate ;
+---------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~CLKENA0                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a0                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a1                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a2                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a3                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a4                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a5                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a6                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a7                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a8                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a9                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a10                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a11                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a12                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a13                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a14                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a15                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a16                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a17                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a19                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a20                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a21                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a22                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a23                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a0                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a1                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a2                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a3                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a4                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a5                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a6                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a7                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a8                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a9                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a10                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a11                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a12                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a13                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a14                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a15                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a16                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a17                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a18                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a19                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a20                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a21                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a22                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a23                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a24                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a25                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a26                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a27                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a28                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a29                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a30                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ram_block1a31                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a0                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a1                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a2                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a3                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a4                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a5                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a6                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a7                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a8                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a9                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a10                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a11                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a12                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a13                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a14                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a15                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a16                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a17                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a19                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a20                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a21                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a22                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a23                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a0                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a1                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a2                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a3                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a4                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a5                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a6                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a7                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a8                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a9                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a10                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a11                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a12                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a13                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a14                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a15                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a16                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a17                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a18                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a19                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a20                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a21                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ram_block1a22                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[1]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a0                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[2]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a1                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[3]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a2                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[4]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a3                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a4                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a5                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a6                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a7                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a8                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a9                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a10                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a11                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a12                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a13                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a14                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a15                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a16                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a17                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a18                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a19                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a20                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a21                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a22                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a23                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a24                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a25                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a26                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a27                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a28                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a29                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a30                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a31                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a32                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a33                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a34                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a35                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a36                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a37                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a38                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[40]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a39                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a40                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a41                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a42                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a43                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a44                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a45                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a46                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a47                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a48                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[52]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a49                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[53]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a50                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[54]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a51                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[55]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a52                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[56]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a53                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[57]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a54                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[58]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a55                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[59]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a56                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[60]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a57                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[61]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a58                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[62]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a59                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[63]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a60                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[64]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a61                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[65]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a62                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[66]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a63                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[67]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a64                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[68]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a65                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a0                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a1                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a2                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a3                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a4                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a5                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a6                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a7                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a8                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a9                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a10                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a11                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a12                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a13                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a14                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a15                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a16                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a17                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a18                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a19                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a20                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a21                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a22                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a23                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a24                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a25                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a26                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a27                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a28                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a29                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a30                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ram_block1a31                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_bht_data[0]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|q_b[0]                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_bht_data[1]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|q_b[1]                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[0]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[1]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[1]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[2]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[2]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[3]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[3]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[4]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[5]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[5]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[6]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[6]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[7]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[7]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[8]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[9]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[9]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[10]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[10]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[11]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[11]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[12]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[12]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[13]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[14]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[15]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; AY                       ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[15]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_bht_data[0]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|q_b[0]                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_bht_data[1]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|q_b[1]                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                              ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_sdram:sdram|always5~0_wirecell                                                                                                                                                                                                                                                                                                         ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                              ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                               ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                              ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                              ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                              ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                              ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                              ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                              ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                               ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                               ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                               ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                               ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                               ; O                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                               ; O                        ;                       ;
; altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[6]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[6]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptRegister[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptRegister[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptRegister[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptRegister[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[4]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|usedw_is_0_dff                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|usedw_is_0_dff~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[4]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|empty_dff                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptRegister[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptRegister[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[3]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptRegister[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptRegister[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[4]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|full_dff                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|full_dff~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|dffe_af                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|dffe_af~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|cr[6]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|cr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|dcnt[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|sr[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|prer[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|prer[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|pwm:pwm_cpu_s0_1|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|pwm:pwm_cpu_s0_1|counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|pwm:pwm_cpu_s0_6|current_data[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|pwm:pwm_cpu_s0_6|current_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ctrl_ld32                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ctrl_ld32~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_dst_regnum_from_M[4]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_dst_regnum_from_M[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_estatus_reg_pie                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_estatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ld_align_byte1_fill~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ld_align_sh8                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[4]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[10]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[12]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[16]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[18]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[24]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[25]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_byte_en[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_stall                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_stall~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[9]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[20]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[21]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[22]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[27]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_result[27]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src2[13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_src2[13]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[4]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[6]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[10]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[10]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_wr_dst_reg_from_M~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_issue                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_issue~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[17]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[17]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[21]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[27]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[28]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[28]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw_valid                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_kill                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_kill~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[16]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[18]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[20]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_ctrl_alu_subtract~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_extra_pc[2]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_extra_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_logic_op[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[10]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[12]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[19]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[23]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[23]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[14]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[14]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[19]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[20]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[20]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[24]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[24]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[28]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[28]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[16]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[23]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[25]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_alu_result[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_alu_result[6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_br_cond_taken_history[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_br_cond_taken_history[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_br_cond_taken_history[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_br_cond_taken_history[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_dst_regnum[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_dst_regnum[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush_waddr[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush_waddr[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_rot_pass2                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_valid_from_E                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_valid_from_E~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[20]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[25]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[26]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|W_wr_data[26]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|clr_break_line                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|d_readdata_d1[30]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|d_readdata_d1[30]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|d_read~reg0                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|d_read~reg0DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_line[6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_line[6]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[8]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[8]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_tag[11]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[13]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[13]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[16]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[30]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[30]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|writedata[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_dst_regnum_from_M[3]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_dst_regnum_from_M[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[12]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[14]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[18]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[24]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[29]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src2[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src2[14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_src2[14]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_st_data[31]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[21]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[23]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[23]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[26]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[26]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[28]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[28]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[10]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[18]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[21]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[22]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[23]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[24]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_rot                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_rot~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_shift_rot_left                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_shift_rot_left~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_dst_regnum[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_dst_regnum[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_dst_regnum[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_dst_regnum[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_iw[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_iw[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[7]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[8]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[14]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[14]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[22]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[4]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[7]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[10]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[10]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[14]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[14]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[15]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[23]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[23]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[24]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[24]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[25]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[27]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[27]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_pc[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_pc[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_pc[21]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_alu_result[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_alu_result[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_br_cond_taken_history[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_br_cond_taken_history[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_br_cond_taken_history[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_br_cond_taken_history[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_crst                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_crst~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_exception                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_exception~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_ld16                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_ld16~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_st                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_st~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_wrctl_inst                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_wrctl_inst~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_dst_regnum[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_dst_regnum[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_dst_regnum[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_dst_regnum[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_iw[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|W_wr_data[24]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|W_wr_data[24]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|d_readdata_d1[18]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|d_readdata_d1[18]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|d_readdata_d1[30]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|d_readdata_d1[30]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_active                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_line[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_line[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_line[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_line[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_line[5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_line[5]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_line[6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_line[6]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[13]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[14]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[14]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_tag[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|address[2]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|address[2]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|address[7]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|address[7]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg|oci_ienable[4]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_debug:the_soc_system_cpu_s1_nios2_oci_debug|monitor_ready                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_debug:the_soc_system_cpu_s1_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[7]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[7]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[22]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[22]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[28]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[28]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|writedata[3]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]~DUPLICATE                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|av_waitrequest                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][71]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][154]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][154]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[12]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[67]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[67]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|address_register[2]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|address_register[2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|address_register[3]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|address_register[3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|burstcount_register_lint[4]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|burstcount_register_lint[4]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|end_begintransfer                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:cpu_s0_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:cpu_s0_jtag_debug_module_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter|pending_response_count[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter|pending_response_count[3]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[3]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[5]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[5]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator|av_readdata_pre[12]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter_001|has_pending_responses~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter|last_channel[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:onchip_sram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:onchip_sram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:onchip_sram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:onchip_sram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|av_readdata_pre[4]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|av_readdata_pre[8]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|av_readdata_pre[24]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|av_readdata_pre[29]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator|av_readdata_pre[29]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:jtag_uart_cpu_s0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:jtag_uart_cpu_s0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pio_alivetest_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pio_alivetest_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:i2c_cpu_s0_mm_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:i2c_cpu_s0_mm_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:timer_cpu_s0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:timer_cpu_s0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_traffic_limiter:limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|end_begintransfer                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:i2c_cpu_s1_mm_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:i2c_cpu_s1_mm_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:jtag_uart_cpu_s1_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:jtag_uart_cpu_s1_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:pio_alivetest_cpu_s1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:pio_alivetest_cpu_s1_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:pio_alivetest_cpu_s1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:pio_alivetest_cpu_s1_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[15]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[19]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_rnw                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_refs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.000100000~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|refresh_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|refresh_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[4]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[8]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[25]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|period_h_register[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|period_h_register[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|period_l_register[14]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|period_l_register[14]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|internal_counter[16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|internal_counter[16]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|internal_counter[21]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|internal_counter[30]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|period_h_register[4]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|period_h_register[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode       ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd_top                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; I/O Standard                ; ghrd_top                                    ;              ; I2C_0_SCL                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; ghrd_top                                    ;              ; I2C_0_SDA                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[0]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[10]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[11]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[12]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[13]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[14]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[15]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[1]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[2]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[3]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[4]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[5]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[6]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[7]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[8]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[9]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[0]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[10]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[11]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[12]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[13]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[14]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[15]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[1]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[2]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[3]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[4]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[5]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[6]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[7]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[8]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[9]                                                                                    ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22411 ) ; 0.00 % ( 0 / 22411 )       ; 0.00 % ( 0 / 22411 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22411 ) ; 0.00 % ( 0 / 22411 )       ; 0.00 % ( 0 / 22411 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; pzdyqx:nabboc                         ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                             ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 20842 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                         ; 0.00 % ( 0 / 164 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 498 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 842 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 65 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,576 / 32,070        ; 21 %  ;
; ALMs needed [=A-B+C]                                        ; 6,576                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,532 / 32,070        ; 23 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,727                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,575                 ;       ;
;         [c] ALMs used for registers                         ; 2,230                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,187 / 32,070        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 231 / 32,070          ; < 1 % ;
;         [a] Due to location constrained logic               ; 1                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 96                    ;       ;
;         [c] Due to LAB input limits                         ; 134                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 980 / 3,207           ; 31 %  ;
;     -- Logic LABs                                           ; 980                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,355                 ;       ;
;     -- 7 input functions                                    ; 105                   ;       ;
;     -- 6 input functions                                    ; 1,682                 ;       ;
;     -- 5 input functions                                    ; 1,666                 ;       ;
;     -- 4 input functions                                    ; 2,128                 ;       ;
;     -- <=3 input functions                                  ; 3,774                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,347                 ;       ;
; Dedicated logic registers                                   ; 10,563                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 9,913 / 64,140        ; 15 %  ;
;         -- Secondary logic registers                        ; 650 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 10,084                ;       ;
;         -- Routing optimization registers                   ; 479                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 368 / 457             ; 81 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 295                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 16                    ;       ;
; M10K blocks                                                 ; 390 / 397             ; 98 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,987,292 / 4,065,280 ; 73 %  ;
; Total block memory implementation bits                      ; 3,993,600 / 4,065,280 ; 98 %  ;
; Total DSP Blocks                                            ; 4 / 87                ; 5 %   ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global clocks                                               ; 16 / 16               ; 100 % ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 9% / 8% / 10%         ;       ;
; Peak interconnect usage (total/H/V)                         ; 37% / 37% / 42%       ;       ;
; Maximum fan-out                                             ; 6197                  ;       ;
; Highest non-global fan-out                                  ; 695                   ;       ;
; Total fan-out                                               ; 90559                 ;       ;
; Average fan-out                                             ; 3.73                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6801 / 32070 ( 21 % ) ; 78 / 32070 ( < 1 % ) ; 169 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6801                  ; 78                   ; 169                   ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7290 / 32070 ( 23 % ) ; 69 / 32070 ( < 1 % ) ; 175 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2620                  ; 17                   ; 91                    ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2469                  ; 33                   ; 74                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 2201                  ; 19                   ; 10                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 704 / 32070 ( 2 % )   ; 5 / 32070 ( < 1 % )  ; 8 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 215 / 32070 ( < 1 % ) ; 14 / 32070 ( < 1 % ) ; 2 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 1                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 81                    ; 14                   ; 1                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 133                   ; 0                    ; 1                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 950 / 3207 ( 30 % )   ; 10 / 3207 ( < 1 % )  ; 24 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )                      ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 950                   ; 10                   ; 24                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 8967                  ; 92                   ; 296                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 97                    ; 3                    ; 5                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 1624                  ; 13                   ; 45                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 1618                  ; 15                   ; 33                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 2075                  ; 17                   ; 36                    ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 3553                  ; 44                   ; 177                   ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2311                  ; 31                   ; 5                     ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 9640 / 64140 ( 15 % ) ; 72 / 64140 ( < 1 % ) ; 201 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 642 / 64140 ( 1 % )   ; 1 / 64140 ( < 1 % )  ; 7 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 9811                  ; 72                   ; 201                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 471                   ; 1                    ; 7                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 280                   ; 0                    ; 0                     ; 76                                    ; 12                             ;
; I/O registers                                               ; 119                   ; 0                    ; 0                     ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 2987292               ; 0                    ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 3993600               ; 0                    ; 0                     ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 390 / 397 ( 98 % )    ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 4 / 87 ( 4 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                        ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 7 / 116 ( 6 % )       ; 0 / 116 ( 0 % )      ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                       ; 8 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS STM event interface                                     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                        ; 5 / 54 ( 9 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 12453                 ; 63                   ; 334                   ; 81                                    ; 219                            ;
;     -- Registered Input Connections                         ; 10613                 ; 28                   ; 216                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 395                   ; 4                    ; 999                   ; 108                                   ; 11644                          ;
;     -- Registered Output Connections                        ; 82                    ; 3                    ; 915                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 92173                 ; 560                  ; 2881                  ; 5230                                  ; 12021                          ;
;     -- Registered Connections                               ; 40467                 ; 346                  ; 1957                  ; 100                                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                       ;                                ;
;     -- Top                                                  ; 196                   ; 1                    ; 1030                  ; 51                                    ; 11570                          ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 36                    ; 0                                     ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 1030                  ; 36                   ; 4                     ; 0                                     ; 263                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 51                    ; 0                    ; 0                     ; 138                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 11570                 ; 30                   ; 263                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 188                   ; 11                   ; 81                    ; 12                                    ; 235                            ;
;     -- Output Ports                                         ; 183                   ; 4                    ; 92                    ; 46                                    ; 191                            ;
;     -- Bidir Ports                                          ; 167                   ; 0                    ; 0                     ; 69                                    ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 81                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 56                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 1                     ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 1                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 2                     ; 0                                     ; 8                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 54                    ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+---------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                               ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; ADC_DOUT            ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; AUD_ADCDAT          ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1370                  ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; IRDA_RXD            ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_CLK27            ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_DATA[0]          ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_DATA[1]          ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_DATA[2]          ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_DATA[3]          ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_DATA[4]          ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_DATA[5]          ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_DATA[6]          ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_DATA[7]          ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_HS               ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; TD_VS               ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN             ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL            ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N          ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                                                                                                                                                                                                              ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; ADC_CS_N          ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; AUD_ADCLRCK       ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; AUD_BCLK          ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; AUD_DACLRCK       ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                           ; -                   ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                             ; -                   ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                             ; -                   ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                             ; -                   ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                             ; -                   ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                             ; -                   ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                             ; -                   ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; -                   ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                              ; -                   ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                              ; -                   ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                              ; -                   ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                              ; -                   ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                              ; -                   ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                              ; -                   ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                              ; -                   ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                              ; -                   ;
; FPGA_I2C_SDAT     ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted)                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen (inverted)                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[0]         ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE (inverted)                                                                                                                                                                                                                       ; -                   ;
; GPIO_1[10]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[11]        ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[12]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[13]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[14]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[15]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[16]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[17]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[18]        ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[19]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[1]         ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~DUPLICATE (inverted)                                                                                                                                                                                                                       ; -                   ;
; GPIO_1[20]        ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[21]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[22]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[23]        ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[24]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[25]        ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[26]        ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[27]        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[28]        ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[29]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[2]         ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[30]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[32]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[33]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[34]        ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[35]        ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[3]         ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[4]         ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[5]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[6]         ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[7]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[8]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; GPIO_1[9]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ; -                   ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ; -                   ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ; -                   ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ; -                   ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ; -                   ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ; -                   ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ; -                   ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ; -                   ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ; -                   ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_LTC_GPIO      ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ; -                   ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ; -                   ;
; PS2_CLK           ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; PS2_CLK2          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; PS2_DAT           ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
; PS2_DAT2          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                                                                                                                 ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 15 / 32 ( 47 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 45 ( 51 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 57 ( 84 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; TD_VS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; TD_HS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D       ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D       ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C       ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B       ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B       ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B       ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A       ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; FAN_CTRL                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B       ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B       ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A       ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; HEX4[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; HEX5[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HEX5[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HEX5[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; IRDA_RXD                        ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A       ; HEX3[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; HEX2[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; HEX3[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; HEX5[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HEX5[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; HEX3[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; IRDA_TXD                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; HEX3[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; HEX3[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; HEX2[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; HEX2[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; HEX2[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A       ; HEX3[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; HEX3[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; HEX1[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HEX2[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; HEX2[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; HEX0[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; HEX0[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; HEX0[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HEX2[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A       ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; HEX0[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; HEX1[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; HEX1[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B       ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B       ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A       ; HEX0[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; HEX0[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; HEX1[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A       ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A       ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; HEX0[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; HEX1[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; HEX1[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; ADC_CS_N                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A       ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A       ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A       ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; HEX1[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; ADC_SCLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B       ; ADC_DOUT                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; ADC_DIN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A       ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A       ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A       ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A       ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A       ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C       ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B       ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A       ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A       ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A       ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D       ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D       ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B       ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A       ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A       ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A       ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A       ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D       ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D       ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C       ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A       ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A       ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A       ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A       ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D       ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A       ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; TD_RESET_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A       ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A       ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A       ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B       ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B       ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; AUD_XCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A       ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A       ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A       ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D       ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A       ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A       ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A       ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A       ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A       ; TD_CLK27                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B       ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B       ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A       ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; AUD_DACDAT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A       ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A       ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; HEX4[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; HEX5[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A       ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; HEX4[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; HEX4[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; HEX4[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A       ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; HEX4[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; HEX4[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; HEX5[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                      ;                            ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                  ;                            ;
;     -- PLL Type                                                                                                      ; Integer PLL                ;
;     -- PLL Location                                                                                                  ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                       ; none                       ;
;     -- PLL Bandwidth                                                                                                 ; Auto (Low)                 ;
;         -- PLL Bandwidth Range                                                                                       ; 400000 to 300000 Hz        ;
;     -- Reference Clock Frequency                                                                                     ; 100.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                             ; 1430.0 MHz                 ;
;     -- PLL Operation Mode                                                                                            ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                             ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                             ; 111.888111 MHz             ;
;     -- PLL Enable                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                       ; N/A                        ;
;     -- M Counter                                                                                                     ; 143                        ;
;     -- N Counter                                                                                                     ; 10                         ;
;     -- PLL Refclk Select                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                            ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                    ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                       ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                       ; N/A                        ;
;             -- CLKIN(3) source                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                            ;                            ;
;         -- soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER   ;                            ;
;             -- Output Clock Frequency                                                                                ; 143.0 MHz                  ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; Off                        ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                             ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 1                          ;
;         -- soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER   ;                            ;
;             -- Output Clock Frequency                                                                                ; 143.0 MHz                  ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y4_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; Off                        ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 166.500000 degrees         ;
;             -- C Counter                                                                                             ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                 ; 5                          ;
;             -- C Counter PRST                                                                                        ; 5                          ;
;                                                                                                                      ;                            ;
; soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                      ; Integer PLL                ;
;     -- PLL Location                                                                                                  ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                       ; none                       ;
;     -- PLL Bandwidth                                                                                                 ; Auto (Low)                 ;
;         -- PLL Bandwidth Range                                                                                       ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                     ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                             ; 375.0 MHz                  ;
;     -- PLL Operation Mode                                                                                            ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                             ; 40.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                             ; 106.666666 MHz             ;
;     -- PLL Enable                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                       ; N/A                        ;
;     -- M Counter                                                                                                     ; 15                         ;
;     -- N Counter                                                                                                     ; 2                          ;
;     -- PLL Refclk Select                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                            ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                    ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                       ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                       ; N/A                        ;
;             -- CLKIN(3) source                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                            ;                            ;
;         -- soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                ; 125.0 MHz                  ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; On                         ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                             ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 1                          ;
;         -- soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; On                         ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                             ; 15                         ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 1                          ;
;                                                                                                                      ;                            ;
; soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                      ;                            ;
;     -- PLL Type                                                                                                      ; Integer PLL                ;
;     -- PLL Location                                                                                                  ; FRACTIONALPLL_X0_Y32_N0    ;
;     -- PLL Feedback clock type                                                                                       ; none                       ;
;     -- PLL Bandwidth                                                                                                 ; Auto (Low)                 ;
;         -- PLL Bandwidth Range                                                                                       ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                     ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                             ; 377.777777 MHz             ;
;     -- PLL Operation Mode                                                                                            ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                             ; 45.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                             ; 105.882352 MHz             ;
;     -- PLL Enable                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                       ; N/A                        ;
;     -- M Counter                                                                                                     ; 68                         ;
;     -- N Counter                                                                                                     ; 9                          ;
;     -- PLL Refclk Select                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                            ; PLLREFCLKSELECT_X0_Y38_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                    ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                       ; N/A                        ;
;             -- CLKIN(1) source                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                       ; CLOCK_50~input             ;
;             -- CLKIN(3) source                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                            ;                            ;
;         -- soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER       ;                            ;
;             -- Output Clock Frequency                                                                                ; 1.50509 MHz                ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y33_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; On                         ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                             ; 251                        ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 1                          ;
;                                                                                                                      ;                            ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                             ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ghrd_top                                                                                                              ; 6575.5 (0.8)         ; 7531.5 (1.0)                     ; 1186.5 (0.2)                                      ; 230.5 (0.0)                      ; 0.0 (0.0)            ; 9355 (2)            ; 10563 (0)                 ; 295 (295)     ; 2987292           ; 390   ; 4          ; 368  ; 0            ; |ghrd_top                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                             ; 3.0 (3.0)            ; 4.2 (4.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                              ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                            ; 12.3 (12.3)          ; 19.3 (19.3)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                             ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                             ; 1.6 (1.6)            ; 3.0 (3.0)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                              ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                          ; 18.8 (0.0)           ; 18.0 (0.0)                       ; 2.2 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                      ; 18.8 (0.0)           ; 18.0 (0.0)                       ; 2.2 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                              ; 18.8 (0.7)           ; 18.0 (0.7)                       ; 2.2 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                  ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                 ; 18.1 (7.6)           ; 17.4 (9.7)                       ; 2.2 (2.1)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 21 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                         ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                             ; 10.5 (10.5)          ; 7.7 (7.7)                        ; 0.2 (0.2)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                               ; work         ;
;    |pzdyqx:nabboc|                                                                                                     ; 74.1 (0.0)           ; 68.5 (0.0)                       ; 8.6 (0.0)                                         ; 14.2 (0.0)                       ; 0.0 (0.0)            ; 92 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                   ; 74.1 (9.8)           ; 68.5 (8.1)                       ; 8.6 (1.3)                                         ; 14.2 (3.0)                       ; 0.0 (0.0)            ; 92 (12)             ; 73 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                               ; 38.0 (22.3)          ; 33.5 (15.3)                      ; 5.0 (2.1)                                         ; 9.5 (9.1)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                           ; work         ;
;             |LQYT7093:MBPH5020|                                                                                        ; 15.7 (15.7)          ; 18.2 (18.2)                      ; 2.9 (2.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                         ; work         ;
;          |KIFI3548:TPOO7242|                                                                                           ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                       ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                           ; 11.0 (11.0)          ; 10.9 (10.9)                      ; 1.6 (1.6)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                       ; work         ;
;          |PUDL0439:ESUL0435|                                                                                           ; 8.5 (8.5)            ; 9.0 (9.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                  ; 165.7 (0.5)          ; 174.0 (0.5)                      ; 9.8 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 296 (1)             ; 208 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                   ; 165.2 (142.8)        ; 173.5 (147.0)                    ; 9.8 (5.0)                                         ; 1.5 (0.8)                        ; 0.0 (0.0)            ; 295 (249)           ; 208 (172)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                      ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                     ; 15.4 (15.4)          ; 16.7 (16.7)                      ; 2.0 (2.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 29 (29)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                              ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                   ; 7.1 (7.1)            ; 9.8 (9.8)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                            ; work         ;
;    |soc_system:u0|                                                                                                     ; 6299.1 (0.0)         ; 7243.5 (0.0)                     ; 1156.2 (0.0)                                      ; 211.8 (0.0)                      ; 0.0 (0.0)            ; 8921 (0)            ; 10212 (0)                 ; 0 (0)         ; 2987292           ; 390   ; 4          ; 0    ; 0            ; |ghrd_top|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;       |CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|                                                                         ; 90.2 (48.7)          ; 102.2 (57.1)                     ; 12.1 (8.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 180 (99)            ; 89 (28)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |fifo:fifo_cpu1_to_cpu2|                                                                                      ; 20.6 (0.0)           ; 22.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 31 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2                                                                                                                                                                                                                                                                        ; work         ;
;             |scfifo:scfifo_component|                                                                                  ; 20.6 (0.0)           ; 22.5 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 31 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component                                                                                                                                                                                                                                                ; work         ;
;                |scfifo_rjg1:auto_generated|                                                                            ; 20.6 (1.8)           ; 22.5 (2.2)                       ; 1.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (3)              ; 31 (1)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |a_dpfifo_6r91:dpfifo|                                                                               ; 18.8 (11.7)          ; 20.3 (12.1)                      ; 1.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 30 (12)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo                                                                                                                                                                                                ; work         ;
;                      |altsyncram_dke1:FIFOram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram                                                                                                                                                                        ; work         ;
;                      |cntr_f2b:rd_ptr_msb|                                                                             ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                            ; work         ;
;                      |cntr_g2b:wr_ptr|                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                                ; work         ;
;                      |cntr_s27:usedw_counter|                                                                          ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                         ; work         ;
;          |fifo:fifo_cpu2_to_cpu1|                                                                                      ; 20.9 (0.0)           ; 22.7 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1                                                                                                                                                                                                                                                                        ; work         ;
;             |scfifo:scfifo_component|                                                                                  ; 20.9 (0.0)           ; 22.7 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component                                                                                                                                                                                                                                                ; work         ;
;                |scfifo_rjg1:auto_generated|                                                                            ; 20.9 (1.5)           ; 22.7 (1.5)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (2)              ; 30 (1)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |a_dpfifo_6r91:dpfifo|                                                                               ; 19.4 (12.8)          ; 21.2 (13.3)                      ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 29 (12)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo                                                                                                                                                                                                ; work         ;
;                      |altsyncram_dke1:FIFOram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram                                                                                                                                                                        ; work         ;
;                      |cntr_f2b:rd_ptr_msb|                                                                             ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                            ; work         ;
;                      |cntr_g2b:wr_ptr|                                                                                 ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                                ; work         ;
;                      |cntr_s27:usedw_counter|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                         ; work         ;
;       |CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|                                                                         ; 93.6 (52.1)          ; 101.7 (56.4)                     ; 8.4 (4.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 180 (99)            ; 82 (28)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |fifo:fifo_cpu1_to_cpu2|                                                                                      ; 20.5 (0.0)           ; 22.7 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2                                                                                                                                                                                                                                                                        ; work         ;
;             |scfifo:scfifo_component|                                                                                  ; 20.5 (0.0)           ; 22.7 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component                                                                                                                                                                                                                                                ; work         ;
;                |scfifo_rjg1:auto_generated|                                                                            ; 20.5 (1.8)           ; 22.7 (2.2)                       ; 2.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (3)              ; 27 (1)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |a_dpfifo_6r91:dpfifo|                                                                               ; 18.7 (11.8)          ; 20.5 (12.7)                      ; 1.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 26 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo                                                                                                                                                                                                ; work         ;
;                      |altsyncram_dke1:FIFOram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram                                                                                                                                                                        ; work         ;
;                      |cntr_f2b:rd_ptr_msb|                                                                             ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                            ; work         ;
;                      |cntr_g2b:wr_ptr|                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                                ; work         ;
;                      |cntr_s27:usedw_counter|                                                                          ; 2.1 (2.1)            ; 2.5 (2.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                         ; work         ;
;          |fifo:fifo_cpu2_to_cpu1|                                                                                      ; 21.0 (0.0)           ; 22.7 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1                                                                                                                                                                                                                                                                        ; work         ;
;             |scfifo:scfifo_component|                                                                                  ; 21.0 (0.0)           ; 22.7 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component                                                                                                                                                                                                                                                ; work         ;
;                |scfifo_rjg1:auto_generated|                                                                            ; 21.0 (1.5)           ; 22.7 (1.5)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (2)              ; 27 (1)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated                                                                                                                                                                                                                     ; work         ;
;                   |a_dpfifo_6r91:dpfifo|                                                                               ; 19.5 (12.8)          ; 21.2 (13.2)                      ; 1.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 26 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo                                                                                                                                                                                                ; work         ;
;                      |altsyncram_dke1:FIFOram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram                                                                                                                                                                        ; work         ;
;                      |cntr_f2b:rd_ptr_msb|                                                                             ; 1.9 (1.9)            ; 2.5 (2.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                            ; work         ;
;                      |cntr_g2b:wr_ptr|                                                                                 ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                                ; work         ;
;                      |cntr_s27:usedw_counter|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                         ; work         ;
;       |CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|                                                                        ; 90.7 (48.8)          ; 103.9 (55.4)                     ; 13.8 (7.2)                                        ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 176 (94)            ; 83 (27)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |fifo:fifo_cpu1_to_cpu2|                                                                                      ; 20.5 (0.0)           ; 24.7 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2                                                                                                                                                                                                                                                                       ; work         ;
;             |scfifo:scfifo_component|                                                                                  ; 20.5 (0.0)           ; 24.7 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component                                                                                                                                                                                                                                               ; work         ;
;                |scfifo_rjg1:auto_generated|                                                                            ; 20.5 (1.0)           ; 24.7 (2.0)                       ; 4.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (3)              ; 30 (2)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated                                                                                                                                                                                                                    ; work         ;
;                   |a_dpfifo_6r91:dpfifo|                                                                               ; 19.5 (12.4)          ; 22.7 (14.3)                      ; 3.2 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 28 (12)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo                                                                                                                                                                                               ; work         ;
;                      |altsyncram_dke1:FIFOram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram                                                                                                                                                                       ; work         ;
;                      |cntr_f2b:rd_ptr_msb|                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                           ; work         ;
;                      |cntr_g2b:wr_ptr|                                                                                 ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                               ; work         ;
;                      |cntr_s27:usedw_counter|                                                                          ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                        ; work         ;
;          |fifo:fifo_cpu2_to_cpu1|                                                                                      ; 21.4 (0.0)           ; 23.8 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 26 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1                                                                                                                                                                                                                                                                       ; work         ;
;             |scfifo:scfifo_component|                                                                                  ; 21.4 (0.0)           ; 23.8 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 26 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component                                                                                                                                                                                                                                               ; work         ;
;                |scfifo_rjg1:auto_generated|                                                                            ; 21.4 (1.3)           ; 23.8 (1.3)                       ; 2.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (3)              ; 26 (1)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated                                                                                                                                                                                                                    ; work         ;
;                   |a_dpfifo_6r91:dpfifo|                                                                               ; 20.1 (12.8)          ; 22.5 (14.0)                      ; 2.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 25 (11)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo                                                                                                                                                                                               ; work         ;
;                      |altsyncram_dke1:FIFOram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram                                                                                                                                                                       ; work         ;
;                      |cntr_f2b:rd_ptr_msb|                                                                             ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                           ; work         ;
;                      |cntr_g2b:wr_ptr|                                                                                 ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                               ; work         ;
;                      |cntr_s27:usedw_counter|                                                                          ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                        ; work         ;
;       |altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|                                              ; 26.7 (3.8)           ; 36.7 (4.4)                       ; 10.2 (0.6)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 44 (8)              ; 64 (5)                    ; 0 (0)         ; 220               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                              ; 11.2 (8.5)           ; 17.0 (12.5)                      ; 6.1 (4.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 18 (18)             ; 29 (17)                   ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                           ; 1.8 (0.0)            ; 1.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                      ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                    ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                          ; 0.9 (0.0)            ; 2.6 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                   ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                ; work         ;
;                |altsyncram_u2j1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                 ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                              ; 11.7 (8.7)           ; 15.2 (11.6)                      ; 3.5 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 30 (18)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                           ; 1.1 (0.0)            ; 1.6 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                      ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                    ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                          ; 1.9 (0.0)            ; 2.1 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                   ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                ; work         ;
;                |altsyncram_t2j1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated                                                                                                                                                                                 ; work         ;
;       |altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|                                              ; 26.4 (3.9)           ; 39.7 (4.3)                       ; 13.3 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (8)              ; 65 (5)                    ; 0 (0)         ; 184               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                              ; 11.2 (8.6)           ; 18.0 (13.5)                      ; 6.8 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 28 (16)                   ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                           ; 2.0 (0.0)            ; 2.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                      ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                    ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                          ; 0.7 (0.0)            ; 2.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                   ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                ; work         ;
;                |altsyncram_u2j1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                 ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                              ; 11.3 (7.6)           ; 17.5 (13.1)                      ; 6.2 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 32 (20)                   ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                           ; 1.9 (0.0)            ; 2.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                      ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                    ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                          ; 1.8 (0.0)            ; 2.4 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                   ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                ; work         ;
;                |altsyncram_s2j1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 92                ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated                                                                                                                                                                                 ; work         ;
;       |altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|                                              ; 43.5 (13.0)          ; 53.6 (13.7)                      ; 10.2 (0.7)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 73 (22)             ; 83 (7)                    ; 0 (0)         ; 776               ; 3     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                              ; 8.0 (6.0)            ; 13.6 (9.9)                       ; 5.6 (3.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 15 (15)             ; 28 (16)                   ; 0 (0)         ; 264               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                           ; 0.8 (0.0)            ; 2.2 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                      ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                    ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                          ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.4 (0.4)            ; 0.6 (0.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                   ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 264               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                ; work         ;
;                |altsyncram_a3j1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 264               ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated                                                                                                                                                                                 ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                              ; 22.4 (16.8)          ; 26.2 (19.8)                      ; 3.8 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 48 (28)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                           ; 2.7 (0.0)            ; 3.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                      ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[3].u|                                                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                                    ; work         ;
;                |altera_std_synchronizer:sync[4].u|                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                                    ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                          ; 2.9 (0.0)            ; 2.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer:sync[0].u|                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[3].u|                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                                   ; work         ;
;                |altera_std_synchronizer:sync[4].u|                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                                   ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                ; work         ;
;                |altsyncram_66j1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                                                                                                 ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                      ; 0.4 (0.0)            ; 1.5 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 0.4 (0.0)            ; 1.5 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                        ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                      ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                  ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                    ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                  ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                  ; 0.9 (0.0)            ; 1.5 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 0.9 (0.0)            ; 1.5 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                    ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                  ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                                  ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                    ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                  ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_004|                                                                  ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_004                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                    ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                  ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_005|                                                                  ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_005                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_std_synchronizer_bundle:sync|                                                                         ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                    ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                        ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                  ; work         ;
;       |altera_reset_controller:rst_controller|                                                                         ; 5.5 (3.5)            ; 8.0 (4.5)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                              ; 1.1 (1.1)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0.9 (0.9)            ; 1.7 (1.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                     ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                                                     ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                     ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_004|                                                                     ; 1.1 (0.0)            ; 1.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; soc_system   ;
;       |altera_reset_controller:rst_controller_005|                                                                     ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_005                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; soc_system   ;
;       |intr_capturer:intr_capturer_0|                                                                                  ; 1.1 (1.1)            ; 2.0 (2.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;       |oc_i2c_master:i2c_cpu_s0|                                                                                       ; 107.9 (35.5)         ; 118.0 (40.8)                     ; 10.1 (5.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (46)            ; 139 (56)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s0                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |i2c_master_byte_ctrl:byte_controller|                                                                        ; 72.4 (26.8)          ; 77.3 (26.9)                      ; 4.9 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (37)            ; 83 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |i2c_master_bit_ctrl:bit_controller|                                                                       ; 45.6 (45.6)          ; 50.3 (50.3)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                     ; soc_system   ;
;       |oc_i2c_master:i2c_cpu_s1|                                                                                       ; 105.4 (37.8)         ; 117.9 (41.6)                     ; 14.9 (5.3)                                        ; 2.4 (1.5)                        ; 0.0 (0.0)            ; 160 (48)            ; 135 (54)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s1                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |i2c_master_byte_ctrl:byte_controller|                                                                        ; 67.6 (24.8)          ; 76.3 (28.1)                      ; 9.6 (4.0)                                         ; 0.9 (0.7)                        ; 0.0 (0.0)            ; 112 (34)            ; 81 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |i2c_master_bit_ctrl:bit_controller|                                                                       ; 42.8 (42.8)          ; 48.2 (48.2)                      ; 5.6 (5.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 78 (78)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                     ; soc_system   ;
;       |pwm:pwm_cpu_s0_1|                                                                                               ; 18.9 (18.9)          ; 24.7 (24.7)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|pwm:pwm_cpu_s0_1                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |pwm:pwm_cpu_s0_2|                                                                                               ; 9.4 (9.4)            ; 12.0 (12.0)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|pwm:pwm_cpu_s0_2                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |pwm:pwm_cpu_s0_3|                                                                                               ; 9.4 (9.4)            ; 12.0 (12.0)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|pwm:pwm_cpu_s0_3                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |pwm:pwm_cpu_s0_4|                                                                                               ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|pwm:pwm_cpu_s0_4                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |pwm:pwm_cpu_s0_5|                                                                                               ; 10.7 (10.7)          ; 12.5 (12.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|pwm:pwm_cpu_s0_5                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |pwm:pwm_cpu_s0_6|                                                                                               ; 11.6 (11.6)          ; 12.3 (12.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|pwm:pwm_cpu_s0_6                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |pwm:pwm_cpu_s0_7|                                                                                               ; 10.0 (10.0)          ; 11.8 (11.8)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|pwm:pwm_cpu_s0_7                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |pwm:pwm_cpu_s0_8|                                                                                               ; 13.0 (13.0)          ; 12.8 (12.8)                      ; 0.5 (0.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 24 (24)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|pwm:pwm_cpu_s0_8                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |soc_system_cpu_s0:cpu_s0|                                                                                       ; 926.7 (772.5)        ; 1029.8 (865.2)                   ; 176.2 (151.4)                                     ; 73.0 (58.8)                      ; 0.0 (0.0)            ; 1216 (1028)         ; 1503 (1227)               ; 0 (0)         ; 46592             ; 9     ; 2          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_5dn1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated                                                                                                                                                                                                 ; work         ;
;          |soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data                                                                                                                                                                                                                                                  ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                         ; work         ;
;          |soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_gpn1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag|altsyncram:the_altsyncram|altsyncram_gpn1:auto_generated                                                                                                                                                                                           ; work         ;
;          |soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                          ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                             ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                    ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                          ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                             ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                    ; work         ;
;          |soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|                                                 ; 150.2 (28.6)         ; 160.7 (32.2)                     ; 24.7 (3.8)                                        ; 14.3 (0.2)                       ; 0.0 (0.0)            ; 172 (8)             ; 276 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci                                                                                                                                                                                                                                                 ; soc_system   ;
;             |soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|              ; 56.8 (0.0)           ; 59.8 (0.0)                       ; 15.4 (0.0)                                        ; 12.4 (0.0)                       ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper                                                                                                                                                     ; soc_system   ;
;                |sld_virtual_jtag_basic:soc_system_cpu_s0_jtag_debug_module_phy|                                        ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_cpu_s0_jtag_debug_module_phy                                                                                      ; work         ;
;                |soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|             ; 13.7 (13.2)          ; 23.8 (22.5)                      ; 10.1 (9.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk                                                           ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                               ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                               ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4      ; work         ;
;                |soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|                   ; 42.0 (41.7)          ; 34.3 (33.1)                      ; 4.8 (3.8)                                         ; 12.4 (12.4)                      ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck                                                                 ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                               ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                               ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2            ; work         ;
;             |soc_system_cpu_s0_nios2_avalon_reg:the_soc_system_cpu_s0_nios2_avalon_reg|                                ; 6.3 (6.3)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_avalon_reg:the_soc_system_cpu_s0_nios2_avalon_reg                                                                                                                                                                       ; soc_system   ;
;             |soc_system_cpu_s0_nios2_oci_break:the_soc_system_cpu_s0_nios2_oci_break|                                  ; 12.7 (12.7)          ; 14.5 (14.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_oci_break:the_soc_system_cpu_s0_nios2_oci_break                                                                                                                                                                         ; soc_system   ;
;             |soc_system_cpu_s0_nios2_oci_debug:the_soc_system_cpu_s0_nios2_oci_debug|                                  ; 4.2 (3.8)            ; 4.9 (4.2)                        ; 0.7 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_oci_debug:the_soc_system_cpu_s0_nios2_oci_debug                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_oci_debug:the_soc_system_cpu_s0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                     ; work         ;
;             |soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|                                        ; 41.5 (41.5)          ; 43.1 (43.1)                      ; 3.1 (3.1)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 79 (79)             ; 52 (52)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem                                                                                                                                                                               ; soc_system   ;
;                |soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram                                                                                                        ; soc_system   ;
;                   |altsyncram:the_altsyncram|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram|altsyncram:the_altsyncram                                                                              ; work         ;
;                      |altsyncram_f5f1:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f5f1:auto_generated                                               ; work         ;
;          |soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a                                                                                                                                                                                                                                  ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                        ; work         ;
;                |altsyncram_5rm1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a|altsyncram:the_altsyncram|altsyncram_5rm1:auto_generated                                                                                                                                                                         ; work         ;
;          |soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b                                                                                                                                                                                                                                  ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                        ; work         ;
;                |altsyncram_6rm1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b|altsyncram:the_altsyncram|altsyncram_6rm1:auto_generated                                                                                                                                                                         ; work         ;
;       |soc_system_cpu_s1:cpu_s1|                                                                                       ; 939.6 (783.4)        ; 1066.4 (900.7)                   ; 180.7 (161.7)                                     ; 53.9 (44.4)                      ; 0.0 (0.0)            ; 1242 (1052)         ; 1507 (1227)               ; 0 (0)         ; 46592             ; 9     ; 2          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_6dn1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated                                                                                                                                                                                                 ; work         ;
;          |soc_system_cpu_s1_ic_data_module:soc_system_cpu_s1_ic_data|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_ic_data_module:soc_system_cpu_s1_ic_data                                                                                                                                                                                                                                                  ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_ic_data_module:soc_system_cpu_s1_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_ic_data_module:soc_system_cpu_s1_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                         ; work         ;
;          |soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_hpn1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag|altsyncram:the_altsyncram|altsyncram_hpn1:auto_generated                                                                                                                                                                                           ; work         ;
;          |soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                          ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                             ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                    ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                          ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                             ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                    ; work         ;
;          |soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|                                                 ; 152.2 (28.7)         ; 161.7 (32.1)                     ; 19.0 (3.4)                                        ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 174 (10)            ; 280 (83)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci                                                                                                                                                                                                                                                 ; soc_system   ;
;             |soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|              ; 51.0 (0.0)           ; 54.6 (0.0)                       ; 11.5 (0.0)                                        ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper                                                                                                                                                     ; soc_system   ;
;                |sld_virtual_jtag_basic:soc_system_cpu_s1_jtag_debug_module_phy|                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_cpu_s1_jtag_debug_module_phy                                                                                      ; work         ;
;                |soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|             ; 14.4 (13.8)          ; 21.2 (19.8)                      ; 6.8 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk                                                           ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                               ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                               ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4      ; work         ;
;                |soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|                   ; 35.0 (34.7)          ; 31.9 (30.9)                      ; 4.9 (4.2)                                         ; 8.0 (8.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck                                                                 ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                               ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                               ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2            ; work         ;
;             |soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg|                                ; 7.1 (7.1)            ; 7.7 (7.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg                                                                                                                                                                       ; soc_system   ;
;             |soc_system_cpu_s1_nios2_oci_break:the_soc_system_cpu_s1_nios2_oci_break|                                  ; 10.3 (10.3)          ; 11.9 (11.9)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_break:the_soc_system_cpu_s1_nios2_oci_break                                                                                                                                                                         ; soc_system   ;
;             |soc_system_cpu_s1_nios2_oci_debug:the_soc_system_cpu_s1_nios2_oci_debug|                                  ; 4.0 (3.6)            ; 5.0 (4.2)                        ; 1.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_debug:the_soc_system_cpu_s1_nios2_oci_debug                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_debug:the_soc_system_cpu_s1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                     ; work         ;
;             |soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|                                        ; 51.0 (51.0)          ; 50.4 (50.4)                      ; 0.9 (0.9)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 79 (79)             ; 52 (52)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem                                                                                                                                                                               ; soc_system   ;
;                |soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram                                                                                                        ; soc_system   ;
;                   |altsyncram:the_altsyncram|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram|altsyncram:the_altsyncram                                                                              ; work         ;
;                      |altsyncram_g5f1:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_g5f1:auto_generated                                               ; work         ;
;          |soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a                                                                                                                                                                                                                                  ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                        ; work         ;
;                |altsyncram_7rm1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a|altsyncram:the_altsyncram|altsyncram_7rm1:auto_generated                                                                                                                                                                         ; work         ;
;          |soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b                                                                                                                                                                                                                                  ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                        ; work         ;
;                |altsyncram_8rm1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b|altsyncram:the_altsyncram|altsyncram_8rm1:auto_generated                                                                                                                                                                         ; work         ;
;       |soc_system_hps_0:hps_0|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; soc_system   ;
;       |soc_system_hps_only_master:fpga_only_master|                                                                    ; 345.3 (0.0)          ; 386.4 (0.0)                      ; 43.4 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 562 (0)             ; 442 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                   ; 108.8 (0.0)          ; 114.3 (0.0)                      ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 190 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                ; soc_system   ;
;             |packets_to_master:p2m|                                                                                    ; 108.8 (108.8)        ; 114.3 (114.3)                    ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 190 (190)           ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                  ; 13.6 (13.6)          ; 15.5 (15.5)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                           ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                       ; 6.9 (6.9)            ; 9.6 (9.6)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                            ; 202.9 (0.0)          ; 232.4 (0.0)                      ; 31.9 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 306 (0)             ; 282 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                        ; 202.9 (0.0)          ; 232.4 (0.0)                      ; 31.9 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 306 (0)             ; 282 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                       ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                           ; 16.4 (6.1)           ; 20.8 (8.1)                       ; 4.9 (2.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 49 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                           ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                        ; 7.6 (7.6)            ; 9.1 (9.1)                        ; 2.0 (2.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 11 (11)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                               ; soc_system   ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                     ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                            ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                     ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                            ; work         ;
;                |altera_jtag_src_crosser:source_crosser|                                                                ; 6.0 (2.8)            ; 10.4 (6.3)                       ; 4.4 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                         ; 3.2 (0.5)            ; 4.2 (0.6)                        ; 0.9 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                     ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                            ; 2.7 (2.7)            ; 3.6 (3.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                  ; 179.6 (170.7)        ; 200.0 (186.4)                    ; 22.2 (17.5)                                       ; 1.9 (1.8)                        ; 0.0 (0.0)            ; 289 (275)           ; 203 (184)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                  ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                       ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                     ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                         ; 1.9 (1.9)            ; 2.1 (2.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                       ; soc_system   ;
;                   |altera_jtag_sld_node:node|                                                                          ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                        ; soc_system   ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                      ; work         ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                           ; 1.8 (1.8)            ; 3.7 (3.7)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                         ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                  ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                        ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                               ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                             ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                  ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                  ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                       ; 12.1 (12.1)          ; 13.1 (13.1)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                      ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_hps_only_master:hps_only_master|                                                                     ; 361.7 (0.0)          ; 419.2 (0.0)                      ; 64.1 (0.0)                                        ; 6.6 (0.0)                        ; 0.0 (0.0)            ; 580 (0)             ; 495 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                   ; 122.9 (0.0)          ; 143.8 (0.0)                      ; 21.4 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 207 (0)             ; 167 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                 ; soc_system   ;
;             |packets_to_master:p2m|                                                                                    ; 122.9 (122.9)        ; 143.8 (143.8)                    ; 21.4 (21.4)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 207 (207)           ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                  ; 12.6 (12.6)          ; 14.2 (14.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                            ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                       ; 8.0 (8.0)            ; 11.3 (11.3)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                            ; 203.9 (0.0)          ; 233.1 (0.0)                      ; 35.3 (0.0)                                        ; 6.1 (0.0)                        ; 0.0 (0.0)            ; 307 (0)             ; 279 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                        ; 203.9 (0.0)          ; 233.1 (0.0)                      ; 35.3 (0.0)                                        ; 6.1 (0.0)                        ; 0.0 (0.0)            ; 307 (0)             ; 279 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                        ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                           ; 15.4 (6.1)           ; 21.6 (8.8)                       ; 6.2 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 48 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                            ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                        ; 6.4 (6.4)            ; 9.9 (9.9)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                ; soc_system   ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                     ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                             ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                     ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                             ; work         ;
;                |altera_jtag_src_crosser:source_crosser|                                                                ; 7.0 (3.8)            ; 11.0 (7.9)                       ; 4.0 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                 ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                         ; 3.1 (0.5)            ; 3.1 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                      ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                            ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                 ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                  ; 180.9 (172.1)        ; 199.0 (184.8)                    ; 24.2 (18.8)                                       ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 290 (276)           ; 201 (182)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                   ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                       ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                      ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                         ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                        ; soc_system   ;
;                   |altera_jtag_sld_node:node|                                                                          ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                         ; soc_system   ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                               ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                       ; work         ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                           ; 1.8 (1.8)            ; 4.0 (4.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                          ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                  ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                 ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                          ; 0.4 (0.4)            ; 0.9 (0.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                         ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                               ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                              ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                  ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                   ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                       ; 13.0 (13.0)          ; 15.2 (15.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                      ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; soc_system   ;
;       |soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|                                                                   ; 64.7 (16.2)          ; 76.6 (18.2)                      ; 12.3 (2.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 119 (35)            ; 109 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|                                             ; 27.5 (27.5)          ; 32.5 (32.5)                      ; 5.4 (5.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 36 (36)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic                                                                                                                                                                                                                         ; work         ;
;          |soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|                               ; 10.3 (0.0)           ; 13.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r                                                                                                                                                                                                           ; soc_system   ;
;             |scfifo:rfifo|                                                                                             ; 10.3 (0.0)           ; 13.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo                                                                                                                                                                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                            ; 10.3 (0.0)           ; 13.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                               ; 10.3 (0.0)           ; 13.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                         ; 5.7 (3.3)            ; 7.0 (4.0)                        ; 1.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                         ; 2.4 (2.4)            ; 3.0 (3.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                           ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                 ; 2.1 (2.1)            ; 3.0 (3.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                              ; work         ;
;                      |dpram_7s81:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                           ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                               ; work         ;
;          |soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|                               ; 10.7 (0.0)           ; 13.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w                                                                                                                                                                                                           ; soc_system   ;
;             |scfifo:wfifo|                                                                                             ; 10.7 (0.0)           ; 13.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo                                                                                                                                                                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                            ; 10.7 (0.0)           ; 13.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                               ; 10.7 (0.0)           ; 13.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                         ; 5.3 (2.7)            ; 7.0 (4.0)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                         ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                           ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                 ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                              ; work         ;
;                      |dpram_7s81:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                           ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                               ; work         ;
;       |soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|                                                                   ; 63.9 (15.2)          ; 75.7 (18.5)                      ; 12.3 (3.4)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 118 (35)            ; 108 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|                                             ; 26.8 (26.8)          ; 30.5 (30.5)                      ; 4.2 (4.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 35 (35)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic                                                                                                                                                                                                                         ; work         ;
;          |soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|                               ; 10.7 (0.0)           ; 14.0 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r                                                                                                                                                                                                           ; soc_system   ;
;             |scfifo:rfifo|                                                                                             ; 10.7 (0.0)           ; 14.0 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo                                                                                                                                                                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                            ; 10.7 (0.0)           ; 14.0 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                               ; 10.7 (0.0)           ; 14.0 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                         ; 6.0 (3.2)            ; 8.0 (5.0)                        ; 2.0 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                         ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                           ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                              ; work         ;
;                      |dpram_7s81:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                           ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                               ; work         ;
;          |soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|                               ; 11.2 (0.0)           ; 12.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w                                                                                                                                                                                                           ; soc_system   ;
;             |scfifo:wfifo|                                                                                             ; 11.2 (0.0)           ; 12.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo                                                                                                                                                                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                            ; 11.2 (0.0)           ; 12.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                               ; 11.2 (0.0)           ; 12.7 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                         ; 5.8 (2.9)            ; 6.7 (3.7)                        ; 0.9 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                         ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                           ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                              ; work         ;
;                      |dpram_7s81:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                           ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                               ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                 ; 498.7 (0.0)          ; 558.3 (0.0)                      ; 81.1 (0.0)                                        ; 21.5 (0.0)                       ; 0.0 (0.0)            ; 346 (0)             ; 1101 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                            ; 37.6 (0.0)           ; 65.5 (0.0)                       ; 27.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 37.6 (36.8)          ; 65.5 (64.4)                      ; 27.9 (27.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 150 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.2 (0.2)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                              ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                        ; 27.1 (0.0)           ; 38.5 (0.0)                       ; 12.0 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 27.1 (26.4)          ; 38.5 (37.4)                      ; 12.0 (11.6)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 8 (8)               ; 84 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                        ; 25.5 (0.0)           ; 29.3 (0.0)                       ; 5.1 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 25.5 (24.8)          ; 29.3 (28.2)                      ; 5.1 (4.7)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                        ; 21.5 (0.0)           ; 27.3 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 21.5 (20.7)          ; 27.3 (26.3)                      ; 5.9 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.6 (0.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                        ; 333.5 (3.3)          ; 342.3 (4.4)                      ; 27.6 (1.1)                                        ; 18.8 (0.0)                       ; 0.0 (0.0)            ; 126 (7)             ; 693 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                      ; 42.3 (42.3)          ; 47.7 (47.7)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                     ; 287.6 (287.6)        ; 289.9 (289.9)                    ; 21.1 (21.1)                                       ; 18.8 (18.8)                      ; 0.0 (0.0)            ; 92 (92)             ; 601 (601)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_master_agent:hps_only_master_master_translator_avalon_universal_master_0_agent|                ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hps_only_master_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 6.2 (6.2)            ; 8.2 (8.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_width_adapter:width_adapter|                                                                   ; 18.0 (18.0)          ; 18.2 (18.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                               ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_width_adapter:width_adapter_002|                                                               ; 9.8 (9.8)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_width_adapter:width_adapter_003|                                                               ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003                                                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                 ; 24.9 (0.0)           ; 26.9 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_master_agent:fpga_only_master_master_translator_avalon_universal_master_0_agent|               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|                                    ; 3.8 (3.8)            ; 4.1 (4.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                          ; 8.4 (8.4)            ; 8.8 (8.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_addr_router:addr_router|                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_addr_router:addr_router                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                 ; 501.2 (0.0)          ; 524.1 (0.0)                      ; 35.8 (0.0)                                        ; 12.9 (0.0)                       ; 0.0 (0.0)            ; 721 (0)             ; 671 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 8.2 (8.2)            ; 9.9 (9.9)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 2.4 (2.4)            ; 2.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_bridge_cpus0_cpus1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 2.5 (2.5)            ; 2.9 (2.9)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_bridge_cpus0_cpus1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 14.7 (14.7)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 27 (27)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 129.2 (129.2)        ; 123.1 (123.1)                    ; 2.7 (2.7)                                         ; 8.8 (8.8)                        ; 0.0 (0.0)            ; 34 (34)             ; 232 (232)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                                   ; 56.8 (0.0)           ; 59.3 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (0)              ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 56.8 (56.8)          ; 59.3 (59.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (87)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_burst_adapter:burst_adapter_001|                                                               ; 120.1 (0.0)          ; 127.9 (0.0)                      ; 8.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 131 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 120.1 (109.7)        ; 127.9 (118.1)                    ; 8.2 (8.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 198 (180)           ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                ; soc_system   ;
;                |altera_merlin_burst_adapter_min:the_min|                                                               ; 9.8 (7.7)            ; 9.8 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min                                                                                                                        ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                          ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                               ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                          ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract                               ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                          ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                               ; soc_system   ;
;          |altera_merlin_master_agent:cpu_s0_data_master_translator_avalon_universal_master_0_agent|                    ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:cpu_s0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_master_agent:cpu_s0_instruction_master_translator_avalon_universal_master_0_agent|             ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:cpu_s0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_master_translator:cpu_s0_data_master_translator|                                               ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_data_master_translator                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_master_translator:cpu_s0_instruction_master_translator|                                        ; 16.2 (16.2)          ; 18.8 (18.8)                      ; 3.1 (3.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 22 (22)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                ; 7.3 (0.3)            ; 8.2 (0.3)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 7.0 (7.0)            ; 7.9 (7.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                            ; soc_system   ;
;          |altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s0_translator_avalon_universal_slave_0_agent|               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_agent:fifo_bridge_cpus0_cpus1_s0_translator_avalon_universal_slave_0_agent|              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:fifo_bridge_cpus0_cpus1_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_slave_agent:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent|           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent|           ; 13.5 (3.0)           ; 13.5 (3.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                     ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                       ; soc_system   ;
;          |altera_merlin_slave_translator:cpu_s0_jtag_debug_module_translator|                                          ; 9.9 (9.9)            ; 13.8 (13.8)                      ; 4.0 (4.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:cpu_s0_jtag_debug_module_translator                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator|                                         ; 10.6 (10.6)          ; 11.2 (11.2)                      ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s0_translator|                                        ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s0_translator                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_2_addr_router:addr_router|                                                        ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_addr_router:addr_router                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_2_addr_router_001:addr_router_001|                                                ; 2.8 (2.8)            ; 4.4 (4.4)                        ; 1.9 (1.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_addr_router_001:addr_router_001                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 4.6 (4.6)            ; 5.7 (5.7)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 16.0 (13.8)          ; 17.9 (15.9)                      ; 1.9 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (45)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux_001|                                                  ; 16.0 (13.7)          ; 16.9 (14.1)                      ; 0.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (44)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux|                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux_001|                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 8.4 (8.4)            ; 8.8 (8.8)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 28.4 (28.4)          ; 31.7 (31.7)                      ; 4.3 (4.3)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 97 (97)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_mm_interconnect_3:mm_interconnect_3|                                                                 ; 601.1 (0.0)          ; 754.5 (0.0)                      ; 154.9 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 843 (0)             ; 1349 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|        ; 38.1 (38.1)          ; 41.8 (41.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 18.6 (18.6)          ; 25.1 (25.1)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|        ; 38.9 (38.9)          ; 43.7 (43.7)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 18.5 (18.5)          ; 23.6 (23.6)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                            ; 42.5 (0.0)           ; 61.8 (0.0)                       ; 19.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 42.5 (41.9)          ; 61.8 (60.7)                      ; 19.4 (18.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 156 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                              ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                        ; 38.6 (0.0)           ; 57.8 (0.0)                       ; 19.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 38.6 (38.1)          ; 57.8 (56.5)                      ; 19.2 (18.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 156 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                        ; 24.5 (0.0)           ; 36.4 (0.0)                       ; 11.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 24.5 (23.8)          ; 36.4 (35.0)                      ; 11.9 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 94 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                        ; 26.3 (0.0)           ; 37.6 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 26.3 (25.4)          ; 37.6 (36.3)                      ; 11.3 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 94 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                        ; 8.3 (0.0)            ; 13.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 8.3 (7.5)            ; 13.5 (12.5)                      ; 5.5 (5.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                        ; 24.7 (0.0)           ; 35.9 (0.0)                       ; 11.4 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 24.7 (23.7)          ; 35.9 (34.6)                      ; 11.4 (11.1)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                        ; 7.5 (0.0)            ; 13.9 (0.0)                       ; 6.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 7.5 (6.8)            ; 13.9 (12.4)                      ; 6.5 (5.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                        ; 21.3 (0.0)           ; 28.7 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 21.3 (20.5)          ; 28.7 (27.3)                      ; 7.3 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                   ; 52.8 (29.6)          ; 53.8 (32.3)                      ; 1.9 (2.6)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 113 (69)            ; 18 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                    ; 22.5 (22.5)          ; 21.5 (21.5)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                                   ; 60.5 (0.0)           ; 71.6 (0.0)                       ; 11.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 60.5 (60.3)          ; 71.6 (71.4)                      ; 11.1 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (103)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                              ; soc_system   ;
;          |altera_merlin_burst_adapter:burst_adapter_001|                                                               ; 61.5 (0.0)           ; 71.7 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 61.5 (61.3)          ; 71.7 (71.3)                      ; 10.2 (10.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (103)           ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent|               ; 13.4 (1.8)           ; 14.0 (1.8)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (4)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 11.5 (11.5)          ; 12.2 (12.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent|               ; 13.4 (1.5)           ; 13.5 (1.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (4)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 11.8 (11.8)          ; 12.0 (12.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator|                                         ; 9.7 (9.7)            ; 11.9 (11.9)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s1_translator|                                         ; 10.0 (10.0)          ; 12.3 (12.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s1_translator                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 6.5 (6.5)            ; 8.1 (8.1)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                                   ; 6.2 (6.2)            ; 7.0 (7.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_3_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 20.3 (18.3)          ; 21.8 (19.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (64)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001|                                                  ; 20.1 (18.1)          ; 22.2 (20.2)                      ; 2.0 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (64)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_3_id_router:id_router|                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_id_router:id_router                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_3_id_router:id_router_001|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_id_router:id_router_001                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_3_rsp_xbar_demux:rsp_xbar_demux|                                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_3_rsp_xbar_demux:rsp_xbar_demux_001|                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_mm_interconnect_3_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 3.8 (3.8)            ; 9.3 (9.3)                        ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_3_rsp_xbar_mux:rsp_xbar_mux_001|                                                  ; 12.3 (12.3)          ; 14.3 (14.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                            ; soc_system   ;
;       |soc_system_mm_interconnect_4:mm_interconnect_4|                                                                 ; 160.4 (0.0)          ; 176.0 (0.0)                      ; 28.8 (0.0)                                        ; 13.2 (0.0)                       ; 0.0 (0.0)            ; 342 (0)             ; 172 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 2.4 (2.4)            ; 3.1 (3.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_bridge_cpus0_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 2.1 (2.1)            ; 2.5 (2.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:fifo_bridge_cpus0_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_sram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 3.4 (3.4)            ; 4.7 (4.7)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:onchip_sram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 18.9 (18.9)          ; 15.3 (15.3)                      ; 0.4 (0.4)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_master_agent:cpu_s1_data_master_translator_avalon_universal_master_0_agent|                    ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_master_agent:cpu_s1_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_master_agent:cpu_s1_instruction_master_translator_avalon_universal_master_0_agent|             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_master_agent:cpu_s1_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_master_translator:cpu_s1_data_master_translator|                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_master_translator:cpu_s1_data_master_translator                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_agent:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent|                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s0_translator_avalon_universal_slave_0_agent|               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_agent:fifo_bridge_cpus0_cpus1_s1_translator_avalon_universal_slave_0_agent|              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:fifo_bridge_cpus0_cpus1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_sram_s1_translator_avalon_universal_slave_0_agent|                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:onchip_sram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_slave_agent:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent|           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator|                                          ; 9.3 (9.3)            ; 15.5 (15.5)                      ; 7.5 (7.5)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:cpu_s1_jtag_debug_module_translator                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s0_translator|                                         ; 10.9 (10.9)          ; 11.8 (11.8)                      ; 2.2 (2.2)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s0_translator                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator|                                        ; 10.1 (10.1)          ; 11.5 (11.5)                      ; 3.2 (3.2)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_sram_s1_translator|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:onchip_sram_s1_translator                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 3.1 (3.1)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_4_addr_router:addr_router|                                                        ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_addr_router:addr_router                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_4_addr_router_001:addr_router_001|                                                ; 4.3 (4.3)            ; 5.5 (5.5)                        ; 1.4 (1.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_addr_router_001:addr_router_001                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_4_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_4_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 16.3 (13.9)          ; 16.9 (14.6)                      ; 0.6 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|                                                  ; 18.3 (16.1)          ; 23.9 (21.4)                      ; 6.2 (5.8)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 60 (56)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux|                                                  ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux_001|                                              ; 0.9 (0.9)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_mm_interconnect_4_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 7.8 (7.8)            ; 8.4 (8.4)                        ; 2.4 (2.4)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_4_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 30.1 (30.1)          ; 29.3 (29.3)                      ; 1.1 (1.1)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 88 (88)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_mm_interconnect_5:mm_interconnect_5|                                                                 ; 380.9 (0.0)          ; 511.9 (0.0)                      ; 132.0 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 456 (0)             ; 901 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:i2c_cpu_s0_mm_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 3.8 (3.8)            ; 5.0 (5.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:i2c_cpu_s0_mm_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_cpu_s0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 3.1 (3.1)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:jtag_uart_cpu_s0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_alivetest_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 1.8 (1.8)            ; 3.2 (3.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pio_alivetest_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 4.9 (4.9)            ; 5.6 (5.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 2.4 (2.4)            ; 2.9 (2.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5.3 (5.3)            ; 5.4 (5.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 4.7 (4.7)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5.7 (5.7)            ; 5.8 (5.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 2.3 (2.3)            ; 3.5 (3.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 4.1 (4.1)            ; 4.8 (4.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5.0 (5.0)            ; 5.8 (5.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5.4 (5.4)            ; 5.5 (5.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 2.1 (2.1)            ; 3.8 (3.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                            ; 8.3 (0.0)            ; 12.1 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 8.3 (7.7)            ; 12.1 (11.0)                      ; 3.8 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 31 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                              ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                        ; 7.0 (0.0)            ; 12.7 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 7.0 (6.7)            ; 12.7 (11.5)                      ; 5.6 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                        ; 7.0 (0.0)            ; 13.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 7.0 (6.7)            ; 13.5 (12.3)                      ; 6.5 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                        ; 7.8 (0.0)            ; 11.9 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 7.8 (7.4)            ; 11.9 (10.7)                      ; 4.1 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                        ; 7.4 (0.0)            ; 13.2 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 7.4 (6.9)            ; 13.2 (12.0)                      ; 5.8 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                        ; 7.5 (0.0)            ; 11.1 (0.0)                       ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 7.5 (6.9)            ; 11.1 (9.9)                       ; 3.6 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                        ; 8.0 (0.0)            ; 13.2 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 8.0 (7.6)            ; 13.2 (12.0)                      ; 5.2 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                        ; 9.7 (0.0)            ; 12.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 9.7 (9.0)            ; 12.0 (10.9)                      ; 3.2 (2.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 5 (5)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                        ; 14.5 (0.0)           ; 21.2 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 14.5 (13.5)          ; 21.2 (19.6)                      ; 6.7 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 54 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                        ; 12.1 (0.0)           ; 20.3 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 12.1 (11.4)          ; 20.3 (19.3)                      ; 8.2 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 55 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                        ; 14.7 (0.0)           ; 22.6 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 14.7 (14.1)          ; 22.6 (21.4)                      ; 7.9 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 54 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                        ; 12.5 (0.0)           ; 22.9 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 12.5 (11.6)          ; 22.9 (21.4)                      ; 10.5 (9.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 54 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                        ; 15.3 (0.0)           ; 22.3 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 15.3 (14.4)          ; 22.3 (20.3)                      ; 7.0 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 55 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                        ; 13.2 (0.0)           ; 21.8 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 13.2 (12.5)          ; 21.8 (20.3)                      ; 8.6 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 54 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                        ; 14.3 (0.0)           ; 21.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 14.3 (13.5)          ; 21.5 (20.3)                      ; 7.2 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 54 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                        ; 13.6 (0.0)           ; 20.5 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 13.6 (12.7)          ; 20.5 (19.0)                      ; 6.9 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 54 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                        ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_merlin_master_agent:s0_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent|         ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:s0_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_agent:jtag_uart_cpu_s0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:jtag_uart_cpu_s0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_slave_agent:pio_alivetest_cpu_s0_s1_translator_avalon_universal_slave_0_agent|                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pio_alivetest_cpu_s0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent|                         ; 1.0 (0.5)            ; 1.1 (0.7)                        ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent|                         ; 1.0 (0.5)            ; 1.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent|                         ; 1.2 (0.7)            ; 1.2 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent|                         ; 1.2 (0.7)            ; 1.2 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent|                         ; 0.9 (0.5)            ; 0.9 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent|                         ; 1.0 (0.5)            ; 1.2 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent|                         ; 1.2 (0.7)            ; 1.2 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent|                         ; 1.2 (0.7)            ; 1.2 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_agent:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent|                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_translator:i2c_cpu_s0_mm_slave_translator|                                               ; 1.8 (1.8)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:i2c_cpu_s0_mm_slave_translator                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_cpu_s0_avalon_jtag_slave_translator|                                ; 5.7 (5.7)            ; 7.6 (7.6)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:jtag_uart_cpu_s0_avalon_jtag_slave_translator                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_translator:pio_alivetest_cpu_s0_s1_translator|                                           ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pio_alivetest_cpu_s0_s1_translator                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_translator:pwm_cpu_s0_1_s0_translator|                                                   ; 4.3 (4.3)            ; 4.9 (4.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_1_s0_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_translator:pwm_cpu_s0_2_s0_translator|                                                   ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_2_s0_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_translator:pwm_cpu_s0_3_s0_translator|                                                   ; 3.9 (3.9)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_3_s0_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_translator:pwm_cpu_s0_4_s0_translator|                                                   ; 4.1 (4.1)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_4_s0_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_translator:pwm_cpu_s0_5_s0_translator|                                                   ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_5_s0_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_translator:pwm_cpu_s0_6_s0_translator|                                                   ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_6_s0_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator|                                                   ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_translator:pwm_cpu_s0_8_s0_translator|                                                   ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_8_s0_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_translator:timer_cpu_s0_s1_translator|                                                   ; 5.2 (5.2)            ; 8.4 (8.4)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:timer_cpu_s0_s1_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 12.2 (12.2)          ; 15.0 (15.0)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_5_addr_router:addr_router|                                                        ; 9.5 (9.5)            ; 11.5 (11.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_5_addr_router:addr_router                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_5_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 7.8 (7.8)            ; 8.5 (8.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_5_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_5_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 44.5 (44.5)          ; 48.8 (48.8)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (132)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_5_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;       |soc_system_mm_interconnect_6:mm_interconnect_6|                                                                 ; 258.9 (0.0)          ; 281.9 (0.0)                      ; 24.9 (0.0)                                        ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 382 (0)             ; 356 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                         ; 7.3 (7.3)            ; 10.2 (10.2)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                   ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                              ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                               ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 63.7 (63.7)          ; 67.8 (67.8)                      ; 5.6 (5.6)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 34 (34)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                                   ; 93.3 (0.0)           ; 103.3 (0.0)                      ; 10.1 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 161 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 93.3 (93.3)          ; 103.3 (103.3)                    ; 10.1 (10.1)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 161 (161)           ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_master_agent:sdram_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent|         ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_agent:sdram_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|                                    ; 28.1 (28.1)          ; 29.5 (29.5)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                                ; 16.0 (1.9)           ; 16.8 (2.3)                       ; 1.2 (0.5)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 26 (5)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 14.1 (14.1)          ; 14.5 (14.5)                      ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                            ; soc_system   ;
;          |altera_merlin_width_adapter:width_adapter|                                                                   ; 21.3 (21.3)          ; 24.3 (24.3)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                               ; 27.2 (27.2)          ; 27.6 (27.6)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                         ; soc_system   ;
;       |soc_system_mm_interconnect_7:mm_interconnect_7|                                                                 ; 58.9 (0.0)           ; 65.2 (0.0)                       ; 10.7 (0.0)                                        ; 4.5 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:i2c_cpu_s1_mm_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 3.6 (3.6)            ; 4.0 (4.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:i2c_cpu_s1_mm_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_cpu_s1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:jtag_uart_cpu_s1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_alivetest_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:pio_alivetest_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; soc_system   ;
;          |altera_avalon_sc_fifo:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_master_agent:s1_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent|         ; 1.6 (1.6)            ; 2.1 (2.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_master_agent:s1_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_agent:jtag_uart_cpu_s1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_agent:jtag_uart_cpu_s1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_slave_agent:pio_alivetest_cpu_s1_s1_translator_avalon_universal_slave_0_agent|                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_agent:pio_alivetest_cpu_s1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent|                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_agent:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_translator:i2c_cpu_s1_mm_slave_translator|                                               ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:i2c_cpu_s1_mm_slave_translator                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_cpu_s1_avalon_jtag_slave_translator|                                ; 5.7 (5.7)            ; 8.1 (8.1)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:jtag_uart_cpu_s1_avalon_jtag_slave_translator                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_translator:pio_alivetest_cpu_s1_s1_translator|                                           ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:pio_alivetest_cpu_s1_s1_translator                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_slave_translator:timer_cpu_s1_s1_translator|                                                   ; 7.6 (7.6)            ; 9.1 (9.1)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:timer_cpu_s1_s1_translator                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 10.2 (10.2)          ; 5.8 (5.8)                        ; 0.1 (0.1)                                         ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_7_addr_router:addr_router|                                                        ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|soc_system_mm_interconnect_7_addr_router:addr_router                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_7_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 5.3 (5.3)            ; 5.7 (5.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|soc_system_mm_interconnect_7_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_7_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 7.5 (7.5)            ; 10.1 (10.1)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|soc_system_mm_interconnect_7_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                ; soc_system   ;
;       |soc_system_onchip_sram:onchip_sram|                                                                             ; 118.1 (0.0)          ; 129.9 (0.0)                      ; 23.6 (0.0)                                        ; 11.8 (0.0)                       ; 0.0 (0.0)            ; 140 (0)             ; 4 (0)                     ; 0 (0)         ; 2883584           ; 352   ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_sram:onchip_sram                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                   ; 118.1 (0.0)          ; 129.9 (0.0)                      ; 23.6 (0.0)                                        ; 11.8 (0.0)                       ; 0.0 (0.0)            ; 140 (0)             ; 4 (0)                     ; 0 (0)         ; 2883584           ; 352   ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_5aj1:auto_generated|                                                                           ; 118.1 (1.3)          ; 129.9 (1.8)                      ; 23.6 (0.8)                                        ; 11.8 (0.3)                       ; 0.0 (0.0)            ; 140 (0)             ; 4 (4)                     ; 0 (0)         ; 2883584           ; 352   ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated                                                                                                                                                                                                                                          ; work         ;
;                |decode_oma:decode3|                                                                                    ; 7.0 (7.0)            ; 8.1 (8.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3                                                                                                                                                                                                                       ; work         ;
;                |mux_lib:mux2|                                                                                          ; 109.9 (109.9)        ; 120.0 (120.0)                    ; 21.7 (21.7)                                       ; 11.6 (11.6)                      ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|mux_lib:mux2                                                                                                                                                                                                                             ; work         ;
;       |soc_system_pio_aliveTest_cpu_s0:pio_alivetest_cpu_s0|                                                           ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_pio_aliveTest_cpu_s0:pio_alivetest_cpu_s0                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_pio_aliveTest_cpu_s0:pio_alivetest_cpu_s1|                                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_pio_aliveTest_cpu_s0:pio_alivetest_cpu_s1                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_pwm_pll:pwm_pll|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_pwm_pll:pwm_pll                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                   ; work         ;
;       |soc_system_sdram:sdram|                                                                                         ; 146.2 (110.1)        ; 172.3 (121.7)                    ; 27.2 (12.0)                                       ; 1.0 (0.4)                        ; 0.0 (0.0)            ; 244 (193)           ; 229 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_sdram:sdram                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|                                 ; 36.1 (36.1)          ; 50.6 (50.6)                      ; 15.2 (15.2)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 51 (51)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module                                                                                                                                                                                                                                   ; soc_system   ;
;       |soc_system_sdram_pll:sdram_pll|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                               ; work         ;
;       |soc_system_system_pll:system_pll|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_system_pll:system_pll                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                             ; work         ;
;       |soc_system_timer_cpu_s0:timer_cpu_s0|                                                                           ; 80.0 (80.0)          ; 92.0 (92.0)                      ; 13.3 (13.3)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 129 (129)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_timer_cpu_s0:timer_cpu_s1|                                                                           ; 70.7 (70.7)          ; 84.3 (84.3)                      ; 13.8 (13.8)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 109 (109)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1                                                                                                                                                                                                                                                                                                 ; soc_system   ;
+------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Location                                     ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AF14                                     ; 1367    ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y16_N30                          ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y18_N6                           ; 34      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y16_N42                         ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y2_N3                                ; 893     ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y2_N3                                ; 40      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]~4                                                                                                                                                                                   ; MLABCELL_X21_Y23_N33                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]~2                                                                                                                                           ; LABCELL_X23_Y16_N54                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~1                                                                                                                                      ; LABCELL_X16_Y32_N12                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                         ; LABCELL_X12_Y20_N18                          ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                         ; FF_X13_Y19_N23                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                         ; FF_X13_Y19_N5                                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                         ; FF_X13_Y20_N20                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                         ; FF_X15_Y20_N8                                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                         ; FF_X15_Y20_N2                                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                         ; FF_X13_Y20_N26                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                         ; FF_X12_Y20_N50                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                         ; FF_X11_Y20_N47                               ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                      ; FF_X12_Y20_N2                                ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                            ; LABCELL_X13_Y19_N48                          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X1_Y2_N48                            ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y18_N3                           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                       ; FF_X18_Y18_N35                               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                      ; FF_X13_Y18_N26                               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y18_N33                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y18_N51                          ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y18_N51                          ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y18_N0                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y18_N48                          ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                       ; FF_X19_Y17_N14                               ; 211     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y14_N21                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0                                                                                                                                                                                                                                                                                            ; LABCELL_X1_Y2_N33                            ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y17_N24                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y17_N45                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y17_N9                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~13                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y17_N48                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~22                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y17_N51                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~31                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y17_N18                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~40                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y17_N6                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]~49                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y17_N21                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][0]~58                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y17_N57                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][0]~67                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y17_N54                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y17_N3                           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y18_N27                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y14_N24                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y17_N18                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y17_N15                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y17_N18                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~17                                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y2_N54                            ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~25                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y17_N21                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~33                                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y17_N12                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]~41                                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y17_N33                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][0]~49                                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y2_N0                             ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][0]~57                                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y17_N30                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~6                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y14_N36                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~0                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y14_N9                           ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~1                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y14_N30                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                            ; FF_X19_Y16_N17                               ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y16_N42                          ; 5       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                           ; FF_X18_Y16_N50                               ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                            ; FF_X19_Y17_N17                               ; 135     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                            ; FF_X19_Y17_N11                               ; 244     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                            ; FF_X19_Y17_N41                               ; 38      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y16_N51                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                           ; FF_X18_Y16_N14                               ; 229     ; Async. clear, Clock enable, Sync. load             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|Equal15~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y35_N48                          ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|Equal9~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y30_N27                          ; 55      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_cpu2_fifo_clear                                                                                                                                                                                                                                                                                                   ; FF_X43_Y27_N23                               ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptEnableRegister[0]~6                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y24_N3                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptEnableRegister[1]~7                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y30_N54                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptEnableRegister[2]~5                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y30_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptEnableRegister[3]~4                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y30_N12                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptEnableRegister[4]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y30_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptEnableRegister[5]~1                                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y24_N0                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptEnableRegister[6]~2                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y30_N45                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_interruptEnableRegister[7]~3                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y24_N9                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_cpu1_fifo_clear                                                                                                                                                                                                                                                                                                   ; FF_X45_Y32_N56                               ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptEnableRegister[0]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y32_N12                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptEnableRegister[1]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y32_N51                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptEnableRegister[2]~2                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y32_N0                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptEnableRegister[3]~3                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y32_N3                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptEnableRegister[4]~4                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y32_N27                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptEnableRegister[5]~5                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y32_N15                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptEnableRegister[6]~6                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y32_N39                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_interruptEnableRegister[7]~7                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y32_N21                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb|_~0                                                                                                                                                                                                 ; LABCELL_X42_Y31_N27                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr|_~0                                                                                                                                                                                                     ; LABCELL_X40_Y32_N48                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|_~0                                                                                                                                                                                              ; LABCELL_X42_Y31_N51                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                            ; LABCELL_X42_Y35_N30                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                                              ; LABCELL_X42_Y30_N51                          ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb|_~0                                                                                                                                                                                                 ; LABCELL_X42_Y32_N24                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr|_~0                                                                                                                                                                                                     ; MLABCELL_X47_Y32_N54                         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|_~0                                                                                                                                                                                              ; LABCELL_X43_Y32_N51                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                            ; LABCELL_X42_Y32_N54                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                                              ; LABCELL_X42_Y33_N42                          ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|Equal15~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y46_N57                          ; 31      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_cpu2_fifo_clear                                                                                                                                                                                                                                                                                                   ; FF_X34_Y44_N53                               ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_interruptEnableRegister[0]~6                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y48_N42                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_interruptEnableRegister[1]~7                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y44_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_interruptEnableRegister[2]~5                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y48_N27                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_interruptEnableRegister[3]~4                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y48_N39                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_interruptEnableRegister[4]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y48_N33                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_interruptEnableRegister[5]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y48_N12                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_interruptEnableRegister[6]~2                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y48_N15                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_interruptEnableRegister[7]~3                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y48_N24                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_cpu1_fifo_clear                                                                                                                                                                                                                                                                                                   ; FF_X37_Y46_N50                               ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[0]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y44_N3                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[1]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y44_N39                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[2]~2                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y44_N15                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[3]~3                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y44_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[4]~4                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y44_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[5]~5                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y45_N51                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[6]~6                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y43_N48                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_interruptEnableRegister[7]~7                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y45_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb|_~0                                                                                                                                                                                                 ; MLABCELL_X39_Y46_N45                         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr|_~0                                                                                                                                                                                                     ; LABCELL_X40_Y46_N24                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|_~0                                                                                                                                                                                              ; LABCELL_X36_Y46_N9                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                            ; LABCELL_X36_Y47_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                                              ; LABCELL_X37_Y48_N39                          ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb|_~0                                                                                                                                                                                                 ; MLABCELL_X39_Y48_N3                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr|_~0                                                                                                                                                                                                     ; MLABCELL_X39_Y47_N54                         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|_~0                                                                                                                                                                                              ; MLABCELL_X39_Y47_N51                         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                            ; MLABCELL_X39_Y48_N42                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                                              ; MLABCELL_X39_Y44_N48                         ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|Equal15~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y48_N27                         ; 57      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_cpu2_fifo_clear                                                                                                                                                                                                                                                                                                  ; FF_X40_Y30_N35                               ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptEnableRegister[0]~6                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y30_N21                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptEnableRegister[1]~7                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y26_N0                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptEnableRegister[2]~5                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y30_N33                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptEnableRegister[3]~4                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y31_N54                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptEnableRegister[4]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y28_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptEnableRegister[5]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y30_N18                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptEnableRegister[6]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y30_N45                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_interruptEnableRegister[7]~3                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y30_N21                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_cpu1_fifo_clear                                                                                                                                                                                                                                                                                                  ; FF_X34_Y44_N56                               ; 30      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_interruptEnableRegister[0]~6                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y45_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_interruptEnableRegister[1]~7                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y45_N45                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_interruptEnableRegister[2]~5                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y48_N21                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_interruptEnableRegister[3]~4                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y48_N54                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_interruptEnableRegister[4]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y48_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_interruptEnableRegister[5]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y48_N21                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_interruptEnableRegister[6]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y48_N6                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_interruptEnableRegister[7]~3                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y48_N3                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb|_~0                                                                                                                                                                                                ; LABCELL_X37_Y34_N51                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr|_~0                                                                                                                                                                                                    ; LABCELL_X40_Y34_N48                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|_~0                                                                                                                                                                                             ; MLABCELL_X39_Y34_N21                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                           ; LABCELL_X37_Y34_N0                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                                             ; LABCELL_X42_Y30_N30                          ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_f2b:rd_ptr_msb|_~0                                                                                                                                                                                                ; LABCELL_X42_Y34_N27                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_g2b:wr_ptr|_~0                                                                                                                                                                                                    ; LABCELL_X40_Y35_N24                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|cntr_s27:usedw_counter|_~0                                                                                                                                                                                             ; MLABCELL_X39_Y35_N3                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                           ; LABCELL_X42_Y34_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                                             ; LABCELL_X37_Y48_N27                          ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~2                                                                                                                                                                                                                                         ; LABCELL_X42_Y20_N51                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                             ; LABCELL_X43_Y26_N54                          ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~3                                                                                                                                                                                                                                             ; MLABCELL_X39_Y18_N57                         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|pending_read_count[2]~0                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y19_N30                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~2                                                                                                                                                                                                                                         ; LABCELL_X29_Y48_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                             ; LABCELL_X23_Y45_N42                          ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                             ; LABCELL_X19_Y45_N12                          ; 5       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|pending_read_count[2]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y45_N9                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                         ; LABCELL_X40_Y10_N15                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                             ; LABCELL_X43_Y19_N0                           ; 5       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                             ; LABCELL_X37_Y10_N12                          ; 11      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|pending_read_count[2]~3                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y11_N48                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X18_Y43_N56                               ; 997     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X18_Y43_N56                               ; 161     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X35_Y8_N14                                ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X35_Y8_N14                                ; 563     ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X53_Y19_N26                               ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X53_Y19_N26                               ; 475     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X88_Y36_N1                                ; 1303    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                            ; FF_X18_Y18_N29                               ; 360     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                             ; FF_X42_Y80_N52                               ; 2221    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|cr[2]~9                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y17_N54                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|cr[6]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y14_N39                          ; 44      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|cr[6]~4                                                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y14_N45                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|ctr[7]~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y13_N51                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|core_cmd~9                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y14_N12                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y14_N27                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y13_N18                         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always7~0                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y13_N21                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]~0                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y13_N0                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~1                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y13_N57                         ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                                              ; FF_X46_Y14_N5                                ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|prer[11]~9                                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y13_N15                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|prer[5]~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y13_N9                           ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|txr[0]~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y13_N0                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|cr[1]~7                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y44_N15                         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|cr[7]~2                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y44_N57                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|ctr[7]~0                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y44_N21                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y43_N27                          ; 38      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~6                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y44_N57                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|dcnt[2]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y44_N54                          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                                    ; LABCELL_X18_Y44_N39                          ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]~0                                                                                                                                                                                                                                                     ; LABCELL_X12_Y44_N57                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~1                                                                                                                                                                                                                                                    ; LABCELL_X18_Y44_N48                          ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                                              ; FF_X22_Y44_N11                               ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|prer[0]~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y44_N18                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|prer[11]~4                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y44_N12                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|txr[1]~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y44_N18                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pwm:pwm_cpu_s0_1|Equal2~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y15_N6                           ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[0]~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y19_N6                           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|pwm:pwm_cpu_s0_8|Equal0~2                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y19_N0                           ; 18      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ctrl_ld                                                                                                                                                                                                                                                                                                                            ; FF_X40_Y28_N32                               ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ienable_reg_irq1~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y25_N54                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_stall                                                                                                                                                                                                                                                                                                                          ; FF_X46_Y16_N2                                ; 71      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y28_N53                               ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_stall                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y29_N48                          ; 695     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_wr_dst_reg_from_M~DUPLICATE                                                                                                                                                                                                                                                                                                        ; FF_X39_Y27_N52                               ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|Add5~3                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y30_N15                         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y28_N27                          ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                               ; FF_X43_Y28_N38                               ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y25_N36                          ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y29_N3                           ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[4]                                                                                                                                                                                                                                                                                                                              ; FF_X39_Y28_N32                               ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[13]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y25_N45                          ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[18]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y25_N36                          ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|Equal0~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y27_N57                          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|Equal282~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y29_N54                          ; 41      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_iw~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y25_N27                          ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_stall                                                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y29_N45                          ; 190     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y28_N27                          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y28_N45                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                    ; FF_X28_Y26_N26                               ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush                                                                                                                                                                                                                                                                                                                         ; FF_X36_Y28_N50                               ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush_waddr[8]~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y28_N48                          ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush_waddr[8]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y28_N27                          ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|always74~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y25_N51                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y80_N39                          ; 2475    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y29_N56                               ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y14_N45                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y26_N15                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y25_N15                          ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_tag_wren                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y14_N9                           ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|address[8]                                                                                                                                                                                                                                                               ; FF_X43_Y23_N17                               ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|jxuir                                                                              ; FF_X21_Y23_N44                               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                             ; MLABCELL_X21_Y23_N39                         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|take_action_ocimem_b                                                               ; MLABCELL_X34_Y23_N21                         ; 38      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|update_jdo_strobe                                                                  ; FF_X21_Y23_N14                               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[14]~10                                                                                ; MLABCELL_X21_Y23_N3                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[14]~9                                                                                 ; LABCELL_X22_Y23_N51                          ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[19]~21                                                                                ; MLABCELL_X21_Y23_N54                         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[37]~15                                                                                ; LABCELL_X22_Y23_N12                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr~19                                                                                    ; MLABCELL_X21_Y23_N24                         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_avalon_reg:the_soc_system_cpu_s0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                ; MLABCELL_X39_Y23_N6                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_avalon_reg:the_soc_system_cpu_s0_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                           ; MLABCELL_X39_Y23_N24                         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_oci_break:the_soc_system_cpu_s0_nios2_oci_break|break_readreg[13]~0                                                                                                                                                                              ; MLABCELL_X21_Y23_N30                         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_oci_break:the_soc_system_cpu_s0_nios2_oci_break|break_readreg[13]~1                                                                                                                                                                              ; LABCELL_X23_Y23_N6                           ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[1]~0                                                                                                                                                                                           ; LABCELL_X36_Y23_N57                          ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                                          ; MLABCELL_X34_Y23_N18                         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|jtag_ram_rd~0                                                                                                                                                                                          ; LABCELL_X33_Y23_N6                           ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                         ; LABCELL_X43_Y23_N30                          ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_ctrl_ld                                                                                                                                                                                                                                                                                                                            ; FF_X24_Y48_N17                               ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_ienable_reg_irq0~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y52_N54                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_stall                                                                                                                                                                                                                                                                                                                          ; FF_X25_Y50_N59                               ; 72      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                       ; FF_X12_Y48_N20                               ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_stall                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y47_N33                          ; 689     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                  ; FF_X15_Y51_N52                               ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y52_N48                          ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                               ; FF_X28_Y51_N44                               ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y52_N0                          ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y51_N9                           ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                               ; FF_X19_Y50_N14                               ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_iw[4]                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y47_N56                               ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_rot_rn[2]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y51_N3                           ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[13]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y46_N27                          ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[18]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y49_N3                           ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|Equal0~0                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y42_N18                         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|Equal282~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y51_N18                         ; 40      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_iw~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y52_N18                          ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_stall                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y51_N54                         ; 189     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y52_N21                          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y52_N36                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                    ; FF_X24_Y50_N29                               ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_pipe_flush                                                                                                                                                                                                                                                                                                                         ; FF_X19_Y52_N59                               ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_pipe_flush_waddr[5]~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y50_N21                          ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_pipe_flush_waddr[5]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y50_N33                          ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|always76~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y46_N39                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y45_N37                               ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_ap_cnt[3]~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y49_N18                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y50_N36                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y50_N33                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y48_N30                          ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_tag_wren                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y50_N9                           ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|address[8]                                                                                                                                                                                                                                                               ; FF_X31_Y49_N2                                ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|jxuir                                                                              ; FF_X30_Y50_N38                               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                             ; LABCELL_X30_Y50_N24                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|take_action_ocimem_b                                                               ; LABCELL_X33_Y50_N45                          ; 38      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|update_jdo_strobe                                                                  ; FF_X30_Y50_N44                               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[18]~21                                                                                ; LABCELL_X30_Y50_N30                          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[36]~15                                                                                ; LABCELL_X30_Y50_N18                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[6]~10                                                                                 ; LABCELL_X30_Y50_N3                           ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[6]~9                                                                                  ; LABCELL_X30_Y50_N33                          ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr~19                                                                                    ; LABCELL_X30_Y50_N9                           ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                ; LABCELL_X33_Y49_N33                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                           ; LABCELL_X33_Y49_N9                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_break:the_soc_system_cpu_s1_nios2_oci_break|break_readreg[31]~0                                                                                                                                                                              ; LABCELL_X30_Y50_N15                          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_break:the_soc_system_cpu_s1_nios2_oci_break|break_readreg[31]~1                                                                                                                                                                              ; LABCELL_X35_Y50_N48                          ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[23]~0                                                                                                                                                                                          ; MLABCELL_X39_Y50_N33                         ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                                          ; LABCELL_X36_Y51_N6                           ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|jtag_ram_rd~0                                                                                                                                                                                          ; LABCELL_X37_Y50_N30                          ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                         ; LABCELL_X33_Y49_N0                           ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                     ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 33      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~2                                                                                                                                                                                                                                     ; LABCELL_X27_Y22_N27                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~4                                                                                                                                                                                                                                     ; LABCELL_X27_Y22_N45                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~3                                                                                                                                                                                                                                      ; LABCELL_X27_Y23_N45                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~1                                                                                                                                                                                                                                      ; MLABCELL_X28_Y23_N54                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                         ; LABCELL_X24_Y24_N45                          ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~0                                                                                                                                                                                                                                     ; LABCELL_X22_Y24_N51                          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~1                                                                                                                                                                                                                                      ; LABCELL_X23_Y24_N36                          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~1                                                                                                                                                                                                                                 ; MLABCELL_X25_Y24_N6                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~3                                                                                                                                                                                                                                     ; MLABCELL_X28_Y24_N30                         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                        ; LABCELL_X27_Y24_N6                           ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                   ; FF_X27_Y23_N8                                ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                   ; FF_X27_Y23_N5                                ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                   ; FF_X22_Y24_N5                                ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                              ; FF_X22_Y24_N8                                ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y24_N39                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y25_N27                         ; 9       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y24_N36                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                                            ; LABCELL_X23_Y24_N3                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                  ; FF_X34_Y27_N56                               ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~0                                                                                                ; MLABCELL_X34_Y27_N15                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                     ; MLABCELL_X34_Y27_N36                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                       ; MLABCELL_X34_Y27_N9                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                        ; MLABCELL_X28_Y21_N39                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                 ; MLABCELL_X21_Y22_N21                         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                 ; LABCELL_X22_Y22_N57                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                      ; MLABCELL_X28_Y21_N0                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                          ; FF_X21_Y21_N59                               ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~0                                                                                                                                   ; LABCELL_X19_Y19_N3                           ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~1                                                                                                                                   ; LABCELL_X22_Y21_N12                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                       ; FF_X22_Y22_N55                               ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                           ; MLABCELL_X21_Y22_N15                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                           ; LABCELL_X22_Y21_N51                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~14                                                                                                                                         ; MLABCELL_X21_Y22_N36                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                             ; LABCELL_X23_Y22_N33                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                              ; MLABCELL_X21_Y22_N33                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                           ; LABCELL_X22_Y21_N33                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~2                                                                                                                                ; LABCELL_X19_Y20_N0                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                               ; LABCELL_X23_Y19_N6                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                               ; LABCELL_X22_Y21_N24                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                               ; LABCELL_X22_Y22_N36                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                   ; LABCELL_X23_Y19_N9                           ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                   ; MLABCELL_X21_Y20_N15                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~2                                                                                                                                ; LABCELL_X23_Y19_N3                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                     ; LABCELL_X19_Y20_N12                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                                                            ; LABCELL_X19_Y20_N3                           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~3                                                                                                                             ; LABCELL_X22_Y20_N48                          ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                 ; LABCELL_X22_Y21_N6                           ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~4                                                                                                                ; LABCELL_X27_Y21_N45                          ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                               ; LABCELL_X22_Y21_N15                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                    ; MLABCELL_X21_Y20_N42                         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                   ; FF_X31_Y24_N53                               ; 43      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y27_N51                         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                ; FF_X31_Y24_N11                               ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; FF_X22_Y27_N26                               ; 197     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~1                                                                                                                                                                                                                                      ; LABCELL_X27_Y40_N57                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~2                                                                                                                                                                                                                                      ; MLABCELL_X28_Y39_N39                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~3                                                                                                                                                                                                                                      ; MLABCELL_X28_Y39_N54                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~0                                                                                                                                                                                                                                       ; MLABCELL_X28_Y39_N33                         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                          ; LABCELL_X24_Y43_N54                          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~0                                                                                                                                                                                                                                       ; MLABCELL_X25_Y39_N27                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                       ; LABCELL_X24_Y42_N30                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                                                  ; MLABCELL_X25_Y39_N0                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~4                                                                                                                                                                                                                                      ; MLABCELL_X28_Y41_N36                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                         ; LABCELL_X27_Y39_N12                          ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                    ; FF_X29_Y39_N5                                ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                    ; FF_X29_Y39_N2                                ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                    ; FF_X29_Y39_N47                               ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                              ; FF_X27_Y41_N5                                ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                               ; FF_X25_Y39_N32                               ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                                                          ; LABCELL_X24_Y40_N0                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                                                     ; LABCELL_X27_Y40_N12                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2                                                                                                                                                                                                                                    ; LABCELL_X24_Y40_N57                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                    ; LABCELL_X27_Y38_N27                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1                                                                                                                                                                                                                                     ; LABCELL_X24_Y40_N54                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y36_N9                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y38_N21                         ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y38_N33                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y43_N45                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                   ; FF_X23_Y41_N50                               ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~0                                                                                                 ; LABCELL_X23_Y41_N57                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                      ; LABCELL_X23_Y41_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                        ; MLABCELL_X25_Y40_N33                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                         ; MLABCELL_X25_Y38_N39                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                  ; LABCELL_X24_Y22_N12                          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                  ; LABCELL_X24_Y22_N51                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                       ; MLABCELL_X25_Y37_N54                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                           ; FF_X25_Y22_N59                               ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~0                                                                                                                                    ; LABCELL_X22_Y34_N12                          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~1                                                                                                                                    ; LABCELL_X23_Y32_N39                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                        ; FF_X24_Y22_N49                               ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                            ; LABCELL_X24_Y22_N15                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                            ; MLABCELL_X21_Y34_N39                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~14                                                                                                                                          ; LABCELL_X23_Y29_N39                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                              ; LABCELL_X24_Y22_N21                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                               ; LABCELL_X42_Y79_N21                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                             ; LABCELL_X22_Y34_N18                          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                 ; MLABCELL_X21_Y34_N27                         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                ; LABCELL_X24_Y35_N33                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                ; LABCELL_X24_Y36_N24                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                    ; FF_X22_Y34_N23                               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                ; LABCELL_X24_Y22_N42                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                    ; LABCELL_X27_Y34_N6                           ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                    ; LABCELL_X22_Y34_N6                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                 ; LABCELL_X27_Y34_N51                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~2                                                                                                                                           ; MLABCELL_X21_Y34_N30                         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                                                             ; MLABCELL_X25_Y34_N42                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~3                                                                                                                              ; MLABCELL_X25_Y34_N6                          ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                  ; LABCELL_X17_Y33_N6                           ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~1                                                                                                                 ; LABCELL_X17_Y33_N0                           ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                ; MLABCELL_X21_Y34_N3                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                     ; LABCELL_X22_Y34_N33                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                    ; FF_X23_Y37_N26                               ; 42      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y40_N21                         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; FF_X42_Y79_N31                               ; 252     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                          ; LABCELL_X33_Y16_N30                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                    ; MLABCELL_X28_Y17_N0                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                       ; MLABCELL_X28_Y17_N18                         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                       ; MLABCELL_X28_Y17_N21                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|fifo_rd~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y18_N42                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|fifo_wr                                                                                                                                                                                                                                                                                                          ; FF_X40_Y16_N26                               ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|ien_AE~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y17_N57                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|rd_wfifo                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y16_N42                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|read_0                                                                                                                                                                                                                                                                                                           ; FF_X45_Y17_N26                               ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                           ; LABCELL_X45_Y17_N48                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                           ; LABCELL_X33_Y16_N54                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|wr_rfifo                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y19_N18                         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                          ; MLABCELL_X15_Y41_N39                         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|read_req~0                                                                                                                                                                                                                                       ; LABCELL_X16_Y38_N24                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                    ; LABCELL_X19_Y20_N33                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|wdata[7]~0                                                                                                                                                                                                                                       ; LABCELL_X16_Y38_N27                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|fifo_rd~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y41_N54                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|fifo_wr                                                                                                                                                                                                                                                                                                          ; FF_X17_Y42_N23                               ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|ien_AE~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y42_N9                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|rd_wfifo                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y41_N30                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|read_0                                                                                                                                                                                                                                                                                                           ; FF_X18_Y42_N20                               ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                           ; LABCELL_X17_Y41_N42                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                           ; MLABCELL_X15_Y41_N18                         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|wr_rfifo                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y40_N36                          ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                   ; LABCELL_X29_Y41_N12                          ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                        ; LABCELL_X27_Y41_N15                          ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; MLABCELL_X34_Y38_N33                         ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                        ; LABCELL_X27_Y41_N27                          ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                       ; MLABCELL_X28_Y41_N27                         ; 73      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                             ; LABCELL_X42_Y45_N51                          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                             ; LABCELL_X42_Y45_N30                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                             ; LABCELL_X42_Y45_N3                           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                             ; LABCELL_X42_Y45_N57                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                             ; LABCELL_X42_Y45_N18                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                             ; LABCELL_X42_Y45_N45                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                             ; LABCELL_X42_Y45_N36                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; FF_X42_Y45_N8                                ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                           ; FF_X43_Y45_N26                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                           ; FF_X42_Y45_N14                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                           ; FF_X42_Y45_N11                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                           ; FF_X42_Y45_N17                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                           ; FF_X43_Y45_N20                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                         ; LABCELL_X42_Y45_N21                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                            ; MLABCELL_X34_Y38_N36                         ; 75      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                            ; MLABCELL_X34_Y38_N51                         ; 74      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                            ; MLABCELL_X34_Y38_N48                         ; 74      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                            ; MLABCELL_X34_Y38_N3                          ; 74      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                            ; MLABCELL_X34_Y38_N0                          ; 74      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                            ; MLABCELL_X34_Y38_N45                         ; 74      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                            ; MLABCELL_X34_Y38_N42                         ; 74      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; FF_X35_Y42_N14                               ; 78      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                        ; LABCELL_X35_Y42_N27                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                          ; FF_X35_Y42_N17                               ; 77      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                          ; FF_X35_Y42_N44                               ; 77      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                          ; FF_X35_Y42_N47                               ; 77      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                          ; FF_X35_Y42_N8                                ; 77      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                          ; FF_X35_Y42_N56                               ; 77      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                     ; LABCELL_X42_Y45_N48                          ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|internal_valid~0                                                                                                                                                                                                                                                         ; LABCELL_X29_Y41_N45                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[4]~0                                                                                                                                                                                                                                              ; LABCELL_X27_Y41_N39                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                          ; MLABCELL_X28_Y25_N51                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                ; MLABCELL_X28_Y25_N27                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                                                                           ; LABCELL_X27_Y25_N0                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                    ; MLABCELL_X52_Y26_N3                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                   ; LABCELL_X46_Y29_N21                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:fifo_bridge_cpus0_cpus1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                  ; LABCELL_X46_Y29_N45                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                               ; MLABCELL_X47_Y24_N54                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                               ; MLABCELL_X39_Y24_N27                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                               ; MLABCELL_X39_Y24_N48                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                               ; MLABCELL_X39_Y24_N3                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                               ; MLABCELL_X39_Y24_N45                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                               ; MLABCELL_X39_Y24_N30                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                               ; MLABCELL_X39_Y24_N42                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                                               ; LABCELL_X43_Y24_N3                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                           ; MLABCELL_X39_Y24_N57                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                               ; LABCELL_X51_Y20_N18                          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0                                                                                                                                                                                              ; LABCELL_X48_Y20_N57                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0                                                                                                                                                                                              ; LABCELL_X50_Y22_N6                           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0                                                                                                                                                                                              ; LABCELL_X51_Y19_N18                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0                                                                                                                                                                                              ; LABCELL_X51_Y19_N21                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0                                                                                                                                                                                              ; LABCELL_X50_Y16_N12                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0                                                                                                                                                                                              ; LABCELL_X50_Y16_N21                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0                                                                                                                                                                                              ; MLABCELL_X52_Y19_N57                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0                                                                                                                                                                                              ; LABCELL_X51_Y19_N30                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0                                                                                                                                                                                              ; MLABCELL_X52_Y19_N48                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0                                                                                                                                                                                              ; LABCELL_X48_Y21_N42                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                               ; LABCELL_X50_Y22_N39                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                               ; MLABCELL_X52_Y19_N9                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                               ; MLABCELL_X52_Y19_N3                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                               ; LABCELL_X51_Y19_N51                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                               ; MLABCELL_X52_Y19_N33                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                               ; LABCELL_X48_Y20_N12                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                                               ; MLABCELL_X52_Y19_N24                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0                                                                                                                                                                                               ; LABCELL_X51_Y21_N27                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0                                                                                                                                                                                               ; LABCELL_X51_Y21_N45                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                            ; FF_X50_Y19_N29                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                            ; FF_X50_Y19_N41                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                            ; FF_X50_Y19_N20                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                            ; FF_X50_Y19_N23                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                            ; FF_X50_Y19_N56                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                            ; FF_X50_Y19_N59                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                            ; FF_X50_Y19_N8                                ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                            ; FF_X50_Y19_N11                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                            ; FF_X50_Y19_N14                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                            ; FF_X50_Y19_N17                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; FF_X50_Y19_N32                               ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                           ; LABCELL_X50_Y19_N42                          ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                             ; FF_X50_Y19_N26                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                             ; FF_X50_Y19_N35                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                             ; FF_X50_Y19_N2                                ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                             ; FF_X50_Y19_N50                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                             ; FF_X50_Y19_N5                                ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                             ; FF_X50_Y19_N38                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                             ; FF_X50_Y19_N53                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                             ; FF_X50_Y19_N47                               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                                                                                                                                 ; LABCELL_X48_Y19_N39                          ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X45_Y24_N51                          ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X45_Y22_N42                          ; 87      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                          ; LABCELL_X45_Y26_N18                          ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                           ; LABCELL_X50_Y26_N45                          ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|address_register[3]~1                                                                                                                                                                                                                     ; LABCELL_X46_Y26_N42                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|always2~0                                                                                                                                                                                                                                 ; LABCELL_X48_Y26_N48                          ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|burst_stalled~0                                                                                                                                                                                                                           ; LABCELL_X46_Y26_N3                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                            ; MLABCELL_X52_Y26_N12                         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                       ; LABCELL_X51_Y22_N0                           ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter|pending_response_count[4]~0                                                                                                                                                                                                                                              ; LABCELL_X46_Y26_N57                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                                                                           ; LABCELL_X46_Y26_N0                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                  ; LABCELL_X45_Y24_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                                      ; LABCELL_X45_Y24_N6                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                      ; LABCELL_X42_Y29_N36                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                                          ; LABCELL_X42_Y29_N33                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                 ; LABCELL_X46_Y33_N21                          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                   ; LABCELL_X46_Y33_N48                          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                 ; MLABCELL_X39_Y40_N30                         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                   ; MLABCELL_X39_Y40_N42                         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                   ; LABCELL_X42_Y42_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                                                                   ; LABCELL_X46_Y38_N36                          ; 75      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                   ; LABCELL_X46_Y34_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; MLABCELL_X47_Y41_N18                         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                   ; LABCELL_X43_Y42_N3                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; MLABCELL_X47_Y43_N42                         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                   ; LABCELL_X48_Y40_N48                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X46_Y33_N39                          ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X46_Y33_N12                          ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                   ; LABCELL_X48_Y39_N18                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; MLABCELL_X39_Y40_N24                         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; MLABCELL_X39_Y40_N54                         ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; MLABCELL_X52_Y34_N48                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                       ; MLABCELL_X47_Y38_N24                         ; 75      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                            ; LABCELL_X46_Y38_N42                          ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~1                                                                                                                                                                                                                                            ; LABCELL_X50_Y38_N12                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X43_Y42_N42                          ; 67      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X42_Y41_N33                          ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                          ; LABCELL_X46_Y34_N48                          ; 68      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                           ; MLABCELL_X47_Y33_N27                         ; 53      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                          ; LABCELL_X46_Y33_N42                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                          ; MLABCELL_X39_Y40_N12                         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]~0                                                                                                                                                                                                                                          ; MLABCELL_X47_Y41_N33                         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter_001|save_dest_id~0                                                                                                                                                                                                                                                       ; LABCELL_X48_Y41_N12                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:limiter|pending_response_count[2]~0                                                                                                                                                                                                                                              ; MLABCELL_X47_Y38_N9                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                  ; LABCELL_X43_Y42_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                                      ; LABCELL_X43_Y42_N12                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                      ; LABCELL_X46_Y34_N36                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                                          ; LABCELL_X46_Y34_N12                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                    ; LABCELL_X27_Y48_N27                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:onchip_sram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                          ; LABCELL_X24_Y45_N39                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                               ; LABCELL_X22_Y46_N48                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                               ; LABCELL_X22_Y46_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                               ; LABCELL_X22_Y46_N15                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                               ; LABCELL_X22_Y46_N3                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                               ; LABCELL_X22_Y46_N42                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                               ; LABCELL_X22_Y46_N45                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                               ; LABCELL_X22_Y46_N57                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                                               ; LABCELL_X22_Y46_N51                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                           ; LABCELL_X22_Y46_N21                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                                                                           ; LABCELL_X27_Y48_N18                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                  ; MLABCELL_X25_Y47_N57                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                                      ; MLABCELL_X25_Y47_N24                         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                      ; LABCELL_X30_Y48_N12                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                                          ; LABCELL_X30_Y48_N24                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:i2c_cpu_s0_mm_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                     ; LABCELL_X40_Y18_N45                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:jtag_uart_cpu_s0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                      ; LABCELL_X45_Y17_N0                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pio_alivetest_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                 ; LABCELL_X37_Y16_N48                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; MLABCELL_X52_Y17_N12                         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; LABCELL_X45_Y20_N57                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; LABCELL_X46_Y18_N0                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; LABCELL_X55_Y21_N6                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; LABCELL_X43_Y16_N0                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; LABCELL_X35_Y13_N42                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; LABCELL_X45_Y19_N0                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; LABCELL_X33_Y17_N0                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                         ; LABCELL_X36_Y17_N12                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                 ; LABCELL_X40_Y20_N27                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X43_Y20_N0                           ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                 ; LABCELL_X50_Y18_N0                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X42_Y21_N3                           ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                 ; MLABCELL_X28_Y18_N24                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X30_Y18_N36                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                 ; LABCELL_X43_Y16_N6                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X43_Y17_N3                           ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                 ; LABCELL_X36_Y13_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X42_Y19_N42                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                 ; LABCELL_X45_Y19_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X43_Y18_N33                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                 ; LABCELL_X31_Y17_N0                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X42_Y19_N36                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X48_Y17_N24                          ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X46_Y20_N36                          ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X46_Y18_N54                          ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X55_Y21_N48                          ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X42_Y15_N3                           ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X35_Y16_N36                          ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X45_Y21_N15                          ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                     ; LABCELL_X33_Y17_N24                          ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                     ; LABCELL_X51_Y17_N0                           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                         ; LABCELL_X42_Y20_N6                           ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_traffic_limiter:limiter|pending_response_count[2]~0                                                                                                                                                                                                                                              ; LABCELL_X42_Y17_N36                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_traffic_limiter:limiter|save_dest_id~1                                                                                                                                                                                                                                                           ; LABCELL_X43_Y21_N48                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                         ; LABCELL_X36_Y11_N54                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                                                      ; LABCELL_X27_Y8_N3                            ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                    ; LABCELL_X35_Y11_N6                           ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                    ; LABCELL_X37_Y10_N18                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                    ; LABCELL_X36_Y10_N57                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                    ; LABCELL_X37_Y10_N42                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                    ; LABCELL_X36_Y10_N24                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                    ; LABCELL_X37_Y10_N45                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                    ; LABCELL_X36_Y10_N51                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                   ; FF_X35_Y11_N1                                ; 3       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; FF_X35_Y10_N14                               ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                ; LABCELL_X36_Y10_N3                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                  ; FF_X35_Y10_N8                                ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                  ; FF_X35_Y10_N17                               ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                  ; FF_X35_Y10_N11                               ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                  ; FF_X36_Y10_N23                               ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                  ; FF_X36_Y10_N20                               ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                          ; MLABCELL_X39_Y9_N21                          ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                           ; LABCELL_X35_Y7_N42                           ; 76      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                               ; FF_X37_Y8_N59                                ; 72      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                                       ; FF_X37_Y9_N35                                ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|address_register[18]~0                                                                                                                                                                                                                ; LABCELL_X40_Y11_N51                          ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|address_register[18]~1                                                                                                                                                                                                                ; LABCELL_X40_Y11_N18                          ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|burst_stalled~0                                                                                                                                                                                                                       ; MLABCELL_X39_Y10_N3                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat                                                                                                                                                                   ; LABCELL_X36_Y11_N36                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                            ; LABCELL_X36_Y11_N21                          ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                                          ; LABCELL_X37_Y10_N48                          ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter_001|byteen_reg[1]~1                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y9_N36                          ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                                                          ; FF_X39_Y9_N8                                 ; 79      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter|always10~1                                                                                                                                                                                                                                                           ; LABCELL_X37_Y10_N39                          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:i2c_cpu_s1_mm_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                     ; MLABCELL_X21_Y42_N15                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:jtag_uart_cpu_s1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                      ; LABCELL_X18_Y42_N45                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:pio_alivetest_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                 ; LABCELL_X19_Y45_N45                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_avalon_sc_fifo:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                         ; LABCELL_X17_Y42_N12                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                                                                           ; LABCELL_X17_Y45_N36                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2891w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y38_N6                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2908w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y40_N51                         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2918w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y39_N18                         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2928w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y44_N42                         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2938w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y38_N36                         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2948w[3]                                                                                                                                                                                                                                ; LABCELL_X24_Y46_N57                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2958w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y38_N27                         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2968w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y44_N3                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2987w[3]                                                                                                                                                                                                                                ; LABCELL_X23_Y44_N15                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2998w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y44_N57                         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode3008w[3]                                                                                                                                                                                                                                ; MLABCELL_X25_Y38_N48                         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pio_aliveTest_cpu_s0:pio_alivetest_cpu_s0|always0~1                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y20_N27                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pio_aliveTest_cpu_s0:pio_alivetest_cpu_s1|always0~0                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y45_N3                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y33_N1                   ; 563     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y4_N39                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y8_N27                           ; 48      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|f_select                                                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y5_N24                           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                            ; FF_X37_Y6_N44                                ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[3]~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y6_N51                           ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                      ; FF_X36_Y5_N31                                ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                      ; FF_X34_Y5_N31                                ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                               ; LABCELL_X37_Y6_N30                           ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                               ; LABCELL_X37_Y6_N27                           ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 708     ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y21_N1                   ; 6183    ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 1278    ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|always0~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y21_N0                           ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|control_wr_strobe~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y21_N48                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|period_h_wr_strobe~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y21_N42                          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|period_l_wr_strobe~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y21_N45                          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|snap_strobe~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y21_N21                          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|always0~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y43_N27                          ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|always0~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y43_N9                           ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|control_wr_strobe                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y45_N51                         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|period_h_wr_strobe                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y42_N24                          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|period_l_wr_strobe                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y45_N42                         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|snap_strobe~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y43_N30                          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                           ; PIN_AF14                              ; 1367    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                       ; JTAG_X0_Y2_N3                         ; 893     ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                              ; FF_X19_Y17_N14                        ; 211     ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; FF_X18_Y43_N56                        ; 997     ; Global Clock         ; GCLK8            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; FF_X35_Y8_N14                         ; 563     ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; FF_X53_Y19_N26                        ; 475     ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; FF_X88_Y36_N1                         ; 1303    ; Global Clock         ; GCLK9            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                    ; FF_X42_Y80_N52                        ; 2221    ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                           ; LABCELL_X42_Y80_N39                   ; 2475    ; Global Clock         ; GCLK12           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                 ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 33      ; Global Clock         ; GCLK11           ; --                        ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X42_Y79_N31                        ; 252     ; Global Clock         ; GCLK14           ; --                        ;
; soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y33_N1            ; 563     ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 708     ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 1       ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                              ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 6183    ; Global Clock         ; GCLK0            ; --                        ;
; soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                              ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 1278    ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_stall                                                                                                                                                                                                                                                                                                              ; 695     ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_stall                                                                                                                                                                                                                                                                                                              ; 689     ;
; soc_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                            ; 360     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[50]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[49]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[48]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                        ; 352     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                        ; 352     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; 244     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; 229     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                ; 198     ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; 197     ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_stall                                                                                                                                                                                                                                                                                                              ; 191     ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_stall                                                                                                                                                                                                                                                                                                              ; 190     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~31                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~30                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~29                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~28                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~27                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~26                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~25                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~24                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~23                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~22                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~21                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~20                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~19                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~18                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~17                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~16                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~15                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~14                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~13                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~12                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~11                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~10                                                                                                                                                                                                                      ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~9                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~8                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~7                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~6                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~5                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~4                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~3                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~2                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~1                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~0                                                                                                                                                                                                                       ; 176     ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                 ; 160     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                  ; 145     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; 135     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 110     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 110     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 110     ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 110     ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                  ; 96      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                  ; 96      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[35]                                                                                                                                                                                                                        ; 88      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[34]                                                                                                                                                                                                                        ; 88      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[33]                                                                                                                                                                                                                        ; 88      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[32]                                                                                                                                                                                                                        ; 88      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                                          ; 88      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                       ; 87      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                                          ; 79      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                          ; 78      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; 78      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; 77      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_src2_reg[3]~2                                                                                                                                                                                                                                                                                                      ; 77      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_src2_reg[3]~2                                                                                                                                                                                                                                                                                                      ; 77      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                          ; 77      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                          ; 77      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                          ; 77      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                          ; 77      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                          ; 77      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                           ; 76      ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                 ; 76      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                                                   ; 75      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                       ; 75      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                            ; 75      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                            ; 74      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                            ; 74      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                            ; 74      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                            ; 74      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                            ; 74      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                            ; 74      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                            ; 74      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                       ; 73      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                               ; 72      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_stall                                                                                                                                                                                                                                                                                                          ; 72      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                      ; 71      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_stall                                                                                                                                                                                                                                                                                                          ; 71      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; 68      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; 67      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                      ; 67      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; 66      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                    ; 66      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                              ; 66      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                              ; 66      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[79]                                                                                                                                                             ; 65      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_src2_reg[3]~1                                                                                                                                                                                                                                                                                                      ; 62      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_src2_reg[3]~1                                                                                                                                                                                                                                                                                                      ; 62      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                          ; 61      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                      ; 60      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_ctrl_ld32                                                                                                                                                                                                                                                                                                          ; 59      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_alu_result~0                                                                                                                                                                                                                                                                                                       ; 59      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_alu_result~0                                                                                                                                                                                                                                                                                                       ; 59      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|Equal15~0                                                                                                                                                                                                                                                                                             ; 57      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[0]                                                                                                                                                                                                                                                                                                            ; 57      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                ; 56      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|Equal9~0                                                                                                                                                                                                                                                                                               ; 55      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                          ; 54      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[0]                                                                                                                                                                                                                                                                                                            ; 54      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                           ; 53      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                              ; 52      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                    ; 48      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_rot_rn[3]                                                                                                                                                                                                                                                                                                          ; 48      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_1_s0_translator|waitrequest_reset_override                                                                                                                                                                                                           ; 48      ;
; soc_system:u0|soc_system_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                           ; 48      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                          ; 48      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                          ; 48      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                              ; 48      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                       ; 47      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                      ; 47      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                          ; 47      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                           ; 47      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                           ; 47      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; 46      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter_001|byteen_reg[1]~1                                                                                                                                                                                                                                  ; 46      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|jtag_ram_access                                                                                                                                                                        ; 46      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                      ; 46      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|jtag_ram_access                                                                                                                                                                        ; 46      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 46      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 46      ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                                                                                                                ; 45      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                                                                                                                                                                                                    ; 45      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset~DUPLICATE                                                                                                                                                                                                                      ; 44      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                               ; 44      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 44      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 44      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush                                                                                                                                                                                                                                                                                                         ; 44      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                      ; 44      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|cr[6]~0                                                                                                                                                                                                                                                                                                              ; 44      ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                               ; 44      ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                               ; 44      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                              ; 44      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                       ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                                                                                                                                                                                                 ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                                 ; 43      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_logic_op[0]                                                                                                                                                                                                                                                                                                        ; 43      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_logic_op[1]                                                                                                                                                                                                                                                                                                        ; 43      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_logic_op[1]                                                                                                                                                                                                                                                                                                        ; 43      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                   ; 43      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_pipe_flush                                                                                                                                                                                                                                                                                                         ; 42      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                           ; 42      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                    ; 42      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|m0_write~0                                                                                                                                                                                                                                                                  ; 42      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mul_stall_d3                                                                                                                                                                                                                                                                                                       ; 41      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mul_stall_d3                                                                                                                                                                                                                                                                                                       ; 41      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_src1_hazard_E                                                                                                                                                                                                                                                                                                      ; 41      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|Equal282~0                                                                                                                                                                                                                                                                                                           ; 41      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; 40      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_src1_hazard_E                                                                                                                                                                                                                                                                                                      ; 40      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|Equal282~0                                                                                                                                                                                                                                                                                                           ; 40      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                   ; 40      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                              ; 40      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg~DUPLICATE                                                                                                                                                 ; 39      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                 ; 39      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                               ; 39      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|update_jdo_strobe                                                  ; 39      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|update_jdo_strobe                                                  ; 39      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                     ; 39      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                           ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; 38      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|always0~0                                                                                                                                                                                                                                                                                                ; 38      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 38      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|take_action_ocimem_b                                               ; 38      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|take_action_ocimem_b                                               ; 38      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                       ; 38      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                  ; 38      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                                 ; 37      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                                 ; 37      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpus0_cpus1_s0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                 ; 37      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                               ; 37      ;
; ~GND                                                                                                                                                                                                                                                                                                                                                        ; 36      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                 ; 36      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                                                                                                                                                                                                    ; 36      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                           ; 36      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                               ; 36      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                        ; 35      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|always0~1                                                                                                                                                                                                                                                                                                ; 35      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|Equal0~6                                                                                                                                                                                                                                                                                                 ; 35      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                              ; 35      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                         ; 35      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                          ; 35      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                          ; 35      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 35      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 35      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_cpu_s1_jtag_debug_module_phy|virtual_state_sdr~0                                                                           ; 35      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_cpu_s0_jtag_debug_module_phy|virtual_state_sdr~0                                                                           ; 35      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|always0~0                                                                                                                                                                                                                                                                                                ; 34      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|force_reload                                                                                                                                                                                                                                                                                             ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                    ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux|src0_valid~0                                                                                                                                                                                                                        ; 34      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                                  ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                                                      ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                          ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|always2~0                                                                                                                                                                                                                 ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|internal_beginbursttransfer~1                                                                                                                                                                                         ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux|src1_valid~0                                                                                                                                                                                                                        ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                                                      ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                          ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                               ; 34      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_cpu2_fifo_clear                                                                                                                                                                                                                                                                                   ; 34      ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                         ; 34      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                ; 33      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                ; 33      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu1_cpu2_fifo_clear                                                                                                                                                                                                                                                                                  ; 33      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_ctrl_ld                                                                                                                                                                                                                                                                                                            ; 33      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ctrl_ld                                                                                                                                                                                                                                                                                                            ; 33      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_src2_hazard_A                                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_src2_hazard_M                                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_src2_hazard_A                                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_src2_hazard_M                                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|address[8]                                                                                                                                                                                                                                               ; 33      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_logic                                                                                                                                                                                                                                                                                                         ; 33      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_burstwrap[5]~0                                                                                                                                                  ; 33      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|address[8]                                                                                                                                                                                                                                               ; 33      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|internal_begintransfer                                                                                                                                                                                                    ; 33      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_ctrl_logic                                                                                                                                                                                                                                                                                                         ; 33      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_break:the_soc_system_cpu_s1_nios2_oci_break|break_readreg[31]~0                                                                                                                                                              ; 33      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_oci_break:the_soc_system_cpu_s0_nios2_oci_break|break_readreg[13]~0                                                                                                                                                              ; 33      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_cpu1_fifo_clear                                                                                                                                                                                                                                                                                   ; 33      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                               ; 33      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                   ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                     ; 32      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|snap_strobe~0                                                                                                                                                                                                                                                                                            ; 32      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|snap_strobe~0                                                                                                                                                                                                                                                                                            ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_rot_rn[2]~1                                                                                                                                                                                                                                                                                                        ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_rot_rn[1]~0                                                                                                                                                                                                                                                                                                        ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2998w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2987w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode3008w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2968w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2958w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2948w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2938w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2928w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2918w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2908w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2891w[3]                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|Add5~3                                                                                                                                                                                                                                                                                                               ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|Add5~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_rot_fill_bit                                                                                                                                                                                                                                                                                                       ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|address_reg_a[2]                                                                                                                                                                                                                                  ; 32      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|address_reg_a[3]                                                                                                                                                                                                                                  ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_rot_rn[4]                                                                                                                                                                                                                                                                                                          ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_rot_fill_bit                                                                                                                                                                                                                                                                                                       ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[27]~1                                                                                                                                                                                                                                                                                                         ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[27]~0                                                                                                                                                                                                                                                                                                         ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_wr_data_unfiltered[11]~1                                                                                                                                                                                                                                                                                           ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_wr_data_unfiltered[11]~0                                                                                                                                                                                                                                                                                           ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[27]~1                                                                                                                                                                                                                                                                                                         ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[27]~0                                                                                                                                                                                                                                                                                                         ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_wr_data_unfiltered[11]~1                                                                                                                                                                                                                                                                                           ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_wr_data_unfiltered[11]~0                                                                                                                                                                                                                                                                                           ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                             ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_break:the_soc_system_cpu_s1_nios2_oci_break|break_readreg[31]~1                                                                                                                                                              ; 32      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_oci_break:the_soc_system_cpu_s0_nios2_oci_break|break_readreg[13]~1                                                                                                                                                              ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                 ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                 ; 32      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|Equal15~0                                                                                                                                                                                                                                                                                              ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_rot_rn[4]                                                                                                                                                                                                                                                                                                          ; 32      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_rot_rn[3]                                                                                                                                                                                                                                                                                                          ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                        ; 31      ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                       ; 31      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|Equal15~0                                                                                                                                                                                                                                                                                              ; 31      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_cpu1_fifo_clear                                                                                                                                                                                                                                                                                   ; 31      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu1_cpu2_fifo_clear                                                                                                                                                                                                                                                                                   ; 31      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; 31      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; 31      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                     ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                                   ; 30      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_cpu1_fifo_clear                                                                                                                                                                                                                                                                                  ; 30      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_hbreak_req                                                                                                                                                                                                                                                                                                         ; 30      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[12]                                                                                                                                                                                                                                                                                                             ; 30      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_hbreak_req                                                                                                                                                                                                                                                                                                         ; 30      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|always2~0                                                                                                                                                                                                             ; 30      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                       ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                   ; 29      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[12]                                                                                                                                                                                                                                                                                                             ; 29      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                   ; 28      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                     ; 28      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_ic_tag_rd_addr_nxt[6]~1                                                                                                                                                                                                                                                                                            ; 28      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_ic_tag_rd_addr_nxt[6]~0                                                                                                                                                                                                                                                                                            ; 28      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                                                                                                                                                           ; 28      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_ic_data_rd_addr_nxt[0]~0                                                                                                                                                                                                                                                                                           ; 28      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:jtag_uart_cpu_s0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                         ; 28      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s0_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                                                       ; 28      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                ; 28      ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                 ; 28      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~0                                                                                                                                                           ; 28      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                        ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                  ; 27      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                  ; 27      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg|oci_reg_readdata~1                                                                                                                                                             ; 27      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_avalon_reg:the_soc_system_cpu_s0_nios2_avalon_reg|oci_reg_readdata~1                                                                                                                                                             ; 27      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush_waddr[8]~2                                                                                                                                                                                                                                                                                              ; 27      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush_waddr[8]~1                                                                                                                                                                                                                                                                                              ; 27      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                  ; 27      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|address_register[18]~1                                                                                                                                                                                                ; 27      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|address_register[18]~0                                                                                                                                                                                                ; 27      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_retaddr                                                                                                                                                                                                                                                                                                       ; 27      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[64]                                                                                                                                                         ; 27      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_ctrl_retaddr                                                                                                                                                                                                                                                                                                       ; 27      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; 27      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ctrl_ld32~DUPLICATE                                                                                                                                                                                                                                                                                                ; 26      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_pipe_flush_waddr[5]~2                                                                                                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_pipe_flush_waddr[5]~1                                                                                                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_pipe_flush_waddr[5]~0                                                                                                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_pipe_flush_waddr[8]~0                                                                                                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_src2_reg[0]~31                                                                                                                                                                                                                                                                                                     ; 26      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                  ; 26      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_src2_reg[0]~31                                                                                                                                                                                                                                                                                                     ; 26      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_iw[4]                                                                                                                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[4]                                                                                                                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|i_read~reg0                                                                                                                                                                                                                                                                                                          ; 26      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                          ; 26      ;
; soc_system:u0|soc_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                        ; 26      ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                      ; 26      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[16]                                                                                                                                                                                                                                                                                                             ; 25      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[14]                                                                                                                                                                                                                                                                                                             ; 25      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[13]                                                                                                                                                                                                                                                                                                             ; 25      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[14]                                                                                                                                                                                                                                                                                                             ; 25      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|MonDReg[23]~0                                                                                                                                                                          ; 25      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|MonDReg[1]~0                                                                                                                                                                           ; 25      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                               ; 25      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_ctrl_alu_subtract~DUPLICATE                                                                                                                                                                                                                                                                                        ; 24      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                          ; 24      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[15]                                                                                                                                                                                                                                                                                                             ; 24      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[16]                                                                                                                                                                                                                                                                                                             ; 24      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[15]                                                                                                                                                                                                                                                                                                             ; 24      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[13]                                                                                                                                                                                                                                                                                                             ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 24      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~1                                                                                                                                                                                                                                    ; 24      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[3]                                                                                                                                                                                                                                                                                                       ; 24      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[4]                                                                                                                                                                                                                                                                                                       ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; 23      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0                                                                                                                                 ; 23      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0                                                                                                                                  ; 23      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                   ; 23      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_iw[1]~1                                                                                                                                                                                                                                                                                                            ; 23      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|F_iw~0                                                                                                                                                                                                                                                                                                               ; 23      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_iw[16]~1                                                                                                                                                                                                                                                                                                           ; 23      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[13]~0                                                                                                                                                                                                                                                                                                         ; 23      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                                                                                                                                     ; 23      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_logic_op[0]                                                                                                                                                                                                                                                                                                        ; 23      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 23      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                   ; 23      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~1                                                                                                                                                                                                                                    ; 23      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|d_write~reg0                                                                                                                                                                                                                                                                                                         ; 23      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|m0_read~0                                                                                                                                                                                                                                                                   ; 23      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                          ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                   ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                    ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                    ; 22      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                         ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[10]~0                                                                                                                                                                                      ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[10]~0                                                                                                                                                                                      ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[10]~0                                                                                                                                                                                      ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[31]~0                                                                                                                                                                                      ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[31]~0                                                                                                                                                                                      ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[31]~0                                                                                                                                                                                      ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[31]~0                                                                                                                                                                                      ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_1_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[31]~0                                                                                                                                                                                      ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                        ; 22      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                   ; 22      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|F_iw~0                                                                                                                                                                                                                                                                                                               ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                                                                                                                 ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[65]                                                                                                                                                         ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                  ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                   ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:timer_cpu_s1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                  ; 22      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_mem_baddr[2]                                                                                                                                                                                                                                                                                                       ; 22      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[2]                                                                                                                                                                                                                                                                                                       ; 22      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                   ; 21      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                 ; 21      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable                                                                                                                                                                                                                            ; 21      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                        ; 21      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[75]~5                                                                                                                                                      ; 21      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[74]~4                                                                                                                                                      ; 21      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[73]~3                                                                                                                                                      ; 21      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[72]~2                                                                                                                                                      ; 21      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[91]                                                                                                                                                         ; 21      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                  ; 21      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                    ; 21      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|cpu2_cpu1_fifo_wrreq~0                                                                                                                                                                                                                                                                                ; 21      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|d_write~reg0                                                                                                                                                                                                                                                                                                         ; 21      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu1_cpu2_fifo_wrreq~0                                                                                                                                                                                                                                                                                 ; 21      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                    ; 21      ;
; soc_system:u0|soc_system_sdram:sdram|WideOr9~0                                                                                                                                                                                                                                                                                                              ; 21      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                              ; 21      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                              ; 21      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                   ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                            ; 20      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:jtag_uart_cpu_s1_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                               ; 20      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; 20      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                      ; 20      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                         ; 20      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                  ; 20      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[18]~1                                                                                                                                                                                                                                                                                                         ; 20      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[18]~1                                                                                                                                                                                                                                                                                                         ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[71]~1                                                                                                                                                      ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[70]~0                                                                                                                                                      ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                          ; 20      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                 ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|internal_begintransfer~0                                                                                                                                                                                              ; 20      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable                                                                                                                                                                                                                             ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                   ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                   ; 19      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_translator_avalon_universal_master_0_agent|av_waitrequest                                                                                                                                                                                   ; 19      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr~19                                                                    ; 19      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr~19                                                                    ; 19      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                          ; 19      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                           ; 19      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                         ; 19      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~3                                                                                                              ; 19      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                   ; 19      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~3                                                                                                             ; 19      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                  ; 19      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                       ; 19      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                    ; 19      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                      ; 19      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                   ; 19      ;
; soc_system:u0|soc_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                      ; 19      ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|Equal1~0                                                                                                                                                                                                                                   ; 19      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                            ; 19      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[7]                                                                                                                                                                                           ; 19      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:timer_cpu_s0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                  ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; 18      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                               ; 18      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                               ; 18      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready                                                                                                                                                                                                                                                    ; 18      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                             ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                  ; 18      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|norm_intr_req                                                                                                                                                                                                                                                                                                        ; 18      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|norm_intr_req                                                                                                                                                                                                                                                                                                        ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                  ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                  ; 18      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[13]~0                                                                                                                                                                                                                                                                                                         ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                  ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator|internal_beginbursttransfer~0                                                                                                                                                                                         ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                  ; 18      ;
; soc_system:u0|pwm:pwm_cpu_s0_8|Equal0~2                                                                                                                                                                                                                                                                                                                     ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                               ; 18      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                             ; 18      ;
; soc_system:u0|soc_system_sdram:sdram|always5~0                                                                                                                                                                                                                                                                                                              ; 18      ;
; soc_system:u0|soc_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                              ; 18      ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[4]                                                                                                                                                                                                                                                                                                                   ; 18      ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[5]                                                                                                                                                                                                                                                                                                                   ; 18      ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[6]                                                                                                                                                                                                                                                                                                                   ; 18      ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[3]                                                                                                                                                                                                                                                                                                                   ; 18      ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[7]                                                                                                                                                                                                                                                                                                                   ; 18      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                               ; 18      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                               ; 18      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                     ; 18      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                      ; 17      ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                            ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                                                    ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                                                                                                                                                                                              ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                                                              ; 17      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                         ; 17      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|period_h_wr_strobe                                                                                                                                                                                                                                                                                       ; 17      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|period_l_wr_strobe~0                                                                                                                                                                                                                                                                                     ; 17      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s0|period_h_wr_strobe~0                                                                                                                                                                                                                                                                                     ; 17      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                          ; 17      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                          ; 17      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_iw[3]                                                                                                                                                                                                                                                                                                              ; 17      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                              ; 17      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                          ; 17      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                                                                                      ; 17      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|m0_read~0                                                                                                                                                                                                                                                                   ; 17      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; 17      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                  ; 17      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                 ; 17      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                                                                                                 ; 17      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                              ; 17      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                   ; 17      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                          ; 17      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                          ; 17      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                               ; 17      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                               ; 17      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[2]                                                                                                                                                                                                                                                      ; 17      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[1]                                                                                                                                                                                                                                                      ; 17      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                          ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                           ; 16      ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                         ; 16      ;
; soc_system:u0|soc_system_timer_cpu_s0:timer_cpu_s1|period_l_wr_strobe                                                                                                                                                                                                                                                                                       ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_1_s0_translator|av_readdata_pre[0]                                                                                                                                                                                                                   ; 16      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~1                                                                                                 ; 16      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|read_0                                                                                                                                                                                                                                                                                           ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter|always10~1                                                                                                                                                                                                                                           ; 16      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|read_0                                                                                                                                                                                                                                                                                           ; 16      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[18]~21                                                                ; 16      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[19]~21                                                                ; 16      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_slow_inst_result_nxt[27]~8                                                                                                                                                                                                                                                                                         ; 16      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_slow_inst_result_nxt[22]~14                                                                                                                                                                                                                                                                                        ; 16      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|fifo_wr                                                                                                                                                                                                                                                                                          ; 16      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                      ; 16      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|Equal171~0                                                                                                                                                                                                                                                                                                           ; 16      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                      ; 16      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|Equal171~0                                                                                                                                                                                                                                                                                                           ; 16      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]~0                                                                                                                                                                                                                                     ; 16      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                    ; 16      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]~0                                                                                                                                                                                                                                     ; 16      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                    ; 16      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|fifo_wr                                                                                                                                                                                                                                                                                          ; 16      ;
; soc_system:u0|soc_system_sdram:sdram|WideOr17~0                                                                                                                                                                                                                                                                                                             ; 16      ;
; soc_system:u0|soc_system_sdram:sdram|m_data[4]~0                                                                                                                                                                                                                                                                                                            ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1                                                                                                                                                               ; 16      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready                                                                                                                                                                                                                                                     ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                                                                                                 ; 16      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                                                                                    ; 16      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                            ; 16      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                           ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                           ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                          ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                           ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                          ; 16      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                          ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                           ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                            ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                                                                                                                                                                                                                                                                                 ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                                                                                                                                                 ; 15      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 15      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 15      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 15      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|wr_rfifo                                                                                                                                                                                                                                                                                         ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|wr_rfifo                                                                                                                                                                                                                                                                                         ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_agent:sdram_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent|av_waitrequest~0                                                                                                                                                                           ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter_001|always5~0                                                                                                                                                                                                                                        ; 15      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                                                                                      ; 15      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk|take_action_ocimem_a~0                                             ; 15      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                             ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                                                                                                                                      ; 15      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                   ; 15      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                   ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:hps_only_master_master_translator_avalon_universal_master_0_agent|av_waitrequest                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                           ; 15      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                      ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                  ; 15      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                         ; 15      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[1]                                                                                                                                                                                                                                                                                                            ; 15      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[3]                                                                                                                                                                                                                                                                                                            ; 15      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[2]                                                                                                                                                                                                                                                                                                            ; 15      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                               ; 15      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                              ; 15      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                              ; 15      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                              ; 15      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                      ; 15      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                     ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~3                                                                                                                                                                                                                                                                                 ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~2                                                                                                                                                                                                                                                                                 ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[7]~reg0                                                                                                                                                                                                                                                                              ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                                                                                                                                                                                                 ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                 ; 14      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                      ; 14      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                               ; 14      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                  ; 14      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|wb_wacc~0                                                                                                                                                                                                                                                                                                            ; 14      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|jtag_ram_rd~0                                                                                                                                                                          ; 14      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|jtag_ram_rd~0                                                                                                                                                                          ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d0_int_bytes_remaining[5]~0                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~2                                                                                                                           ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                            ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_6_s0_translator|av_write                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator|av_write                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_8_s0_translator|av_write                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_1_s0_translator|av_write                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_2_s0_translator|av_write                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_3_s0_translator|av_write                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_4_s0_translator|av_write                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_5_s0_translator|av_write                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                    ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_7:mm_interconnect_7|altera_merlin_slave_translator:i2c_cpu_s1_mm_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                        ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                         ; 14      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|cpu2_cpu1_fifo_rdreq~0                                                                                                                                                                                                                                                                                 ; 14      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|cpu2_cpu1_fifo_rdreq~0                                                                                                                                                                                                                                                                                 ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 14      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~0                                                                                                                                  ; 14      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal2~0                                                                                                                                   ; 14      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~0                                                                                                                                 ; 14      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal2~0                                                                                                                                  ; 14      ;
; soc_system:u0|soc_system_sdram:sdram|pending~3                                                                                                                                                                                                                                                                                                              ; 14      ;
; soc_system:u0|soc_system_sdram:sdram|pending~2                                                                                                                                                                                                                                                                                                              ; 14      ;
; soc_system:u0|soc_system_sdram:sdram|pending~0                                                                                                                                                                                                                                                                                                              ; 14      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|full_dff                                                                                                                                                                                                ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                                                                                                     ; 14      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|full_dff                                                                                                                                                                                               ; 14      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[3]                                                                                                                                                                                                                                                                                                            ; 14      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                     ; 13      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                         ; 13      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_valid_from_E~DUPLICATE                                                                                                                                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:i2c_cpu_s0_mm_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                              ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~1                                                                                                                                                                                                                                                     ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~0                                                                                                                                                                                                                                                     ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                                                                                                                                                                    ; 13      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                             ; 13      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_src2_reg[4]~29                                                                                                                                                                                                                                                                                                     ; 13      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_src2_reg[4]~29                                                                                                                                                                                                                                                                                                     ; 13      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                                                                                                                                                                                                                                       ; 13      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                              ; 13      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                           ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|Selector4~1                                                                                                                     ; 13      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                       ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                           ; 13      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                         ; 13      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                         ; 13      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                     ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                                                                                                  ; 13      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_rreq                                                                                                                                                                                              ; 13      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                              ; 13      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_valid_from_E                                                                                                                                                                                                                                                                                                       ; 13      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_rreq                                                                                                                                                                                              ; 13      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                              ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                           ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                           ; 13      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~2                                                                                                                                                                                                                                     ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                     ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[6]~10                                                                 ; 13      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[6]~9                                                                  ; 13      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[14]~10                                                                ; 13      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[14]~9                                                                 ; 13      ;
; soc_system:u0|soc_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                            ; 13      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                              ; 13      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|valid_wreq                                                                                                                                                                                              ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                          ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                 ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                 ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                           ; 13      ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[3]~1                                                                                                                                                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent|WideOr0~0                                                                                                                                                                                        ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent|WideOr0~0                                                                                                                                                                                        ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                           ; 13      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                                                                                    ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                          ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                         ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                             ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[2]                                                                                                                                                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src2[4]                                                                                                                                                                                                                                                                                                            ; 13      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                          ; 13      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                          ; 13      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                          ; 13      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                          ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[1]                                                                                                                                                                                                                                                     ; 13      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[2]                                                                                                                                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                           ; 12      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~4                                                                                                ; 12      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~1                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                   ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[52]                                                                                                                                                                                                                        ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[51]                                                                                                                                                                                                                        ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[53]                                                                                                                                                                                                                        ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux_001|src_data[54]                                                                                                                                                                                                                        ; 12      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal6~0                                                                                                                                                                                                                          ; 12      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                        ; 12      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                                                                                                                                         ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_valid~0                                                                                                                                                                                                                                                                                                            ; 12      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_data_depend~1                                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_data_depend~0                                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[3]                                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[0]                                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_valid~0                                                                                                                                                                                                                                                                                                            ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_data_depend~1                                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_data_depend~0                                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_burstwrap[4]~1                                                                                                                                                  ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[1]                                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[4]                                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[0]                                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                             ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                             ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                             ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~1                                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~2                                                                                                                                                                                                                   ; 12      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|full_dff                                                                                                                                                                                                ; 12      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|full_dff                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                                     ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                                         ; 12      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                    ; 12      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                    ; 12      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_data[5]~0                                                                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr                                              ; 12      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr                                             ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1                                                                                                                                                           ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:fifo_bridge_cpum_cpus1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                          ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~0                                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~0                                                                                                                                                                                                                   ; 12      ;
; soc_system:u0|soc_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|Equal10~0                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|full_dff                                                                                                                                                                                                ; 12      ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|Equal10~0                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                           ; 12      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                         ; 12      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[7]                                                                                                                                                                                                                                                                                                            ; 12      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[0]                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[0]                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_BVALID[0]                                                                                                                                                                                                                                                         ; 12      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                    ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                 ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                 ; 11      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~0                                                                                                                                                                                                                     ; 11      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|decode_oma:decode3|w_anode2980w[1]~0                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                             ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_dp_offset_nxt[1]~2                                                                                                                                                                                                                                                                                           ; 11      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_dp_offset_nxt[0]~1                                                                                                                                                                                                                                                                                           ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                             ; 11      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                  ; 11      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|pending_read_count~0                                                                                                                                                                                                                                                        ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[1]                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[2]                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:cpu_s0_instruction_master_translator_avalon_universal_master_0_agent|av_waitrequest                                                                                                                                                                                 ; 11      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[2]                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[3]                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|i2c_master_byte_ctrl:byte_controller|dcnt[2]~0                                                                                                                                                                                                                                                                       ; 11      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s1|cr[5]                                                                                                                                                                                                                                                                                                                ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                               ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~4                                                                                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                 ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|A_st_data[0]                                                                                                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|A_st_data[0]                                                                                                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_sdram:sdram|Equal0~2                                                                                                                                                                                                                                                                                                               ; 11      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                       ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                  ; 11      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|m0_read~0                                                                                                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                   ; 11      ;
; soc_system:u0|soc_system_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                             ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|write_cp_ready                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]                                                                                                                                                                                           ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src2[1]                                                                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[2]                                                                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[3]                                                                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[9]                                                                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|E_src1[4]                                                                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[6]                                                                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[3]                                                                                                                                                                                                                                                       ; 11      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[1]                                                                                                                                                                                                                                                      ; 11      ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RVALID[0]                                                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ; 10      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_src1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                  ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                         ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                         ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~3                                                                                                                                                                                                                      ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s0_translator|av_readdata_pre[5]~3                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s0_translator|av_readdata_pre[5]~2                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:fifo_bridge_cpum_cpus1_s0_translator|av_readdata_pre[5]~0                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator|av_readdata_pre[0]~2                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator|av_readdata_pre[0]~1                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator|av_readdata_pre[0]~0                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                        ; 10      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_dp_offset_nxt[1]~2                                                                                                                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_dp_offset_nxt[0]~1                                                                                                                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|ic_fill_dp_offset_nxt[2]~0                                                                                                                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|ic_fill_dp_offset_nxt[2]~0                                                                                                                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                                                                                                                                     ; 10      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                                  ; 10      ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|D_iw[11]                                                                                                                                                                                                                                                                                                             ; 10      ;
; soc_system:u0|pwm:pwm_cpu_s0_1|counter[0]~0                                                                                                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|pwm:pwm_cpu_s0_1|Equal2~1                                                                                                                                                                                                                                                                                                                     ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~0                                                                                                                                          ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:cpu_s0_instruction_master_translator|burstcount_register_lint[2]                                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                    ; 10      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~0                                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                   ; 10      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                                                                                                                                                                                   ; 10      ;
; soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                                                                   ; 10      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                                             ; 10      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~2                                                                                                              ; 10      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~1                                                                                                              ; 10      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                                            ; 10      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~2                                                                                                             ; 10      ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~1                                                                                                             ; 10      ;
; soc_system:u0|soc_system_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                                                                                                                                     ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[44]                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                 ; 10      ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|m0_write~0                                                                                                                                                                                                                                                                  ; 10      ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[3]~0                                                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_sdram:sdram|f_select                                                                                                                                                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|D_iw[7]                                                                                                                                                                                                                                                                                                              ; 10      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                           ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                          ; M10K_X41_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                          ; M10K_X41_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                          ; M10K_X38_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                          ; M10K_X38_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu1_to_cpu2|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                          ; M10K_X38_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpus0_cpus1|fifo:fifo_cpu2_to_cpu1|scfifo:scfifo_component|scfifo_rjg1:auto_generated|a_dpfifo_6r91:dpfifo|altsyncram_dke1:FIFOram|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                          ; M10K_X41_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96      ; 4                           ; 23                          ; 4                           ; 23                          ; 92                  ; 1           ; 0          ; None                                          ; M10K_X41_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_t2j1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 1           ; 0          ; None                                          ; M10K_X38_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96      ; 4                           ; 23                          ; 4                           ; 23                          ; 92                  ; 1           ; 0          ; None                                          ; M10K_X14_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 23           ; 4            ; 23           ; yes                    ; no                      ; yes                    ; yes                     ; 92      ; 4                           ; 23                          ; 4                           ; 23                          ; 92                  ; 1           ; 0          ; None                                          ; M10K_X26_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 66           ; 4            ; 66           ; yes                    ; no                      ; yes                    ; yes                     ; 264     ; 4                           ; 66                          ; 4                           ; 66                          ; 264                 ; 2           ; 0          ; None                                          ; M10K_X41_Y10_N0, M10K_X41_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0          ; None                                          ; M10K_X38_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht|altsyncram:the_altsyncram|altsyncram_5dn1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; soc_system_cpu_s0_bht_ram.mif                 ; M10K_X49_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                          ; M10K_X69_Y28_N0, M10K_X41_Y27_N0, M10K_X58_Y27_N0, M10K_X69_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag|altsyncram:the_altsyncram|altsyncram_gpn1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072    ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0          ; soc_system_cpu_s0_ic_tag_ram.mif              ; M10K_X49_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f5f1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; soc_system_cpu_s0_ociram_default_contents.mif ; M10K_X41_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a|altsyncram:the_altsyncram|altsyncram_5rm1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; soc_system_cpu_s0_rf_ram_a.mif                ; M10K_X38_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b|altsyncram:the_altsyncram|altsyncram_6rm1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; soc_system_cpu_s0_rf_ram_b.mif                ; M10K_X38_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; soc_system_cpu_s1_bht_ram.mif                 ; M10K_X26_Y52_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_ic_data_module:soc_system_cpu_s1_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                          ; M10K_X26_Y51_N0, M10K_X14_Y51_N0, M10K_X14_Y50_N0, M10K_X14_Y52_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag|altsyncram:the_altsyncram|altsyncram_hpn1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072    ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0          ; soc_system_cpu_s1_ic_tag_ram.mif              ; M10K_X26_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_g5f1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; soc_system_cpu_s1_ociram_default_contents.mif ; M10K_X38_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a|altsyncram:the_altsyncram|altsyncram_7rm1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; soc_system_cpu_s1_rf_ram_a.mif                ; M10K_X14_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b|altsyncram:the_altsyncram|altsyncram_8rm1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; soc_system_cpu_s1_rf_ram_b.mif                ; M10K_X14_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                          ; M10K_X26_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                          ; M10K_X26_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                          ; M10K_X26_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                          ; M10K_X41_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                          ; M10K_X14_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                          ; M10K_X14_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                          ; M10K_X26_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_onchip_sram:onchip_sram|altsyncram:the_altsyncram|altsyncram_5aj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Single Port      ; Single Clock ; 90112        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2883584 ; 90112                       ; 32                          ; --                          ; --                          ; 2883584             ; 352         ; 0          ; soc_system_onchip_sram.hex                    ; M10K_X58_Y23_N0, M10K_X26_Y13_N0, M10K_X58_Y19_N0, M10K_X38_Y10_N0, M10K_X58_Y25_N0, M10K_X41_Y18_N0, M10K_X76_Y33_N0, M10K_X49_Y19_N0, M10K_X69_Y23_N0, M10K_X26_Y21_N0, M10K_X26_Y15_N0, M10K_X41_Y31_N0, M10K_X5_Y39_N0, M10K_X5_Y34_N0, M10K_X49_Y40_N0, M10K_X26_Y34_N0, M10K_X49_Y42_N0, M10K_X41_Y39_N0, M10K_X26_Y38_N0, M10K_X5_Y35_N0, M10K_X5_Y42_N0, M10K_X14_Y42_N0, M10K_X26_Y10_N0, M10K_X69_Y35_N0, M10K_X58_Y13_N0, M10K_X14_Y16_N0, M10K_X26_Y22_N0, M10K_X26_Y9_N0, M10K_X49_Y13_N0, M10K_X49_Y10_N0, M10K_X41_Y25_N0, M10K_X49_Y21_N0, M10K_X58_Y30_N0, M10K_X49_Y12_N0, M10K_X14_Y13_N0, M10K_X49_Y11_N0, M10K_X14_Y10_N0, M10K_X14_Y25_N0, M10K_X38_Y9_N0, M10K_X14_Y21_N0, M10K_X49_Y29_N0, M10K_X14_Y24_N0, M10K_X38_Y33_N0, M10K_X38_Y16_N0, M10K_X26_Y64_N0, M10K_X49_Y65_N0, M10K_X5_Y46_N0, M10K_X41_Y59_N0, M10K_X26_Y46_N0, M10K_X5_Y45_N0, M10K_X26_Y66_N0, M10K_X38_Y58_N0, M10K_X26_Y43_N0, M10K_X49_Y59_N0, M10K_X38_Y57_N0, M10K_X41_Y52_N0, M10K_X69_Y30_N0, M10K_X58_Y21_N0, M10K_X49_Y69_N0, M10K_X41_Y37_N0, M10K_X49_Y71_N0, M10K_X69_Y33_N0, M10K_X58_Y32_N0, M10K_X49_Y36_N0, M10K_X38_Y36_N0, M10K_X38_Y32_N0, M10K_X41_Y60_N0, M10K_X26_Y74_N0, M10K_X26_Y71_N0, M10K_X26_Y68_N0, M10K_X41_Y50_N0, M10K_X38_Y62_N0, M10K_X41_Y64_N0, M10K_X41_Y73_N0, M10K_X26_Y53_N0, M10K_X38_Y68_N0, M10K_X41_Y71_N0, M10K_X38_Y63_N0, M10K_X38_Y74_N0, M10K_X38_Y50_N0, M10K_X49_Y60_N0, M10K_X26_Y73_N0, M10K_X49_Y61_N0, M10K_X41_Y66_N0, M10K_X41_Y72_N0, M10K_X26_Y56_N0, M10K_X26_Y69_N0, M10K_X38_Y72_N0, M10K_X26_Y29_N0, M10K_X41_Y24_N0, M10K_X14_Y23_N0, M10K_X38_Y23_N0, M10K_X41_Y26_N0, M10K_X49_Y67_N0, M10K_X38_Y64_N0, M10K_X49_Y30_N0, M10K_X38_Y38_N0, M10K_X49_Y44_N0, M10K_X26_Y41_N0, M10K_X14_Y61_N0, M10K_X41_Y67_N0, M10K_X5_Y48_N0, M10K_X14_Y58_N0, M10K_X14_Y60_N0, M10K_X49_Y50_N0, M10K_X38_Y54_N0, M10K_X14_Y66_N0, M10K_X41_Y46_N0, M10K_X14_Y62_N0, M10K_X5_Y54_N0, M10K_X41_Y41_N0, M10K_X5_Y41_N0, M10K_X38_Y41_N0, M10K_X38_Y37_N0, M10K_X26_Y40_N0, M10K_X5_Y44_N0, M10K_X5_Y40_N0, M10K_X26_Y37_N0, M10K_X5_Y38_N0, M10K_X41_Y42_N0, M10K_X38_Y40_N0, M10K_X26_Y61_N0, M10K_X38_Y71_N0, M10K_X38_Y69_N0, M10K_X14_Y71_N0, M10K_X26_Y60_N0, M10K_X38_Y73_N0, M10K_X49_Y52_N0, M10K_X41_Y58_N0, M10K_X38_Y52_N0, M10K_X41_Y54_N0, M10K_X49_Y62_N0, M10K_X49_Y51_N0, M10K_X49_Y66_N0, M10K_X41_Y62_N0, M10K_X41_Y70_N0, M10K_X38_Y51_N0, M10K_X49_Y72_N0, M10K_X38_Y61_N0, M10K_X41_Y47_N0, M10K_X41_Y40_N0, M10K_X38_Y45_N0, M10K_X41_Y57_N0, M10K_X41_Y16_N0, M10K_X49_Y26_N0, M10K_X49_Y41_N0, M10K_X58_Y33_N0, M10K_X26_Y26_N0, M10K_X49_Y18_N0, M10K_X5_Y37_N0, M10K_X14_Y44_N0, M10K_X49_Y24_N0, M10K_X41_Y44_N0, M10K_X5_Y32_N0, M10K_X58_Y22_N0, M10K_X58_Y17_N0, M10K_X38_Y13_N0, M10K_X49_Y20_N0, M10K_X38_Y35_N0, M10K_X49_Y32_N0, M10K_X14_Y22_N0, M10K_X38_Y21_N0, M10K_X26_Y33_N0, M10K_X41_Y36_N0, M10K_X49_Y14_N0, M10K_X49_Y64_N0, M10K_X49_Y68_N0, M10K_X14_Y65_N0, M10K_X14_Y67_N0, M10K_X38_Y42_N0, M10K_X41_Y43_N0, M10K_X49_Y38_N0, M10K_X26_Y32_N0, M10K_X49_Y39_N0, M10K_X49_Y54_N0, M10K_X41_Y68_N0, M10K_X14_Y59_N0, M10K_X26_Y67_N0, M10K_X14_Y57_N0, M10K_X49_Y70_N0, M10K_X38_Y66_N0, M10K_X38_Y70_N0, M10K_X14_Y56_N0, M10K_X14_Y70_N0, M10K_X14_Y53_N0, M10K_X38_Y56_N0, M10K_X38_Y59_N0, M10K_X26_Y59_N0, M10K_X38_Y67_N0, M10K_X41_Y55_N0, M10K_X38_Y60_N0, M10K_X26_Y62_N0, M10K_X49_Y57_N0, M10K_X26_Y57_N0, M10K_X41_Y48_N0, M10K_X26_Y54_N0, M10K_X49_Y55_N0, M10K_X26_Y48_N0, M10K_X41_Y11_N0, M10K_X58_Y16_N0, M10K_X69_Y34_N0, M10K_X49_Y16_N0, M10K_X76_Y32_N0, M10K_X14_Y11_N0, M10K_X69_Y22_N0, M10K_X38_Y31_N0, M10K_X76_Y36_N0, M10K_X58_Y29_N0, M10K_X58_Y18_N0, M10K_X26_Y12_N0, M10K_X5_Y14_N0, M10K_X38_Y11_N0, M10K_X49_Y17_N0, M10K_X41_Y13_N0, M10K_X49_Y23_N0, M10K_X69_Y27_N0, M10K_X26_Y14_N0, M10K_X58_Y35_N0, M10K_X41_Y28_N0, M10K_X14_Y31_N0, M10K_X14_Y39_N0, M10K_X69_Y29_N0, M10K_X26_Y31_N0, M10K_X26_Y44_N0, M10K_X26_Y35_N0, M10K_X49_Y33_N0, M10K_X76_Y35_N0, M10K_X14_Y35_N0, M10K_X49_Y34_N0, M10K_X38_Y43_N0, M10K_X41_Y45_N0, M10K_X38_Y30_N0, M10K_X38_Y12_N0, M10K_X5_Y36_N0, M10K_X26_Y11_N0, M10K_X14_Y36_N0, M10K_X14_Y12_N0, M10K_X14_Y30_N0, M10K_X14_Y19_N0, M10K_X26_Y30_N0, M10K_X5_Y33_N0, M10K_X38_Y17_N0, M10K_X49_Y47_N0, M10K_X14_Y32_N0, M10K_X49_Y43_N0, M10K_X38_Y29_N0, M10K_X49_Y35_N0, M10K_X14_Y18_N0, M10K_X14_Y20_N0, M10K_X49_Y48_N0, M10K_X58_Y36_N0, M10K_X5_Y43_N0, M10K_X26_Y19_N0, M10K_X69_Y25_N0, M10K_X26_Y23_N0, M10K_X58_Y34_N0, M10K_X38_Y22_N0, M10K_X41_Y15_N0, M10K_X38_Y14_N0, M10K_X49_Y46_N0, M10K_X26_Y20_N0, M10K_X14_Y27_N0, M10K_X14_Y29_N0, M10K_X58_Y20_N0, M10K_X49_Y22_N0, M10K_X14_Y28_N0, M10K_X58_Y26_N0, M10K_X26_Y18_N0, M10K_X14_Y37_N0, M10K_X14_Y43_N0, M10K_X49_Y27_N0, M10K_X58_Y31_N0, M10K_X26_Y39_N0, M10K_X38_Y20_N0, M10K_X14_Y17_N0, M10K_X26_Y63_N0, M10K_X14_Y64_N0, M10K_X14_Y54_N0, M10K_X26_Y70_N0, M10K_X26_Y65_N0, M10K_X14_Y72_N0, M10K_X41_Y63_N0, M10K_X14_Y68_N0, M10K_X14_Y63_N0, M10K_X41_Y69_N0, M10K_X26_Y47_N0, M10K_X5_Y51_N0, M10K_X5_Y53_N0, M10K_X5_Y50_N0, M10K_X14_Y55_N0, M10K_X41_Y51_N0, M10K_X38_Y55_N0, M10K_X5_Y49_N0, M10K_X26_Y55_N0, M10K_X14_Y47_N0, M10K_X5_Y47_N0, M10K_X5_Y52_N0, M10K_X26_Y50_N0, M10K_X41_Y61_N0, M10K_X41_Y65_N0, M10K_X14_Y69_N0, M10K_X49_Y63_N0, M10K_X41_Y74_N0, M10K_X38_Y65_N0, M10K_X26_Y72_N0, M10K_X38_Y47_N0, M10K_X38_Y48_N0, M10K_X38_Y53_N0, M10K_X26_Y58_N0, M10K_X41_Y56_N0, M10K_X41_Y49_N0, M10K_X26_Y45_N0, M10K_X49_Y49_N0, M10K_X49_Y56_N0, M10K_X41_Y53_N0, M10K_X49_Y53_N0, M10K_X14_Y46_N0, M10K_X49_Y45_N0, M10K_X49_Y58_N0, M10K_X14_Y34_N0, M10K_X14_Y26_N0, M10K_X26_Y24_N0, M10K_X41_Y19_N0, M10K_X41_Y38_N0, M10K_X14_Y40_N0, M10K_X26_Y28_N0, M10K_X41_Y17_N0, M10K_X38_Y39_N0, M10K_X49_Y31_N0, M10K_X26_Y16_N0, M10K_X41_Y29_N0, M10K_X49_Y15_N0, M10K_X14_Y15_N0, M10K_X58_Y28_N0, M10K_X41_Y34_N0, M10K_X41_Y21_N0, M10K_X38_Y28_N0, M10K_X26_Y27_N0, M10K_X69_Y32_N0, M10K_X41_Y30_N0, M10K_X38_Y15_N0, M10K_X58_Y24_N0, M10K_X69_Y36_N0, M10K_X69_Y31_N0, M10K_X41_Y12_N0, M10K_X38_Y25_N0, M10K_X14_Y33_N0, M10K_X76_Y34_N0, M10K_X41_Y22_N0, M10K_X69_Y24_N0, M10K_X38_Y19_N0, M10K_X14_Y14_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                              ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 4           ; 2.00                ; 174               ;
; DSP Block           ; 4           ; --                  ; 87                ;
; DSP 18-bit Element  ; 4           ; 2.00                ; 174               ;
; Unsigned Multiplier ; 4           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 29,725 / 289,320 ( 10 % ) ;
; C12 interconnects                           ; 1,424 / 13,420 ( 11 % )   ;
; C2 interconnects                            ; 10,061 / 119,108 ( 8 % )  ;
; C4 interconnects                            ; 5,959 / 56,300 ( 11 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 2,616 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 16 / 16 ( 100 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 3 / 7 ( 43 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 149 / 287 ( 52 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 106 / 156 ( 68 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 10 / 28 ( 36 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 5,080 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,603 / 12,676 ( 13 % )   ;
; R14/C12 interconnect drivers                ; 2,460 / 20,720 ( 12 % )   ;
; R3 interconnects                            ; 12,518 / 130,992 ( 10 % ) ;
; R6 interconnects                            ; 19,271 / 266,960 ( 7 % )  ;
; Spine clocks                                ; 89 / 360 ( 25 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 296          ; 37           ; 296          ; 0            ; 33           ; 372       ; 296          ; 0            ; 372       ; 372       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 77           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 264          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 335          ; 76           ; 372          ; 339          ; 0         ; 76           ; 372          ; 0         ; 0         ; 347          ; 326          ; 372          ; 372          ; 372          ; 347          ; 326          ; 372          ; 372          ; 372          ; 295          ; 326          ; 301          ; 372          ; 372          ; 372          ; 372          ; 108          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FAN_CTRL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                   ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                      ; Destination Clock(s)                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; u0|system_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|system_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 788.7             ;
; altera_reserved_tck,I/O                                              ; altera_reserved_tck                                                  ; 548.6             ;
; altera_reserved_tck                                                  ; altera_reserved_tck                                                  ; 290.7             ;
; u0|pwm_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk    ; u0|pwm_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk    ; 186.8             ;
; u0|sdram_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk  ; u0|sdram_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk  ; 144.2             ;
; u0|system_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|system_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 142.9             ;
; clock_50_1                                                           ; clock_50_1                                                           ; 90.8              ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                               ; Destination Register                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                              ; 6.529             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                              ; 6.529             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                              ; 6.529             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; 5.240             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; 5.240             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; 5.240             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                            ; 4.964             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                            ; 4.964             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                            ; 4.964             ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|DRsize.000 ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[0]  ; 4.865             ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[1]      ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[0]  ; 4.865             ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                    ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.794             ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.794             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                                                                                   ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.794             ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|state                                                                                                                                                              ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.794             ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|count[1]                                                                                                                                                           ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.794             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; 4.784             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; 4.784             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                               ; 4.634             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                               ; 4.634             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                               ; 4.634             ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|DRsize.100 ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[35] ; 4.621             ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[36]     ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[35] ; 4.621             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                                                                                                                            ; 4.577             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                                                                                                                            ; 4.577             ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[16]     ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[15] ; 4.524             ;
; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|DRsize.010 ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[15] ; 4.524             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[15] ; 4.524             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                              ; soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck|sr[15] ; 4.524             ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|state                                                                                                                                                              ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.405             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                                                                                                                                                                                                                   ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.405             ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|count[1]                                                                                                                                                           ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.405             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                ; soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                             ; 4.401             ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                    ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.298             ;
; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s1|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                    ; 4.298             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                                                                                                                                                        ; 4.256             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                                                                                                                                                        ; 4.256             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0                                                                                                                                                                                                            ; 4.230             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[8]~reg0                                                                                                                                                                                                            ; 4.230             ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|DRsize.000 ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[0]  ; 4.070             ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[1]      ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[0]  ; 4.070             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                ; soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                            ; 3.995             ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|DRsize.010 ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[15] ; 3.989             ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[16]     ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[15] ; 3.989             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                                                                                                                                ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[15] ; 3.989             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                                                                                                                               ; 3.757             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                                                                                                                               ; 3.757             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                                                                                                                               ; 3.757             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                            ; soc_system:u0|pwm:pwm_cpu_s0_6|data_out                                                                                                                                                                                                                                                   ; 3.145             ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|DRsize.100 ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[35] ; 3.099             ;
; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[36]     ; soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck|sr[35] ; 3.099             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_6_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_6|data_out                                                                                                                                                                                                                                                   ; 3.019             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_6_s0_translator|wait_latency_counter[1]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_6|data_out                                                                                                                                                                                                                                                   ; 2.960             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_6_s0_translator|wait_latency_counter[0]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_6|data_out                                                                                                                                                                                                                                                   ; 2.856             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                            ; soc_system:u0|pwm:pwm_cpu_s0_2|data_out                                                                                                                                                                                                                                                   ; 2.740             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_2_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_2|data_out                                                                                                                                                                                                                                                   ; 2.736             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_7_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 2.722             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_8|data_out                                                                                                                                                                                                                                                   ; 2.651             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                            ; soc_system:u0|pwm:pwm_cpu_s0_8|data_out                                                                                                                                                                                                                                                   ; 2.628             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_8_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_8|data_out                                                                                                                                                                                                                                                   ; 2.612             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                            ; soc_system:u0|pwm:pwm_cpu_s0_5|data_out                                                                                                                                                                                                                                                   ; 2.596             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_5_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_5|data_out                                                                                                                                                                                                                                                   ; 2.588             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator|wait_latency_counter[0]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 2.552             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                            ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 2.454             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_6|data_out                                                                                                                                                                                                                                                   ; 1.997             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 1.752             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_2|data_out                                                                                                                                                                                                                                                   ; 1.677             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_8|data_out                                                                                                                                                                                                                                                   ; 1.596             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_5|data_out                                                                                                                                                                                                                                                   ; 1.511             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_6|data_out                                                                                                                                                                                                                                                   ; 1.393             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_6|data_out                                                                                                                                                                                                                                                   ; 1.299             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 1.289             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                    ; soc_system:u0|pwm:pwm_cpu_s0_1|data_out                                                                                                                                                                                                                                                   ; 1.221             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_5|data_out                                                                                                                                                                                                                                                   ; 1.214             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_2|data_out                                                                                                                                                                                                                                                   ; 1.212             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_3|data_out                                                                                                                                                                                                                                                   ; 1.208             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_1|data_out                                                                                                                                                                                                                                                   ; 1.197             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                            ; soc_system:u0|pwm:pwm_cpu_s0_3|data_out                                                                                                                                                                                                                                                   ; 1.176             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_3_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_3|data_out                                                                                                                                                                                                                                                   ; 1.164             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_2_s0_translator|wait_latency_counter[1]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_2|data_out                                                                                                                                                                                                                                                   ; 1.130             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_2|data_out                                                                                                                                                                                                                                                   ; 1.130             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_2_s0_translator|wait_latency_counter[0]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_2|data_out                                                                                                                                                                                                                                                   ; 1.130             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_7_s0_translator|wait_latency_counter[1]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 1.102             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 1.102             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 1.088             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_5|data_out                                                                                                                                                                                                                                                   ; 1.078             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_8|data_out                                                                                                                                                                                                                                                   ; 1.069             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:pwm_cpu_s0_4_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; soc_system:u0|pwm:pwm_cpu_s0_4|data_out                                                                                                                                                                                                                                                   ; 1.067             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_5|data_out                                                                                                                                                                                                                                                   ; 1.062             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_7|data_out                                                                                                                                                                                                                                                   ; 1.061             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_6|data_out                                                                                                                                                                                                                                                   ; 1.043             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_8|data_out                                                                                                                                                                                                                                                   ; 1.041             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_8|data_out                                                                                                                                                                                                                                                   ; 1.008             ;
; soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                           ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a36~portb_address_reg0                                                                                       ; 1.005             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_4_s0_translator|wait_latency_counter[1]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_4|data_out                                                                                                                                                                                                                                                   ; 1.004             ;
; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                      ; soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_a3j1:auto_generated|ram_block1a36~portb_address_reg0                                                                                       ; 0.989             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_1_s0_translator|wait_latency_counter[1]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_1|data_out                                                                                                                                                                                                                                                   ; 0.988             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:pwm_cpu_s0_3_s0_translator|wait_latency_counter[0]                                                                                                                                                ; soc_system:u0|pwm:pwm_cpu_s0_3|data_out                                                                                                                                                                                                                                                   ; 0.983             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_2|data_out                                                                                                                                                                                                                                                   ; 0.981             ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                 ; soc_system:u0|pwm:pwm_cpu_s0_5|data_out                                                                                                                                                                                                                                                   ; 0.972             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSEMA5F31C6 for design "soc_system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 368 total pins
    Info (169086): Pin HPS_DDR3_ADDR[0] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[1] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[2] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[3] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[4] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[5] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[6] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[7] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[8] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[9] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[10] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[11] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[12] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[13] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ADDR[14] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_BA[0] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_BA[1] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_BA[2] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_CAS_N not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_CKE not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_CK_N not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_CK_P not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_CS_N not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DM[0] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DM[1] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DM[2] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DM[3] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_ODT not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_RAS_N not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_RESET_N not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_WE_N not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[0] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[1] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[2] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[3] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[4] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[5] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[6] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[7] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[8] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[9] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[10] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[11] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[12] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[13] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[14] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[15] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[16] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[17] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[18] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[19] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[20] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[21] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[22] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[23] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[24] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[25] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[26] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[27] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[28] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[29] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[30] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQ[31] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQS_N[0] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQS_N[1] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQS_N[2] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQS_N[3] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQS_P[0] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQS_P[1] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQS_P[2] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_DQS_P[3] not assigned to an exact location on the device
    Info (169086): Pin HPS_DDR3_RZQ not assigned to an exact location on the device
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896
Info (184020): Starting Fitter periphery placement operations
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896
Info (11191): Automatically promoted 16 clocks (16 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 33 fanout uses global clock CLKCTRL_G11
    Info (11162): soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 847 fanout uses global clock CLKCTRL_G7
    Info (11162): soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3
    Info (11162): soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 6973 fanout uses global clock CLKCTRL_G0
    Info (11162): soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1447 fanout uses global clock CLKCTRL_G1
    Info (11162): soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 551 fanout uses global clock CLKCTRL_G2
    Info (11162): CLOCK_50~inputCLKENA0 with 1357 fanout uses global clock CLKCTRL_G5
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 851 fanout uses global clock CLKCTRL_G4
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): soc_system:u0|soc_system_cpu_s0:cpu_s0|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 with 2368 fanout uses global clock CLKCTRL_G6
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 2233 fanout uses global clock CLKCTRL_G10
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 1296 fanout uses global clock CLKCTRL_G13
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 1021 fanout uses global clock CLKCTRL_G15
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 594 fanout uses global clock CLKCTRL_G12
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 466 fanout uses global clock CLKCTRL_G14
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 241 fanout uses global clock CLKCTRL_G8
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~CLKENA0 with 211 fanout uses global clock CLKCTRL_G9
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:06
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_cpu_s1.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_cpu_s0.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(527): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(528): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'soc_system_timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|sdram_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name {u0|sdram_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|sdram_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|sdram_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {u0|sdram_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|sdram_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|sdram_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase -193.46 -duty_cycle 50.00 -name {u0|sdram_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|sdram_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|system_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name {u0|system_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|system_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|system_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {u0|system_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|system_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|system_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 15 -duty_cycle 50.00 -name {u0|system_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|system_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pwm_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 9 -multiply_by 68 -duty_cycle 50.00 -name {u0|pwm_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pwm_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pwm_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 251 -duty_cycle 50.00 -name {u0|pwm_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pwm_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|fpga2hps|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3426
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|pwm_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pwm_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pwm_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u0|sdram_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|sdram_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|sdram_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|sdram_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|system_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|system_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|system_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|system_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u0|sdram_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with master clock period: 20.000 found on PLL node: u0|sdram_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 10.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 31 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   37.000   clock_27_1
    Info (332111):   20.000   clock_50_1
    Info (332111):   20.000   clock_50_2
    Info (332111):   20.000   clock_50_3
    Info (332111):   20.000   clock_50_4
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.647 u0|pwm_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):  664.411 u0|pwm_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    1.398 u0|sdram_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   13.986 u0|sdram_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   13.986 u0|sdram_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.666 u0|system_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    8.000 u0|system_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   40.000 u0|system_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 251 registers into blocks of type EC
    Extra Info (176218): Packed 128 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 66 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:20
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:30
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:01:47
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 63.91 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSEMA5F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSEMA5F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:50
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 78 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[27] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[29] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[31] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[33] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[35] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[21] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[23] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[25] has a permanently enabled output enable
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable
    Info (169065): Pin ADC_CS_N has a permanently disabled output enable
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable
    Info (169065): Pin PS2_CLK has a permanently disabled output enable
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable
    Info (169065): Pin PS2_DAT has a permanently disabled output enable
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard
Info (144001): Generated suppressed messages file C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 2735 megabytes
    Info: Processing ended: Fri Dec 19 16:09:53 2014
    Info: Elapsed time: 00:09:36
    Info: Total CPU time (on all processors): 00:09:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system.fit.smsg.


