// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_fdtd_2d_optimized,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.731250,HLS_SYN_LAT=5541053901,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=6,HLS_SYN_FF=2395,HLS_SYN_LUT=7158,HLS_VERSION=2018_2}" *)

module kernel_fdtd_2d_optimized (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmax,
        nx,
        ny,
        ex_address0,
        ex_ce0,
        ex_we0,
        ex_d0,
        ex_q0,
        ex_address1,
        ex_ce1,
        ex_q1,
        ey_address0,
        ey_ce0,
        ey_we0,
        ey_d0,
        ey_q0,
        hz_address0,
        hz_ce0,
        hz_q0,
        hz_address1,
        hz_ce1,
        hz_we1,
        hz_d1,
        hz_q1,
        p_fict_s_address0,
        p_fict_s_ce0,
        p_fict_s_q0
);

parameter    ap_ST_fsm_state1 = 78'd1;
parameter    ap_ST_fsm_state2 = 78'd2;
parameter    ap_ST_fsm_state3 = 78'd4;
parameter    ap_ST_fsm_state4 = 78'd8;
parameter    ap_ST_fsm_state5 = 78'd16;
parameter    ap_ST_fsm_state6 = 78'd32;
parameter    ap_ST_fsm_state7 = 78'd64;
parameter    ap_ST_fsm_state8 = 78'd128;
parameter    ap_ST_fsm_state9 = 78'd256;
parameter    ap_ST_fsm_state10 = 78'd512;
parameter    ap_ST_fsm_state11 = 78'd1024;
parameter    ap_ST_fsm_state12 = 78'd2048;
parameter    ap_ST_fsm_state13 = 78'd4096;
parameter    ap_ST_fsm_state14 = 78'd8192;
parameter    ap_ST_fsm_state15 = 78'd16384;
parameter    ap_ST_fsm_state16 = 78'd32768;
parameter    ap_ST_fsm_state17 = 78'd65536;
parameter    ap_ST_fsm_state18 = 78'd131072;
parameter    ap_ST_fsm_state19 = 78'd262144;
parameter    ap_ST_fsm_state20 = 78'd524288;
parameter    ap_ST_fsm_state21 = 78'd1048576;
parameter    ap_ST_fsm_state22 = 78'd2097152;
parameter    ap_ST_fsm_state23 = 78'd4194304;
parameter    ap_ST_fsm_state24 = 78'd8388608;
parameter    ap_ST_fsm_state25 = 78'd16777216;
parameter    ap_ST_fsm_state26 = 78'd33554432;
parameter    ap_ST_fsm_state27 = 78'd67108864;
parameter    ap_ST_fsm_state28 = 78'd134217728;
parameter    ap_ST_fsm_state29 = 78'd268435456;
parameter    ap_ST_fsm_state30 = 78'd536870912;
parameter    ap_ST_fsm_state31 = 78'd1073741824;
parameter    ap_ST_fsm_state32 = 78'd2147483648;
parameter    ap_ST_fsm_state33 = 78'd4294967296;
parameter    ap_ST_fsm_state34 = 78'd8589934592;
parameter    ap_ST_fsm_state35 = 78'd17179869184;
parameter    ap_ST_fsm_state36 = 78'd34359738368;
parameter    ap_ST_fsm_state37 = 78'd68719476736;
parameter    ap_ST_fsm_state38 = 78'd137438953472;
parameter    ap_ST_fsm_state39 = 78'd274877906944;
parameter    ap_ST_fsm_state40 = 78'd549755813888;
parameter    ap_ST_fsm_state41 = 78'd1099511627776;
parameter    ap_ST_fsm_state42 = 78'd2199023255552;
parameter    ap_ST_fsm_state43 = 78'd4398046511104;
parameter    ap_ST_fsm_state44 = 78'd8796093022208;
parameter    ap_ST_fsm_state45 = 78'd17592186044416;
parameter    ap_ST_fsm_state46 = 78'd35184372088832;
parameter    ap_ST_fsm_state47 = 78'd70368744177664;
parameter    ap_ST_fsm_state48 = 78'd140737488355328;
parameter    ap_ST_fsm_state49 = 78'd281474976710656;
parameter    ap_ST_fsm_state50 = 78'd562949953421312;
parameter    ap_ST_fsm_state51 = 78'd1125899906842624;
parameter    ap_ST_fsm_state52 = 78'd2251799813685248;
parameter    ap_ST_fsm_state53 = 78'd4503599627370496;
parameter    ap_ST_fsm_state54 = 78'd9007199254740992;
parameter    ap_ST_fsm_state55 = 78'd18014398509481984;
parameter    ap_ST_fsm_state56 = 78'd36028797018963968;
parameter    ap_ST_fsm_state57 = 78'd72057594037927936;
parameter    ap_ST_fsm_state58 = 78'd144115188075855872;
parameter    ap_ST_fsm_state59 = 78'd288230376151711744;
parameter    ap_ST_fsm_state60 = 78'd576460752303423488;
parameter    ap_ST_fsm_state61 = 78'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 78'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 78'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 78'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 78'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 78'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 78'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 78'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 78'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 78'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 78'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 78'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 78'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 78'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 78'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 78'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 78'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 78'd151115727451828646838272;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] tmax;
input  [31:0] nx;
input  [31:0] ny;
output  [19:0] ex_address0;
output   ex_ce0;
output   ex_we0;
output  [63:0] ex_d0;
input  [63:0] ex_q0;
output  [19:0] ex_address1;
output   ex_ce1;
input  [63:0] ex_q1;
output  [19:0] ey_address0;
output   ey_ce0;
output   ey_we0;
output  [63:0] ey_d0;
input  [63:0] ey_q0;
output  [19:0] hz_address0;
output   hz_ce0;
input  [63:0] hz_q0;
output  [19:0] hz_address1;
output   hz_ce1;
output   hz_we1;
output  [63:0] hz_d1;
input  [63:0] hz_q1;
output  [5:0] p_fict_s_address0;
output   p_fict_s_ce0;
input  [63:0] p_fict_s_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[19:0] ex_address0;
reg ex_ce0;
reg ex_we0;
reg ex_ce1;
reg[19:0] ey_address0;
reg ey_ce0;
reg ey_we0;
reg[63:0] ey_d0;
reg[19:0] hz_address0;
reg hz_ce0;
reg[19:0] hz_address1;
reg hz_ce1;
reg hz_we1;
reg p_fict_s_ce0;

(* fsm_encoding = "none" *) reg   [77:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] r0_address0;
reg    r0_ce0;
wire   [0:0] r0_q0;
wire   [5:0] r1_address0;
reg    r1_ce0;
wire   [0:0] r1_q0;
wire   [5:0] r2_address0;
reg    r2_ce0;
wire   [0:0] r2_q0;
wire   [5:0] q0_address0;
reg    q0_ce0;
wire   [0:0] q0_q0;
wire   [5:0] q1_address0;
reg    q1_ce0;
wire   [0:0] q1_q0;
wire   [5:0] q2_address0;
reg    q2_ce0;
wire   [0:0] q2_q0;
reg   [63:0] reg_729;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state69;
reg   [63:0] reg_734;
wire   [63:0] grp_fu_722_p2;
reg   [63:0] reg_739;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state76;
reg   [63:0] reg_747;
wire    ap_CS_fsm_state16;
reg   [63:0] reg_753;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state46;
wire   [5:0] t_1_fu_764_p2;
reg   [5:0] t_1_reg_2325;
wire    ap_CS_fsm_state2;
reg   [5:0] p_fict_addr_reg_2330;
wire   [0:0] exitcond1_fu_758_p2;
wire   [9:0] j_4_fu_781_p2;
reg   [9:0] j_4_reg_2338;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [19:0] tmp_1_fu_2304_p2;
reg   [19:0] tmp_1_reg_2356;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond3_fu_792_p2;
wire   [19:0] tmp_2_fu_2310_p2;
reg   [19:0] tmp_2_reg_2361;
wire   [9:0] j_5_fu_818_p2;
reg   [9:0] j_5_reg_2369;
wire    ap_CS_fsm_state7;
reg   [19:0] ey_addr_1_reg_2374;
wire   [0:0] exitcond4_fu_812_p2;
wire   [9:0] i_3_fu_849_p2;
reg   [0:0] p_Repl2_2_reg_2394;
wire   [10:0] p_Repl2_1_fu_917_p3;
reg   [10:0] p_Repl2_1_reg_2399;
wire   [51:0] new_mant_V_8_fu_1037_p3;
reg   [51:0] new_mant_V_8_reg_2404;
wire   [63:0] out_fu_1052_p1;
wire    ap_CS_fsm_state17;
wire   [19:0] next_mul_fu_1057_p2;
reg   [19:0] next_mul_reg_2414;
wire    ap_CS_fsm_state24;
wire   [9:0] i_5_fu_1069_p2;
reg   [9:0] i_5_reg_2422;
reg   [19:0] ex_addr_reg_2430;
wire    ap_CS_fsm_state25;
wire   [0:0] exitcond8_fu_1075_p2;
wire   [9:0] j_6_fu_1118_p2;
reg   [9:0] j_6_reg_2445;
reg   [0:0] p_Repl2_5_reg_2450;
wire   [10:0] p_Repl2_4_fu_1186_p3;
reg   [10:0] p_Repl2_4_reg_2455;
wire   [51:0] new_mant_V_9_fu_1306_p3;
reg   [51:0] new_mant_V_9_reg_2460;
wire   [63:0] out_1_fu_1321_p1;
wire    ap_CS_fsm_state35;
wire   [19:0] next_mul2_fu_1326_p2;
reg   [19:0] next_mul2_reg_2470;
wire    ap_CS_fsm_state42;
wire   [9:0] i_4_fu_1338_p2;
reg   [9:0] i_4_reg_2478;
wire   [19:0] tmp_10_fu_2316_p2;
reg   [19:0] tmp_10_reg_2483;
wire   [0:0] exitcond7_fu_1332_p2;
wire   [9:0] j_7_fu_1354_p2;
reg   [9:0] j_7_reg_2491;
wire    ap_CS_fsm_state43;
wire   [63:0] tmp_38_cast_fu_1370_p1;
reg   [63:0] tmp_38_cast_reg_2496;
wire   [0:0] exitcond_fu_1348_p2;
(* use_dsp48 = "no" *) wire   [19:0] tmp_28_fu_1375_p2;
reg   [19:0] tmp_28_reg_2507;
reg   [63:0] ex_load_2_reg_2517;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state53;
reg   [19:0] hz_addr_4_reg_2532;
reg   [10:0] loc_V_reg_2538;
wire    ap_CS_fsm_state61;
wire   [51:0] loc_V_1_fu_1413_p1;
reg   [51:0] loc_V_1_reg_2544;
reg   [5:0] p_Result_i_i_reg_2549;
wire    ap_CS_fsm_state62;
reg   [5:0] p_Result_i_i_19_reg_2554;
reg   [5:0] p_Result_1_i_i_reg_2559;
reg   [5:0] p_Result_2_i_i_reg_2564;
reg   [5:0] p_Result_3_i_i_reg_2569;
reg   [5:0] p_Result_4_i_i_reg_2574;
reg   [5:0] p_Result_5_i_i_reg_2579;
reg   [5:0] p_Result_6_i_i_reg_2584;
reg   [5:0] p_Result_7_i_i_reg_2589;
reg   [1:0] p_Result_8_i_i_fu_1595_p4;
reg   [1:0] p_Result_8_i_i_reg_2594;
wire   [5:0] this_assign_14_i_i_fu_1605_p1;
reg   [5:0] this_assign_14_i_i_reg_2599;
wire    ap_CS_fsm_state63;
wire    grp_lut_mul7_chunk_fu_607_ap_idle;
wire    grp_lut_mul7_chunk_fu_607_ap_ready;
wire    grp_lut_mul7_chunk_fu_607_ap_done;
wire    grp_lut_mul7_chunk_fu_630_ap_idle;
wire    grp_lut_mul7_chunk_fu_630_ap_ready;
wire    grp_lut_mul7_chunk_fu_630_ap_done;
wire    grp_lut_mul7_chunk_fu_653_ap_idle;
wire    grp_lut_mul7_chunk_fu_653_ap_ready;
wire    grp_lut_mul7_chunk_fu_653_ap_done;
wire    grp_lut_mul7_chunk_fu_676_ap_idle;
wire    grp_lut_mul7_chunk_fu_676_ap_ready;
wire    grp_lut_mul7_chunk_fu_676_ap_done;
wire    grp_lut_mul7_chunk_fu_699_ap_idle;
wire    grp_lut_mul7_chunk_fu_699_ap_ready;
wire    grp_lut_mul7_chunk_fu_699_ap_done;
reg    ap_block_state63_on_subcall_done;
wire   [39:0] tmp35_fu_1691_p2;
reg   [39:0] tmp35_reg_2604;
wire   [55:0] agg_result_V_i_i_fu_1772_p2;
reg   [55:0] agg_result_V_i_i_reg_2609;
wire    ap_CS_fsm_state64;
reg    ap_block_state64_on_subcall_done;
wire    ap_CS_fsm_state65;
wire   [63:0] grp_fu_726_p1;
reg   [63:0] in_assign_2_reg_2619;
wire    ap_CS_fsm_state68;
reg   [0:0] p_Repl2_11_reg_2624;
wire   [10:0] exp_V_fu_1793_p4;
reg   [10:0] exp_V_reg_2629;
wire   [51:0] mant_V_fu_1803_p1;
reg   [51:0] mant_V_reg_2634;
wire   [0:0] tmp_i_20_fu_1835_p2;
reg   [0:0] tmp_i_20_reg_2639;
wire   [10:0] new_exp_V_5_fu_1841_p2;
reg   [10:0] new_exp_V_5_reg_2644;
wire   [56:0] xf_V_14_fu_1989_p2;
reg   [56:0] xf_V_14_reg_2649;
wire   [5:0] tmp_48_fu_2029_p1;
reg   [5:0] tmp_48_reg_2658;
wire    ap_CS_fsm_state70;
wire   [0:0] tmp_45_fu_1999_p3;
wire   [0:0] tmp_58_fu_2105_p2;
reg   [0:0] tmp_58_reg_2693;
wire   [5:0] tmp_59_fu_2111_p1;
reg   [5:0] tmp_59_reg_2701;
wire   [5:0] i_6_fu_2115_p2;
reg   [5:0] i_6_reg_2709;
wire   [10:0] p_Repl2_10_fu_2143_p3;
reg   [10:0] p_Repl2_10_reg_2714;
wire   [51:0] p_Repl2_6_fu_2150_p3;
reg   [51:0] p_Repl2_6_reg_2719;
wire   [2:0] p_Result_5_fu_2157_p4;
wire    ap_CS_fsm_state71;
wire   [56:0] p_Result_7_fu_2286_p2;
wire   [63:0] out_2_fu_2299_p1;
wire    ap_CS_fsm_state72;
wire    grp_lut_mul7_chunk_fu_607_ap_start;
reg   [5:0] grp_lut_mul7_chunk_fu_607_d_V;
wire   [8:0] grp_lut_mul7_chunk_fu_607_ap_return;
wire    grp_lut_mul7_chunk_fu_630_ap_start;
reg   [5:0] grp_lut_mul7_chunk_fu_630_d_V;
wire   [8:0] grp_lut_mul7_chunk_fu_630_ap_return;
wire    grp_lut_mul7_chunk_fu_653_ap_start;
reg   [5:0] grp_lut_mul7_chunk_fu_653_d_V;
wire   [8:0] grp_lut_mul7_chunk_fu_653_ap_return;
wire    grp_lut_mul7_chunk_fu_676_ap_start;
reg   [5:0] grp_lut_mul7_chunk_fu_676_d_V;
wire   [8:0] grp_lut_mul7_chunk_fu_676_ap_return;
wire    grp_lut_mul7_chunk_fu_699_ap_start;
reg   [5:0] grp_lut_mul7_chunk_fu_699_d_V;
wire   [8:0] grp_lut_mul7_chunk_fu_699_ap_return;
reg   [5:0] t_reg_459;
reg   [9:0] j_reg_470;
wire    ap_CS_fsm_state5;
reg   [9:0] i_reg_482;
wire   [0:0] exitcond2_fu_775_p2;
reg   [9:0] j_1_reg_494;
wire    ap_CS_fsm_state23;
reg   [9:0] i_1_reg_505;
reg   [19:0] phi_mul_reg_516;
reg   [9:0] j_2_reg_528;
wire    ap_CS_fsm_state41;
wire   [0:0] exitcond9_fu_1063_p2;
reg   [9:0] i_2_reg_539;
reg   [19:0] phi_mul1_reg_550;
reg   [9:0] j_3_reg_562;
wire    ap_CS_fsm_state78;
reg   [2:0] p_Repl2_9_reg_573;
reg   [56:0] p_Val2_8_reg_584;
reg  signed [5:0] i_i_i_i_reg_596;
reg    grp_lut_mul7_chunk_fu_607_ap_start_reg;
reg    grp_lut_mul7_chunk_fu_630_ap_start_reg;
reg    grp_lut_mul7_chunk_fu_653_ap_start_reg;
reg    grp_lut_mul7_chunk_fu_676_ap_start_reg;
reg    grp_lut_mul7_chunk_fu_699_ap_start_reg;
wire   [63:0] tmp_fu_770_p1;
wire   [63:0] tmp_s_fu_787_p1;
wire   [63:0] tmp_31_cast_fu_833_p1;
wire   [63:0] tmp_32_cast_fu_844_p1;
wire   [63:0] tmp_35_cast_fu_1091_p1;
wire   [63:0] tmp_36_cast_fu_1113_p1;
wire   [63:0] tmp_40_cast_fu_1390_p1;
wire   [63:0] tmp_39_cast_fu_1395_p1;
wire   [63:0] tmp_i_i_i_i_fu_2095_p1;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
reg   [63:0] grp_fu_722_p0;
reg   [63:0] grp_fu_722_p1;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state57;
wire   [63:0] grp_fu_726_p0;
wire   [9:0] tmp_9_fu_802_p2;
wire   [19:0] tmp_5_cast_fu_824_p1;
(* use_dsp48 = "no" *) wire   [19:0] tmp_3_fu_828_p2;
(* use_dsp48 = "no" *) wire   [19:0] tmp_4_fu_839_p2;
wire   [63:0] p_Val2_s_fu_855_p1;
wire   [51:0] new_mant_V_fu_877_p1;
wire   [10:0] new_exp_V_fu_867_p4;
wire   [0:0] tmp_i_fu_885_p2;
wire   [0:0] tmp_1_i_fu_891_p2;
wire   [0:0] tmp_6_fu_911_p2;
wire   [10:0] p_new_exp_V_1_i_fu_903_p3;
wire   [10:0] new_exp_V_1_fu_897_p2;
wire   [9:0] tmp_11_fu_925_p4;
wire   [1:0] tmp_7_fu_941_p4;
wire   [0:0] icmp_fu_935_p2;
wire   [0:0] tmp_5_fu_961_p2;
wire   [1:0] p_shift_V_i_fu_957_p1;
wire   [1:0] shift_V_i_cast_fu_951_p2;
wire   [52:0] xf_V_4_i_cast_fu_881_p1;
wire   [52:0] tmp_2_i_fu_975_p3;
wire   [52:0] xf_V_fu_983_p3;
wire   [1:0] p_0274_2_i_fu_967_p3;
wire   [52:0] tmp_9_i_cast_fu_1005_p1;
wire   [54:0] p_i_cast_fu_991_p1;
wire   [54:0] tmp_9_i_fu_1001_p1;
wire   [52:0] r_V_15_fu_1009_p2;
wire   [54:0] r_V_16_fu_1015_p2;
wire   [0:0] tmp_8_i_fu_995_p2;
wire   [51:0] tmp_13_fu_1021_p1;
wire   [51:0] tmp_14_fu_1025_p1;
wire   [51:0] new_mant_V_1_fu_1029_p3;
wire   [63:0] p_Result_s_fu_1045_p4;
wire   [19:0] tmp_11_cast_fu_1081_p1;
wire   [19:0] tmp_15_fu_1085_p2;
wire   [9:0] tmp_12_fu_1097_p2;
wire   [19:0] tmp_13_cast_fu_1103_p1;
wire   [19:0] tmp_17_fu_1107_p2;
wire   [63:0] p_Val2_1_fu_1124_p1;
wire   [51:0] new_mant_V_4_fu_1146_p1;
wire   [10:0] new_exp_V_2_fu_1136_p4;
wire   [0:0] tmp_i6_fu_1154_p2;
wire   [0:0] tmp_1_i7_fu_1160_p2;
wire   [0:0] tmp_18_fu_1180_p2;
wire   [10:0] p_new_exp_V_1_i9_fu_1172_p3;
wire   [10:0] new_exp_V_3_fu_1166_p2;
wire   [9:0] tmp_22_fu_1194_p4;
wire   [1:0] tmp_21_fu_1210_p4;
wire   [0:0] icmp5_fu_1204_p2;
wire   [0:0] tmp_24_fu_1230_p2;
wire   [1:0] p_shift_V_i1_fu_1226_p1;
wire   [1:0] shift_V_i12_cast_fu_1220_p2;
wire   [52:0] xf_V_4_i5_cast_fu_1150_p1;
wire   [52:0] tmp_2_i1_fu_1244_p3;
wire   [52:0] xf_V_3_fu_1252_p3;
wire   [1:0] p_0274_2_i1_fu_1236_p3;
wire   [52:0] tmp_9_i19_cast_fu_1274_p1;
wire   [54:0] p_i17_cast_fu_1260_p1;
wire   [54:0] tmp_9_i1_fu_1270_p1;
wire   [52:0] r_V_17_fu_1278_p2;
wire   [54:0] r_V_18_fu_1284_p2;
wire   [0:0] tmp_8_i1_fu_1264_p2;
wire   [51:0] tmp_25_fu_1290_p1;
wire   [51:0] tmp_26_fu_1294_p1;
wire   [51:0] new_mant_V_3_fu_1298_p3;
wire   [63:0] p_Result_2_fu_1314_p4;
wire   [19:0] tmp_17_cast_fu_1360_p1;
wire   [19:0] tmp_27_fu_1364_p2;
wire   [19:0] tmp_18_cast_fu_1380_p1;
wire   [19:0] tmp_29_fu_1384_p2;
wire   [63:0] p_Val2_2_fu_1399_p1;
wire   [53:0] tmp_i_i_i_fu_1417_p4;
wire   [11:0] tmp_i_i_i_i_cast_fu_1430_p1;
wire   [11:0] sh_assign_fu_1433_p2;
wire   [10:0] tmp_41_i_i_i_fu_1447_p2;
wire   [0:0] isNeg_fu_1439_p3;
wire  signed [11:0] tmp_41_i_i_i_cast_fu_1452_p1;
wire   [11:0] sh_assign_1_fu_1456_p3;
wire  signed [31:0] sh_assign_1_cast_fu_1464_p1;
wire   [53:0] tmp_42_i_i_i_cast_fu_1472_p1;
wire   [53:0] tmp_43_i_i_i_fu_1476_p2;
wire   [168:0] tmp_i_i_i_cast_fu_1426_p1;
wire   [168:0] tmp_42_i_i_i_fu_1468_p1;
wire   [168:0] tmp_43_i_i_i_cast_fu_1482_p1;
wire   [168:0] tmp_44_i_i_i_fu_1486_p2;
wire   [168:0] smantissa_V_fu_1492_p3;
wire   [14:0] r_V_fu_1609_p3;
wire   [20:0] r_V_4_fu_1621_p3;
wire   [26:0] r_V_5_fu_1633_p3;
wire   [32:0] r_V_6_fu_1645_p3;
wire   [38:0] r_V_7_fu_1657_p3;
wire   [21:0] r_V_4_cast_fu_1629_p1;
wire   [21:0] r_V_cast_fu_1617_p1;
wire   [21:0] tmp32_fu_1669_p2;
wire   [39:0] r_V_7_cast_fu_1665_p1;
wire   [39:0] r_V_6_cast_fu_1653_p1;
wire   [39:0] r_V_5_cast_fu_1641_p1;
wire   [39:0] tmp33_fu_1679_p2;
wire   [39:0] tmp40_cast_fu_1675_p1;
wire   [39:0] tmp34_fu_1685_p2;
wire   [44:0] r_V_8_fu_1697_p3;
wire   [50:0] r_V_9_fu_1709_p3;
wire   [7:0] tmp_32_fu_1721_p1;
wire   [51:0] r_V_9_cast_fu_1717_p1;
wire   [51:0] r_V_8_cast_fu_1705_p1;
wire   [51:0] tmp36_fu_1736_p2;
wire   [1:0] tmp_37_fu_1746_p1;
wire   [55:0] r_V_11_fu_1725_p3;
wire   [55:0] tmp38_fu_1750_p4;
wire   [55:0] tmp44_cast_fu_1742_p1;
wire   [55:0] tmp39_fu_1760_p2;
wire   [55:0] tmp39_cast_fu_1733_p1;
wire   [55:0] tmp40_fu_1766_p2;
wire   [63:0] p_Val2_5_fu_1782_p1;
wire   [1:0] tmp_43_fu_1811_p4;
wire   [0:0] icmp1_fu_1821_p2;
wire   [10:0] p_i31_cast_cast_fu_1827_p3;
wire   [0:0] tmp_1_i1_fu_1847_p2;
wire   [0:0] tmp_2_i2_fu_1853_p2;
wire   [0:0] sel_tmp_i_fu_1885_p2;
wire   [0:0] sel_tmp1_i_fu_1891_p2;
wire   [10:0] shift_V_i34_cast_cas_fu_1859_p3;
wire   [10:0] shift_V_1_fu_1879_p2;
wire   [0:0] sel_tmp5_demorgan_i_fu_1905_p2;
wire   [0:0] tmp_3_i_fu_1867_p2;
wire   [0:0] sel_tmp5_i_fu_1911_p2;
wire   [0:0] sel_tmp6_i_fu_1917_p2;
wire   [10:0] shift_V_fu_1873_p2;
wire   [10:0] shift_V_2_fu_1897_p3;
wire   [10:0] shift_V_3_fu_1923_p3;
wire   [10:0] shift_V_4_fu_1931_p3;
wire   [51:0] tmp_5_i_cast_fu_1943_p1;
wire   [51:0] r_V_19_fu_1947_p2;
wire   [56:0] xf_V_6_fu_1807_p1;
wire   [56:0] tmp_5_i_fu_1939_p1;
wire   [56:0] r_V_2_i_cast_fu_1953_p1;
wire   [56:0] r_V_20_fu_1957_p2;
wire   [56:0] xf_V_13_fu_1963_p3;
reg   [56:0] p_Result_3_fu_1971_p4;
wire   [56:0] xf_V_11_fu_1981_p3;
wire   [4:0] tmp_47_fu_2007_p1;
wire   [6:0] p_shl_i_i_i_fu_2011_p3;
wire   [7:0] p_shl_i_i_i_cast_fu_2019_p1;
wire  signed [7:0] i_i_i_i_cast_fu_1995_p1;
wire   [7:0] Lo_assign_fu_2023_p2;
wire   [5:0] tmp_50_fu_2039_p1;
wire   [0:0] tmp_49_fu_2033_p2;
reg   [56:0] tmp_51_fu_2043_p4;
wire   [5:0] tmp_52_fu_2052_p2;
wire   [5:0] tmp_54_fu_2065_p3;
wire   [56:0] tmp_53_fu_2058_p3;
wire   [56:0] tmp_55_fu_2073_p1;
wire   [56:0] tmp_56_fu_2077_p2;
wire   [2:0] d_chunk_V_fu_2083_p1;
wire   [5:0] p_Result_4_fu_2087_p3;
wire   [0:0] tmp_7_i_fu_2125_p2;
wire   [0:0] tmp_6_i_fu_2138_p2;
wire   [10:0] p_2_i_fu_2130_p3;
wire   [51:0] new_mant_V_7_fu_2121_p1;
wire   [2:0] p_Result_6_fu_2167_p4;
wire   [5:0] tmp_60_fu_2181_p2;
wire   [5:0] tmp_61_fu_2186_p2;
wire   [5:0] tmp_62_fu_2191_p3;
wire   [5:0] tmp_64_fu_2203_p3;
wire   [5:0] tmp_63_fu_2197_p3;
wire   [5:0] tmp_65_fu_2209_p2;
wire   [56:0] loc_V_2_fu_2177_p1;
wire   [56:0] tmp_66_fu_2215_p1;
wire   [56:0] tmp_69_fu_2227_p2;
reg   [56:0] tmp_70_fu_2233_p4;
wire   [56:0] tmp_67_fu_2219_p1;
wire   [56:0] tmp_68_fu_2223_p1;
wire   [56:0] tmp_72_fu_2250_p2;
wire   [56:0] tmp_73_fu_2256_p2;
wire   [56:0] p_demorgan_fu_2262_p2;
wire   [56:0] tmp_74_fu_2268_p2;
wire   [56:0] tmp_71_fu_2243_p3;
wire   [56:0] tmp_75_fu_2274_p2;
wire   [56:0] tmp_76_fu_2280_p2;
wire   [63:0] p_Result_8_fu_2292_p4;
wire   [9:0] tmp_1_fu_2304_p0;
wire   [10:0] tmp_1_fu_2304_p1;
wire   [9:0] tmp_2_fu_2310_p0;
wire   [10:0] tmp_2_fu_2310_p1;
wire   [9:0] tmp_10_fu_2316_p0;
wire   [10:0] tmp_10_fu_2316_p1;
reg   [1:0] grp_fu_722_opcode;
reg   [77:0] ap_NS_fsm;
wire   [19:0] tmp_10_fu_2316_p00;
wire   [19:0] tmp_1_fu_2304_p00;
wire   [19:0] tmp_2_fu_2310_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 78'd1;
#0 grp_lut_mul7_chunk_fu_607_ap_start_reg = 1'b0;
#0 grp_lut_mul7_chunk_fu_630_ap_start_reg = 1'b0;
#0 grp_lut_mul7_chunk_fu_653_ap_start_reg = 1'b0;
#0 grp_lut_mul7_chunk_fu_676_ap_start_reg = 1'b0;
#0 grp_lut_mul7_chunk_fu_699_ap_start_reg = 1'b0;
end

kernel_fdtd_2d_opbkb #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
r0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r0_address0),
    .ce0(r0_ce0),
    .q0(r0_q0)
);

kernel_fdtd_2d_opcud #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
r1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r1_address0),
    .ce0(r1_ce0),
    .q0(r1_q0)
);

kernel_fdtd_2d_opdEe #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
r2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r2_address0),
    .ce0(r2_ce0),
    .q0(r2_q0)
);

kernel_fdtd_2d_opeOg #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
q0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q0_address0),
    .ce0(q0_ce0),
    .q0(q0_q0)
);

kernel_fdtd_2d_opfYi #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
q1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q1_address0),
    .ce0(q1_ce0),
    .q0(q1_q0)
);

kernel_fdtd_2d_opg8j #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
q2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q2_address0),
    .ce0(q2_ce0),
    .q0(q2_q0)
);

lut_mul7_chunk grp_lut_mul7_chunk_fu_607(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul7_chunk_fu_607_ap_start),
    .ap_done(grp_lut_mul7_chunk_fu_607_ap_done),
    .ap_idle(grp_lut_mul7_chunk_fu_607_ap_idle),
    .ap_ready(grp_lut_mul7_chunk_fu_607_ap_ready),
    .d_V(grp_lut_mul7_chunk_fu_607_d_V),
    .ap_return(grp_lut_mul7_chunk_fu_607_ap_return)
);

lut_mul7_chunk grp_lut_mul7_chunk_fu_630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul7_chunk_fu_630_ap_start),
    .ap_done(grp_lut_mul7_chunk_fu_630_ap_done),
    .ap_idle(grp_lut_mul7_chunk_fu_630_ap_idle),
    .ap_ready(grp_lut_mul7_chunk_fu_630_ap_ready),
    .d_V(grp_lut_mul7_chunk_fu_630_d_V),
    .ap_return(grp_lut_mul7_chunk_fu_630_ap_return)
);

lut_mul7_chunk grp_lut_mul7_chunk_fu_653(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul7_chunk_fu_653_ap_start),
    .ap_done(grp_lut_mul7_chunk_fu_653_ap_done),
    .ap_idle(grp_lut_mul7_chunk_fu_653_ap_idle),
    .ap_ready(grp_lut_mul7_chunk_fu_653_ap_ready),
    .d_V(grp_lut_mul7_chunk_fu_653_d_V),
    .ap_return(grp_lut_mul7_chunk_fu_653_ap_return)
);

lut_mul7_chunk grp_lut_mul7_chunk_fu_676(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul7_chunk_fu_676_ap_start),
    .ap_done(grp_lut_mul7_chunk_fu_676_ap_done),
    .ap_idle(grp_lut_mul7_chunk_fu_676_ap_idle),
    .ap_ready(grp_lut_mul7_chunk_fu_676_ap_ready),
    .d_V(grp_lut_mul7_chunk_fu_676_d_V),
    .ap_return(grp_lut_mul7_chunk_fu_676_ap_return)
);

lut_mul7_chunk grp_lut_mul7_chunk_fu_699(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul7_chunk_fu_699_ap_start),
    .ap_done(grp_lut_mul7_chunk_fu_699_ap_done),
    .ap_idle(grp_lut_mul7_chunk_fu_699_ap_idle),
    .ap_ready(grp_lut_mul7_chunk_fu_699_ap_ready),
    .d_V(grp_lut_mul7_chunk_fu_699_d_V),
    .ap_return(grp_lut_mul7_chunk_fu_699_ap_return)
);

kernel_fdtd_2d_ophbi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
kernel_fdtd_2d_ophbi_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_722_p0),
    .din1(grp_fu_722_p1),
    .opcode(grp_fu_722_opcode),
    .ce(1'b1),
    .dout(grp_fu_722_p2)
);

kernel_fdtd_2d_opibs #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
kernel_fdtd_2d_opibs_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_726_p0),
    .ce(1'b1),
    .dout(grp_fu_726_p1)
);

kernel_fdtd_2d_opjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
kernel_fdtd_2d_opjbC_U13(
    .din0(tmp_1_fu_2304_p0),
    .din1(tmp_1_fu_2304_p1),
    .dout(tmp_1_fu_2304_p2)
);

kernel_fdtd_2d_opjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
kernel_fdtd_2d_opjbC_U14(
    .din0(tmp_2_fu_2310_p0),
    .din1(tmp_2_fu_2310_p1),
    .dout(tmp_2_fu_2310_p2)
);

kernel_fdtd_2d_opjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
kernel_fdtd_2d_opjbC_U15(
    .din0(tmp_10_fu_2316_p0),
    .din1(tmp_10_fu_2316_p1),
    .dout(tmp_10_fu_2316_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul7_chunk_fu_607_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state62) | ((1'b0 == ap_block_state63_on_subcall_done) & (1'b1 == ap_CS_fsm_state63)))) begin
            grp_lut_mul7_chunk_fu_607_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul7_chunk_fu_607_ap_ready == 1'b1)) begin
            grp_lut_mul7_chunk_fu_607_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul7_chunk_fu_630_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state62) | ((1'b0 == ap_block_state63_on_subcall_done) & (1'b1 == ap_CS_fsm_state63)))) begin
            grp_lut_mul7_chunk_fu_630_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul7_chunk_fu_630_ap_ready == 1'b1)) begin
            grp_lut_mul7_chunk_fu_630_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul7_chunk_fu_653_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state62) | ((1'b0 == ap_block_state63_on_subcall_done) & (1'b1 == ap_CS_fsm_state63)))) begin
            grp_lut_mul7_chunk_fu_653_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul7_chunk_fu_653_ap_ready == 1'b1)) begin
            grp_lut_mul7_chunk_fu_653_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul7_chunk_fu_676_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state62) | ((1'b0 == ap_block_state63_on_subcall_done) & (1'b1 == ap_CS_fsm_state63)))) begin
            grp_lut_mul7_chunk_fu_676_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul7_chunk_fu_676_ap_ready == 1'b1)) begin
            grp_lut_mul7_chunk_fu_676_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul7_chunk_fu_699_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state62) | ((1'b0 == ap_block_state63_on_subcall_done) & (1'b1 == ap_CS_fsm_state63)))) begin
            grp_lut_mul7_chunk_fu_699_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul7_chunk_fu_699_ap_ready == 1'b1)) begin
            grp_lut_mul7_chunk_fu_699_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_792_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_1_reg_505 <= 10'd0;
    end else if (((exitcond8_fu_1075_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        i_1_reg_505 <= i_5_reg_2422;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_1063_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        i_2_reg_539 <= 10'd0;
    end else if (((exitcond_fu_1348_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        i_2_reg_539 <= i_4_reg_2478;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        i_i_i_i_reg_596 <= i_6_reg_2709;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        i_i_i_i_reg_596 <= 6'd18;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_reg_482 <= 10'd1;
    end else if (((exitcond4_fu_812_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_reg_482 <= i_3_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_792_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        j_1_reg_494 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        j_1_reg_494 <= j_5_reg_2369;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_1063_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        j_2_reg_528 <= 10'd1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        j_2_reg_528 <= j_6_reg_2445;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        j_3_reg_562 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        j_3_reg_562 <= j_7_reg_2491;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_470 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        j_reg_470 <= j_4_reg_2338;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        p_Repl2_9_reg_573 <= p_Result_5_fu_2157_p4;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        p_Repl2_9_reg_573 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_1063_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        phi_mul1_reg_550 <= 20'd0;
    end else if (((exitcond_fu_1348_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        phi_mul1_reg_550 <= next_mul2_reg_2470;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_792_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        phi_mul_reg_516 <= 20'd0;
    end else if (((exitcond8_fu_1075_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        phi_mul_reg_516 <= next_mul_reg_2414;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_1332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        t_reg_459 <= t_1_reg_2325;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_reg_459 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state64_on_subcall_done) & (1'b1 == ap_CS_fsm_state64))) begin
        agg_result_V_i_i_reg_2609 <= agg_result_V_i_i_fu_1772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_1075_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        ex_addr_reg_2430 <= tmp_35_cast_fu_1091_p1;
        j_6_reg_2445 <= j_6_fu_1118_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        ex_load_2_reg_2517 <= ex_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        exp_V_reg_2629 <= {{p_Val2_5_fu_1782_p1[62:52]}};
        mant_V_reg_2634 <= mant_V_fu_1803_p1;
        new_exp_V_5_reg_2644 <= new_exp_V_5_fu_1841_p2;
        p_Repl2_11_reg_2624 <= p_Val2_5_fu_1782_p1[32'd63];
        tmp_i_20_reg_2639 <= tmp_i_20_fu_1835_p2;
        xf_V_14_reg_2649 <= xf_V_14_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ey_addr_1_reg_2374 <= tmp_31_cast_fu_833_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        hz_addr_4_reg_2532 <= tmp_38_cast_reg_2496;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        i_4_reg_2478 <= i_4_fu_1338_p2;
        next_mul2_reg_2470 <= next_mul2_fu_1326_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_5_reg_2422 <= i_5_fu_1069_p2;
        next_mul_reg_2414 <= next_mul_fu_1057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_fu_1999_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
        i_6_reg_2709 <= i_6_fu_2115_p2;
        tmp_48_reg_2658 <= tmp_48_fu_2029_p1;
        tmp_58_reg_2693 <= tmp_58_fu_2105_p2;
        tmp_59_reg_2701 <= tmp_59_fu_2111_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        in_assign_2_reg_2619 <= grp_fu_726_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_4_reg_2338 <= j_4_fu_781_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_5_reg_2369 <= j_5_fu_818_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        j_7_reg_2491 <= j_7_fu_1354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        loc_V_1_reg_2544 <= loc_V_1_fu_1413_p1;
        loc_V_reg_2538 <= {{p_Val2_2_fu_1399_p1[62:52]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        new_mant_V_8_reg_2404 <= new_mant_V_8_fu_1037_p3;
        p_Repl2_1_reg_2399 <= p_Repl2_1_fu_917_p3;
        p_Repl2_2_reg_2394 <= p_Val2_s_fu_855_p1[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        new_mant_V_9_reg_2460 <= new_mant_V_9_fu_1306_p3;
        p_Repl2_4_reg_2455 <= p_Repl2_4_fu_1186_p3;
        p_Repl2_5_reg_2450 <= p_Val2_1_fu_1124_p1[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_fu_1999_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        p_Repl2_10_reg_2714 <= p_Repl2_10_fu_2143_p3;
        p_Repl2_6_reg_2719 <= p_Repl2_6_fu_2150_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        p_Result_1_i_i_reg_2559 <= {{smantissa_V_fu_1492_p3[70:65]}};
        p_Result_2_i_i_reg_2564 <= {{smantissa_V_fu_1492_p3[76:71]}};
        p_Result_3_i_i_reg_2569 <= {{smantissa_V_fu_1492_p3[82:77]}};
        p_Result_4_i_i_reg_2574 <= {{smantissa_V_fu_1492_p3[88:83]}};
        p_Result_5_i_i_reg_2579 <= {{smantissa_V_fu_1492_p3[94:89]}};
        p_Result_6_i_i_reg_2584 <= {{smantissa_V_fu_1492_p3[100:95]}};
        p_Result_7_i_i_reg_2589 <= {{smantissa_V_fu_1492_p3[106:101]}};
        p_Result_8_i_i_reg_2594 <= p_Result_8_i_i_fu_1595_p4;
        p_Result_i_i_19_reg_2554 <= {{smantissa_V_fu_1492_p3[64:59]}};
        p_Result_i_i_reg_2549 <= {{smantissa_V_fu_1492_p3[58:53]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        p_Val2_8_reg_584 <= p_Result_7_fu_2286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_fict_addr_reg_2330 <= tmp_fu_770_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_729 <= hz_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_734 <= hz_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_739 <= grp_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state51))) begin
        reg_747 <= ey_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state34))) begin
        reg_753 <= ex_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        t_1_reg_2325 <= t_1_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state63_on_subcall_done) & (1'b1 == ap_CS_fsm_state63))) begin
        this_assign_14_i_i_reg_2599[1 : 0] <= this_assign_14_i_i_fu_1605_p1[1 : 0];
        tmp35_reg_2604[39 : 6] <= tmp35_fu_1691_p2[39 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        tmp_10_reg_2483 <= tmp_10_fu_2316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_792_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_1_reg_2356 <= tmp_1_fu_2304_p2;
        tmp_2_reg_2361 <= tmp_2_fu_2310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_1348_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        tmp_28_reg_2507 <= tmp_28_fu_1375_p2;
        tmp_38_cast_reg_2496[19 : 0] <= tmp_38_cast_fu_1370_p1[19 : 0];
    end
end

always @ (*) begin
    if (((exitcond1_fu_758_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_fu_758_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        ex_address0 = tmp_40_cast_fu_1390_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state31))) begin
        ex_address0 = ex_addr_reg_2430;
    end else begin
        ex_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state45))) begin
        ex_ce0 = 1'b1;
    end else begin
        ex_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45))) begin
        ex_ce1 = 1'b1;
    end else begin
        ex_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        ex_we0 = 1'b1;
    end else begin
        ex_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        ey_address0 = tmp_38_cast_reg_2496;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        ey_address0 = tmp_39_cast_fu_1395_p1;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state13))) begin
        ey_address0 = ey_addr_1_reg_2374;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ey_address0 = tmp_s_fu_787_p1;
    end else begin
        ey_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state15))) begin
        ey_ce0 = 1'b1;
    end else begin
        ey_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ey_d0 = reg_739;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ey_d0 = p_fict_s_q0;
    end else begin
        ey_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state4))) begin
        ey_we0 = 1'b1;
    end else begin
        ey_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_722_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_722_opcode = 2'd0;
    end else begin
        grp_fu_722_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state52))) begin
        grp_fu_722_p0 = reg_739;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state47))) begin
        grp_fu_722_p0 = reg_753;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_722_p0 = reg_747;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_722_p0 = reg_729;
    end else begin
        grp_fu_722_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_722_p1 = out_2_fu_2299_p1;
    end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state52))) begin
        grp_fu_722_p1 = reg_747;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_722_p1 = ex_load_2_reg_2517;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_722_p1 = out_1_fu_1321_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_722_p1 = out_fu_1052_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_722_p1 = reg_734;
    end else begin
        grp_fu_722_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_lut_mul7_chunk_fu_607_d_V = p_Result_i_i_reg_2549;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_lut_mul7_chunk_fu_607_d_V = p_Result_i_i_19_reg_2554;
    end else begin
        grp_lut_mul7_chunk_fu_607_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_lut_mul7_chunk_fu_630_d_V = p_Result_5_i_i_reg_2579;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_lut_mul7_chunk_fu_630_d_V = p_Result_1_i_i_reg_2559;
    end else begin
        grp_lut_mul7_chunk_fu_630_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_lut_mul7_chunk_fu_653_d_V = p_Result_6_i_i_reg_2584;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_lut_mul7_chunk_fu_653_d_V = p_Result_2_i_i_reg_2564;
    end else begin
        grp_lut_mul7_chunk_fu_653_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_lut_mul7_chunk_fu_676_d_V = p_Result_7_i_i_reg_2589;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_lut_mul7_chunk_fu_676_d_V = p_Result_3_i_i_reg_2569;
    end else begin
        grp_lut_mul7_chunk_fu_676_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_lut_mul7_chunk_fu_699_d_V = this_assign_14_i_i_reg_2599;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_lut_mul7_chunk_fu_699_d_V = p_Result_4_i_i_reg_2574;
    end else begin
        grp_lut_mul7_chunk_fu_699_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        hz_address0 = hz_addr_4_reg_2532;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hz_address0 = tmp_35_cast_fu_1091_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hz_address0 = tmp_31_cast_fu_833_p1;
    end else begin
        hz_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        hz_address1 = hz_addr_4_reg_2532;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hz_address1 = tmp_36_cast_fu_1113_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hz_address1 = tmp_32_cast_fu_844_p1;
    end else begin
        hz_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state10))) begin
        hz_ce0 = 1'b1;
    end else begin
        hz_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state10))) begin
        hz_ce1 = 1'b1;
    end else begin
        hz_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        hz_we1 = 1'b1;
    end else begin
        hz_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_fict_s_ce0 = 1'b1;
    end else begin
        p_fict_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        q0_ce0 = 1'b1;
    end else begin
        q0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        q1_ce0 = 1'b1;
    end else begin
        q1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        q2_ce0 = 1'b1;
    end else begin
        q2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        r0_ce0 = 1'b1;
    end else begin
        r0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        r1_ce0 = 1'b1;
    end else begin
        r1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        r2_ce0 = 1'b1;
    end else begin
        r2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond1_fu_758_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond2_fu_775_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond3_fu_792_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((exitcond4_fu_812_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state24 : begin
            if (((exitcond9_fu_1063_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((exitcond8_fu_1075_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state42 : begin
            if (((exitcond7_fu_1332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((exitcond_fu_1348_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            if (((1'b0 == ap_block_state63_on_subcall_done) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            if (((1'b0 == ap_block_state64_on_subcall_done) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            if (((tmp_45_fu_1999_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_fu_2023_p2 = ($signed(p_shl_i_i_i_cast_fu_2019_p1) - $signed(i_i_i_i_cast_fu_1995_p1));

assign agg_result_V_i_i_fu_1772_p2 = (tmp39_cast_fu_1733_p1 + tmp40_fu_1766_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state63_on_subcall_done = ((grp_lut_mul7_chunk_fu_699_ap_done == 1'b0) | (grp_lut_mul7_chunk_fu_676_ap_done == 1'b0) | (grp_lut_mul7_chunk_fu_653_ap_done == 1'b0) | (grp_lut_mul7_chunk_fu_630_ap_done == 1'b0) | (grp_lut_mul7_chunk_fu_607_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state64_on_subcall_done = ((grp_lut_mul7_chunk_fu_699_ap_done == 1'b0) | (grp_lut_mul7_chunk_fu_676_ap_done == 1'b0) | (grp_lut_mul7_chunk_fu_653_ap_done == 1'b0) | (grp_lut_mul7_chunk_fu_630_ap_done == 1'b0) | (grp_lut_mul7_chunk_fu_607_ap_done == 1'b0));
end

assign d_chunk_V_fu_2083_p1 = tmp_56_fu_2077_p2[2:0];

assign ex_address1 = tmp_38_cast_fu_1370_p1;

assign ex_d0 = reg_739;

assign exitcond1_fu_758_p2 = ((t_reg_459 == 6'd50) ? 1'b1 : 1'b0);

assign exitcond2_fu_775_p2 = ((j_reg_470 == 10'd1000) ? 1'b1 : 1'b0);

assign exitcond3_fu_792_p2 = ((i_reg_482 == 10'd1000) ? 1'b1 : 1'b0);

assign exitcond4_fu_812_p2 = ((j_1_reg_494 == 10'd1000) ? 1'b1 : 1'b0);

assign exitcond7_fu_1332_p2 = ((i_2_reg_539 == 10'd999) ? 1'b1 : 1'b0);

assign exitcond8_fu_1075_p2 = ((j_2_reg_528 == 10'd1000) ? 1'b1 : 1'b0);

assign exitcond9_fu_1063_p2 = ((i_1_reg_505 == 10'd1000) ? 1'b1 : 1'b0);

assign exitcond_fu_1348_p2 = ((j_3_reg_562 == 10'd999) ? 1'b1 : 1'b0);

assign exp_V_fu_1793_p4 = {{p_Val2_5_fu_1782_p1[62:52]}};

assign grp_fu_726_p0 = agg_result_V_i_i_reg_2609;

assign grp_lut_mul7_chunk_fu_607_ap_start = grp_lut_mul7_chunk_fu_607_ap_start_reg;

assign grp_lut_mul7_chunk_fu_630_ap_start = grp_lut_mul7_chunk_fu_630_ap_start_reg;

assign grp_lut_mul7_chunk_fu_653_ap_start = grp_lut_mul7_chunk_fu_653_ap_start_reg;

assign grp_lut_mul7_chunk_fu_676_ap_start = grp_lut_mul7_chunk_fu_676_ap_start_reg;

assign grp_lut_mul7_chunk_fu_699_ap_start = grp_lut_mul7_chunk_fu_699_ap_start_reg;

assign hz_d1 = reg_739;

assign i_3_fu_849_p2 = (i_reg_482 + 10'd1);

assign i_4_fu_1338_p2 = (i_2_reg_539 + 10'd1);

assign i_5_fu_1069_p2 = (i_1_reg_505 + 10'd1);

assign i_6_fu_2115_p2 = ($signed(6'd63) + $signed(i_i_i_i_reg_596));

assign i_i_i_i_cast_fu_1995_p1 = i_i_i_i_reg_596;

assign icmp1_fu_1821_p2 = ((tmp_43_fu_1811_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_1204_p2 = ((tmp_22_fu_1194_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_935_p2 = ((tmp_11_fu_925_p4 != 10'd0) ? 1'b1 : 1'b0);

assign isNeg_fu_1439_p3 = sh_assign_fu_1433_p2[32'd11];

assign j_4_fu_781_p2 = (j_reg_470 + 10'd1);

assign j_5_fu_818_p2 = (j_1_reg_494 + 10'd1);

assign j_6_fu_1118_p2 = (10'd1 + j_2_reg_528);

assign j_7_fu_1354_p2 = (j_3_reg_562 + 10'd1);

assign loc_V_1_fu_1413_p1 = p_Val2_2_fu_1399_p1[51:0];

assign loc_V_2_fu_2177_p1 = p_Result_6_fu_2167_p4;

assign mant_V_fu_1803_p1 = p_Val2_5_fu_1782_p1[51:0];

assign new_exp_V_1_fu_897_p2 = ($signed(11'd2047) + $signed(new_exp_V_fu_867_p4));

assign new_exp_V_2_fu_1136_p4 = {{p_Val2_1_fu_1124_p1[62:52]}};

assign new_exp_V_3_fu_1166_p2 = ($signed(11'd2047) + $signed(new_exp_V_2_fu_1136_p4));

assign new_exp_V_5_fu_1841_p2 = (exp_V_fu_1793_p4 - p_i31_cast_cast_fu_1827_p3);

assign new_exp_V_fu_867_p4 = {{p_Val2_s_fu_855_p1[62:52]}};

assign new_mant_V_1_fu_1029_p3 = ((tmp_8_i_fu_995_p2[0:0] === 1'b1) ? tmp_13_fu_1021_p1 : tmp_14_fu_1025_p1);

assign new_mant_V_3_fu_1298_p3 = ((tmp_8_i1_fu_1264_p2[0:0] === 1'b1) ? tmp_25_fu_1290_p1 : tmp_26_fu_1294_p1);

assign new_mant_V_4_fu_1146_p1 = p_Val2_1_fu_1124_p1[51:0];

assign new_mant_V_7_fu_2121_p1 = p_Val2_8_reg_584[51:0];

assign new_mant_V_8_fu_1037_p3 = ((tmp_i_fu_885_p2[0:0] === 1'b1) ? new_mant_V_fu_877_p1 : new_mant_V_1_fu_1029_p3);

assign new_mant_V_9_fu_1306_p3 = ((tmp_i6_fu_1154_p2[0:0] === 1'b1) ? new_mant_V_4_fu_1146_p1 : new_mant_V_3_fu_1298_p3);

assign new_mant_V_fu_877_p1 = p_Val2_s_fu_855_p1[51:0];

assign next_mul2_fu_1326_p2 = (phi_mul1_reg_550 + 20'd1000);

assign next_mul_fu_1057_p2 = (phi_mul_reg_516 + 20'd1000);

assign out_1_fu_1321_p1 = p_Result_2_fu_1314_p4;

assign out_2_fu_2299_p1 = p_Result_8_fu_2292_p4;

assign out_fu_1052_p1 = p_Result_s_fu_1045_p4;

assign p_0274_2_i1_fu_1236_p3 = ((tmp_24_fu_1230_p2[0:0] === 1'b1) ? p_shift_V_i1_fu_1226_p1 : shift_V_i12_cast_fu_1220_p2);

assign p_0274_2_i_fu_967_p3 = ((tmp_5_fu_961_p2[0:0] === 1'b1) ? p_shift_V_i_fu_957_p1 : shift_V_i_cast_fu_951_p2);

assign p_2_i_fu_2130_p3 = ((tmp_7_i_fu_2125_p2[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign p_Repl2_10_fu_2143_p3 = ((tmp_6_i_fu_2138_p2[0:0] === 1'b1) ? p_2_i_fu_2130_p3 : new_exp_V_5_reg_2644);

assign p_Repl2_1_fu_917_p3 = ((tmp_6_fu_911_p2[0:0] === 1'b1) ? p_new_exp_V_1_i_fu_903_p3 : new_exp_V_1_fu_897_p2);

assign p_Repl2_4_fu_1186_p3 = ((tmp_18_fu_1180_p2[0:0] === 1'b1) ? p_new_exp_V_1_i9_fu_1172_p3 : new_exp_V_3_fu_1166_p2);

assign p_Repl2_6_fu_2150_p3 = ((tmp_7_i_fu_2125_p2[0:0] === 1'b1) ? mant_V_reg_2634 : new_mant_V_7_fu_2121_p1);

assign p_Result_2_fu_1314_p4 = {{{p_Repl2_5_reg_2450}, {p_Repl2_4_reg_2455}}, {new_mant_V_9_reg_2460}};

always @ (*) begin
    p_Result_3_fu_1971_p4 = xf_V_13_fu_1963_p3;
    p_Result_3_fu_1971_p4[32'd52] = |(1'd1);
end

assign p_Result_4_fu_2087_p3 = {{p_Repl2_9_reg_573}, {d_chunk_V_fu_2083_p1}};

assign p_Result_5_fu_2157_p4 = {{{r2_q0}, {r1_q0}}, {r0_q0}};

assign p_Result_6_fu_2167_p4 = {{{q2_q0}, {q1_q0}}, {q0_q0}};

assign p_Result_7_fu_2286_p2 = (tmp_76_fu_2280_p2 | tmp_75_fu_2274_p2);

assign p_Result_8_fu_2292_p4 = {{{p_Repl2_11_reg_2624}, {p_Repl2_10_reg_2714}}, {p_Repl2_6_reg_2719}};

integer ap_tvar_int_0;

always @ (smantissa_V_fu_1492_p3) begin
    for (ap_tvar_int_0 = 2 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 108 - 107) begin
            p_Result_8_i_i_fu_1595_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_8_i_i_fu_1595_p4[ap_tvar_int_0] = smantissa_V_fu_1492_p3[108 - ap_tvar_int_0];
        end
    end
end

assign p_Result_s_fu_1045_p4 = {{{p_Repl2_2_reg_2394}, {p_Repl2_1_reg_2399}}, {new_mant_V_8_reg_2404}};

assign p_Val2_1_fu_1124_p1 = reg_739;

assign p_Val2_2_fu_1399_p1 = grp_fu_722_p2;

assign p_Val2_5_fu_1782_p1 = in_assign_2_reg_2619;

assign p_Val2_s_fu_855_p1 = reg_739;

assign p_demorgan_fu_2262_p2 = (tmp_73_fu_2256_p2 & tmp_72_fu_2250_p2);

assign p_fict_s_address0 = p_fict_addr_reg_2330;

assign p_i17_cast_fu_1260_p1 = xf_V_3_fu_1252_p3;

assign p_i31_cast_cast_fu_1827_p3 = ((icmp1_fu_1821_p2[0:0] === 1'b1) ? 11'd4 : 11'd3);

assign p_i_cast_fu_991_p1 = xf_V_fu_983_p3;

assign p_new_exp_V_1_i9_fu_1172_p3 = ((tmp_i6_fu_1154_p2[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign p_new_exp_V_1_i_fu_903_p3 = ((tmp_i_fu_885_p2[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign p_shift_V_i1_fu_1226_p1 = tmp_1_i7_fu_1160_p2;

assign p_shift_V_i_fu_957_p1 = tmp_1_i_fu_891_p2;

assign p_shl_i_i_i_cast_fu_2019_p1 = p_shl_i_i_i_fu_2011_p3;

assign p_shl_i_i_i_fu_2011_p3 = {{tmp_47_fu_2007_p1}, {2'd0}};

assign q0_address0 = tmp_i_i_i_i_fu_2095_p1;

assign q1_address0 = tmp_i_i_i_i_fu_2095_p1;

assign q2_address0 = tmp_i_i_i_i_fu_2095_p1;

assign r0_address0 = tmp_i_i_i_i_fu_2095_p1;

assign r1_address0 = tmp_i_i_i_i_fu_2095_p1;

assign r2_address0 = tmp_i_i_i_i_fu_2095_p1;

assign r_V_11_fu_1725_p3 = {{tmp_32_fu_1721_p1}, {48'd0}};

assign r_V_15_fu_1009_p2 = xf_V_fu_983_p3 >> tmp_9_i_cast_fu_1005_p1;

assign r_V_16_fu_1015_p2 = p_i_cast_fu_991_p1 << tmp_9_i_fu_1001_p1;

assign r_V_17_fu_1278_p2 = xf_V_3_fu_1252_p3 >> tmp_9_i19_cast_fu_1274_p1;

assign r_V_18_fu_1284_p2 = p_i17_cast_fu_1260_p1 << tmp_9_i1_fu_1270_p1;

assign r_V_19_fu_1947_p2 = mant_V_fu_1803_p1 >> tmp_5_i_cast_fu_1943_p1;

assign r_V_20_fu_1957_p2 = xf_V_6_fu_1807_p1 << tmp_5_i_fu_1939_p1;

assign r_V_2_i_cast_fu_1953_p1 = r_V_19_fu_1947_p2;

assign r_V_4_cast_fu_1629_p1 = r_V_4_fu_1621_p3;

assign r_V_4_fu_1621_p3 = {{grp_lut_mul7_chunk_fu_630_ap_return}, {12'd0}};

assign r_V_5_cast_fu_1641_p1 = r_V_5_fu_1633_p3;

assign r_V_5_fu_1633_p3 = {{grp_lut_mul7_chunk_fu_653_ap_return}, {18'd0}};

assign r_V_6_cast_fu_1653_p1 = r_V_6_fu_1645_p3;

assign r_V_6_fu_1645_p3 = {{grp_lut_mul7_chunk_fu_676_ap_return}, {24'd0}};

assign r_V_7_cast_fu_1665_p1 = r_V_7_fu_1657_p3;

assign r_V_7_fu_1657_p3 = {{grp_lut_mul7_chunk_fu_699_ap_return}, {30'd0}};

assign r_V_8_cast_fu_1705_p1 = r_V_8_fu_1697_p3;

assign r_V_8_fu_1697_p3 = {{grp_lut_mul7_chunk_fu_630_ap_return}, {36'd0}};

assign r_V_9_cast_fu_1717_p1 = r_V_9_fu_1709_p3;

assign r_V_9_fu_1709_p3 = {{grp_lut_mul7_chunk_fu_653_ap_return}, {42'd0}};

assign r_V_cast_fu_1617_p1 = r_V_fu_1609_p3;

assign r_V_fu_1609_p3 = {{grp_lut_mul7_chunk_fu_607_ap_return}, {6'd0}};

assign sel_tmp1_i_fu_1891_p2 = (tmp_2_i2_fu_1853_p2 & sel_tmp_i_fu_1885_p2);

assign sel_tmp5_demorgan_i_fu_1905_p2 = (tmp_2_i2_fu_1853_p2 | tmp_1_i1_fu_1847_p2);

assign sel_tmp5_i_fu_1911_p2 = (sel_tmp5_demorgan_i_fu_1905_p2 ^ 1'd1);

assign sel_tmp6_i_fu_1917_p2 = (tmp_3_i_fu_1867_p2 & sel_tmp5_i_fu_1911_p2);

assign sel_tmp_i_fu_1885_p2 = (tmp_1_i1_fu_1847_p2 ^ 1'd1);

assign sh_assign_1_cast_fu_1464_p1 = $signed(sh_assign_1_fu_1456_p3);

assign sh_assign_1_fu_1456_p3 = ((isNeg_fu_1439_p3[0:0] === 1'b1) ? tmp_41_i_i_i_cast_fu_1452_p1 : sh_assign_fu_1433_p2);

assign sh_assign_fu_1433_p2 = ($signed(12'd3073) + $signed(tmp_i_i_i_i_cast_fu_1430_p1));

assign shift_V_1_fu_1879_p2 = ($signed(11'd2046) + $signed(exp_V_fu_1793_p4));

assign shift_V_2_fu_1897_p3 = ((sel_tmp1_i_fu_1891_p2[0:0] === 1'b1) ? shift_V_i34_cast_cas_fu_1859_p3 : shift_V_1_fu_1879_p2);

assign shift_V_3_fu_1923_p3 = ((sel_tmp6_i_fu_1917_p2[0:0] === 1'b1) ? shift_V_fu_1873_p2 : shift_V_2_fu_1897_p3);

assign shift_V_4_fu_1931_p3 = ((tmp_1_i1_fu_1847_p2[0:0] === 1'b1) ? 11'd1 : shift_V_3_fu_1923_p3);

assign shift_V_fu_1873_p2 = (11'd2 - exp_V_fu_1793_p4);

assign shift_V_i12_cast_fu_1220_p2 = ($signed(2'd2) - $signed(tmp_21_fu_1210_p4));

assign shift_V_i34_cast_cas_fu_1859_p3 = ((icmp1_fu_1821_p2[0:0] === 1'b1) ? 11'd3 : 11'd2);

assign shift_V_i_cast_fu_951_p2 = ($signed(2'd2) - $signed(tmp_7_fu_941_p4));

assign smantissa_V_fu_1492_p3 = ((isNeg_fu_1439_p3[0:0] === 1'b1) ? tmp_43_i_i_i_cast_fu_1482_p1 : tmp_44_i_i_i_fu_1486_p2);

assign t_1_fu_764_p2 = (t_reg_459 + 6'd1);

assign this_assign_14_i_i_fu_1605_p1 = p_Result_8_i_i_reg_2594;

assign tmp32_fu_1669_p2 = (r_V_4_cast_fu_1629_p1 + r_V_cast_fu_1617_p1);

assign tmp33_fu_1679_p2 = (r_V_7_cast_fu_1665_p1 + r_V_6_cast_fu_1653_p1);

assign tmp34_fu_1685_p2 = (r_V_5_cast_fu_1641_p1 + tmp33_fu_1679_p2);

assign tmp35_fu_1691_p2 = (tmp40_cast_fu_1675_p1 + tmp34_fu_1685_p2);

assign tmp36_fu_1736_p2 = (r_V_9_cast_fu_1717_p1 + r_V_8_cast_fu_1705_p1);

assign tmp38_fu_1750_p4 = {{{tmp_37_fu_1746_p1}, {45'd0}}, {grp_lut_mul7_chunk_fu_607_ap_return}};

assign tmp39_cast_fu_1733_p1 = tmp35_reg_2604;

assign tmp39_fu_1760_p2 = (r_V_11_fu_1725_p3 + tmp38_fu_1750_p4);

assign tmp40_cast_fu_1675_p1 = tmp32_fu_1669_p2;

assign tmp40_fu_1766_p2 = (tmp44_cast_fu_1742_p1 + tmp39_fu_1760_p2);

assign tmp44_cast_fu_1742_p1 = tmp36_fu_1736_p2;

assign tmp_10_fu_2316_p0 = tmp_10_fu_2316_p00;

assign tmp_10_fu_2316_p00 = i_4_fu_1338_p2;

assign tmp_10_fu_2316_p1 = 20'd1000;

assign tmp_11_cast_fu_1081_p1 = j_2_reg_528;

assign tmp_11_fu_925_p4 = {{p_Val2_s_fu_855_p1[62:53]}};

assign tmp_12_fu_1097_p2 = ($signed(10'd1023) + $signed(j_2_reg_528));

assign tmp_13_cast_fu_1103_p1 = tmp_12_fu_1097_p2;

assign tmp_13_fu_1021_p1 = r_V_15_fu_1009_p2[51:0];

assign tmp_14_fu_1025_p1 = r_V_16_fu_1015_p2[51:0];

assign tmp_15_fu_1085_p2 = (tmp_11_cast_fu_1081_p1 + phi_mul_reg_516);

assign tmp_17_cast_fu_1360_p1 = j_3_reg_562;

assign tmp_17_fu_1107_p2 = (tmp_13_cast_fu_1103_p1 + phi_mul_reg_516);

assign tmp_18_cast_fu_1380_p1 = j_7_fu_1354_p2;

assign tmp_18_fu_1180_p2 = (tmp_i6_fu_1154_p2 | tmp_1_i7_fu_1160_p2);

assign tmp_1_fu_2304_p0 = tmp_1_fu_2304_p00;

assign tmp_1_fu_2304_p00 = i_reg_482;

assign tmp_1_fu_2304_p1 = 20'd1000;

assign tmp_1_i1_fu_1847_p2 = ((exp_V_fu_1793_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_1_i7_fu_1160_p2 = ((new_exp_V_2_fu_1136_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_fu_891_p2 = ((new_exp_V_fu_867_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_21_fu_1210_p4 = {{p_Val2_1_fu_1124_p1[53:52]}};

assign tmp_22_fu_1194_p4 = {{p_Val2_1_fu_1124_p1[62:53]}};

assign tmp_24_fu_1230_p2 = (tmp_1_i7_fu_1160_p2 | icmp5_fu_1204_p2);

assign tmp_25_fu_1290_p1 = r_V_17_fu_1278_p2[51:0];

assign tmp_26_fu_1294_p1 = r_V_18_fu_1284_p2[51:0];

assign tmp_27_fu_1364_p2 = (tmp_17_cast_fu_1360_p1 + phi_mul1_reg_550);

assign tmp_28_fu_1375_p2 = (tmp_17_cast_fu_1360_p1 + tmp_10_reg_2483);

assign tmp_29_fu_1384_p2 = (tmp_18_cast_fu_1380_p1 + phi_mul1_reg_550);

assign tmp_2_fu_2310_p0 = tmp_2_fu_2310_p00;

assign tmp_2_fu_2310_p00 = tmp_9_fu_802_p2;

assign tmp_2_fu_2310_p1 = 20'd1000;

assign tmp_2_i1_fu_1244_p3 = {{1'd1}, {new_mant_V_4_fu_1146_p1}};

assign tmp_2_i2_fu_1853_p2 = ((p_i31_cast_cast_fu_1827_p3 < exp_V_fu_1793_p4) ? 1'b1 : 1'b0);

assign tmp_2_i_fu_975_p3 = {{1'd1}, {new_mant_V_fu_877_p1}};

assign tmp_31_cast_fu_833_p1 = tmp_3_fu_828_p2;

assign tmp_32_cast_fu_844_p1 = tmp_4_fu_839_p2;

assign tmp_32_fu_1721_p1 = grp_lut_mul7_chunk_fu_676_ap_return[7:0];

assign tmp_35_cast_fu_1091_p1 = tmp_15_fu_1085_p2;

assign tmp_36_cast_fu_1113_p1 = tmp_17_fu_1107_p2;

assign tmp_37_fu_1746_p1 = grp_lut_mul7_chunk_fu_699_ap_return[1:0];

assign tmp_38_cast_fu_1370_p1 = tmp_27_fu_1364_p2;

assign tmp_39_cast_fu_1395_p1 = tmp_28_reg_2507;

assign tmp_3_fu_828_p2 = (tmp_5_cast_fu_824_p1 + tmp_1_reg_2356);

assign tmp_3_i_fu_1867_p2 = ((exp_V_fu_1793_p4 < 11'd3) ? 1'b1 : 1'b0);

assign tmp_40_cast_fu_1390_p1 = tmp_29_fu_1384_p2;

assign tmp_41_i_i_i_cast_fu_1452_p1 = $signed(tmp_41_i_i_i_fu_1447_p2);

assign tmp_41_i_i_i_fu_1447_p2 = (11'd1023 - loc_V_reg_2538);

assign tmp_42_i_i_i_cast_fu_1472_p1 = $unsigned(sh_assign_1_cast_fu_1464_p1);

assign tmp_42_i_i_i_fu_1468_p1 = $unsigned(sh_assign_1_cast_fu_1464_p1);

assign tmp_43_fu_1811_p4 = {{p_Val2_5_fu_1782_p1[51:50]}};

assign tmp_43_i_i_i_cast_fu_1482_p1 = tmp_43_i_i_i_fu_1476_p2;

assign tmp_43_i_i_i_fu_1476_p2 = tmp_i_i_i_fu_1417_p4 >> tmp_42_i_i_i_cast_fu_1472_p1;

assign tmp_44_i_i_i_fu_1486_p2 = tmp_i_i_i_cast_fu_1426_p1 << tmp_42_i_i_i_fu_1468_p1;

assign tmp_45_fu_1999_p3 = i_i_i_i_reg_596[32'd5];

assign tmp_47_fu_2007_p1 = i_i_i_i_reg_596[4:0];

assign tmp_48_fu_2029_p1 = Lo_assign_fu_2023_p2[5:0];

assign tmp_49_fu_2033_p2 = ((Lo_assign_fu_2023_p2 > 8'd253) ? 1'b1 : 1'b0);

assign tmp_4_fu_839_p2 = (tmp_5_cast_fu_824_p1 + tmp_2_reg_2361);

assign tmp_50_fu_2039_p1 = Lo_assign_fu_2023_p2[5:0];

integer ap_tvar_int_1;

always @ (xf_V_14_reg_2649) begin
    for (ap_tvar_int_1 = 57 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 56 - 0) begin
            tmp_51_fu_2043_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_51_fu_2043_p4[ap_tvar_int_1] = xf_V_14_reg_2649[56 - ap_tvar_int_1];
        end
    end
end

assign tmp_52_fu_2052_p2 = ($signed(6'd56) - $signed(tmp_50_fu_2039_p1));

assign tmp_53_fu_2058_p3 = ((tmp_49_fu_2033_p2[0:0] === 1'b1) ? tmp_51_fu_2043_p4 : xf_V_14_reg_2649);

assign tmp_54_fu_2065_p3 = ((tmp_49_fu_2033_p2[0:0] === 1'b1) ? tmp_52_fu_2052_p2 : tmp_50_fu_2039_p1);

assign tmp_55_fu_2073_p1 = tmp_54_fu_2065_p3;

assign tmp_56_fu_2077_p2 = tmp_53_fu_2058_p3 >> tmp_55_fu_2073_p1;

assign tmp_58_fu_2105_p2 = ((Lo_assign_fu_2023_p2 > 8'd253) ? 1'b1 : 1'b0);

assign tmp_59_fu_2111_p1 = Lo_assign_fu_2023_p2[5:0];

assign tmp_5_cast_fu_824_p1 = j_1_reg_494;

assign tmp_5_fu_961_p2 = (tmp_1_i_fu_891_p2 | icmp_fu_935_p2);

assign tmp_5_i_cast_fu_1943_p1 = shift_V_4_fu_1931_p3;

assign tmp_5_i_fu_1939_p1 = shift_V_4_fu_1931_p3;

assign tmp_60_fu_2181_p2 = (6'd2 + tmp_48_reg_2658);

assign tmp_61_fu_2186_p2 = ($signed(6'd56) - $signed(tmp_59_reg_2701));

assign tmp_62_fu_2191_p3 = ((tmp_58_reg_2693[0:0] === 1'b1) ? tmp_59_reg_2701 : tmp_60_fu_2181_p2);

assign tmp_63_fu_2197_p3 = ((tmp_58_reg_2693[0:0] === 1'b1) ? tmp_60_fu_2181_p2 : tmp_59_reg_2701);

assign tmp_64_fu_2203_p3 = ((tmp_58_reg_2693[0:0] === 1'b1) ? tmp_61_fu_2186_p2 : tmp_59_reg_2701);

assign tmp_65_fu_2209_p2 = ($signed(6'd56) - $signed(tmp_62_fu_2191_p3));

assign tmp_66_fu_2215_p1 = tmp_64_fu_2203_p3;

assign tmp_67_fu_2219_p1 = tmp_63_fu_2197_p3;

assign tmp_68_fu_2223_p1 = tmp_65_fu_2209_p2;

assign tmp_69_fu_2227_p2 = loc_V_2_fu_2177_p1 << tmp_66_fu_2215_p1;

assign tmp_6_fu_911_p2 = (tmp_i_fu_885_p2 | tmp_1_i_fu_891_p2);

assign tmp_6_i_fu_2138_p2 = (tmp_i_20_reg_2639 | tmp_7_i_fu_2125_p2);

integer ap_tvar_int_2;

always @ (tmp_69_fu_2227_p2) begin
    for (ap_tvar_int_2 = 57 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 56 - 0) begin
            tmp_70_fu_2233_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_70_fu_2233_p4[ap_tvar_int_2] = tmp_69_fu_2227_p2[56 - ap_tvar_int_2];
        end
    end
end

assign tmp_71_fu_2243_p3 = ((tmp_58_reg_2693[0:0] === 1'b1) ? tmp_70_fu_2233_p4 : tmp_69_fu_2227_p2);

assign tmp_72_fu_2250_p2 = 57'd144115188075855871 << tmp_67_fu_2219_p1;

assign tmp_73_fu_2256_p2 = 57'd144115188075855871 >> tmp_68_fu_2223_p1;

assign tmp_74_fu_2268_p2 = (p_demorgan_fu_2262_p2 ^ 57'd144115188075855871);

assign tmp_75_fu_2274_p2 = (tmp_74_fu_2268_p2 & p_Val2_8_reg_584);

assign tmp_76_fu_2280_p2 = (tmp_71_fu_2243_p3 & p_demorgan_fu_2262_p2);

assign tmp_7_fu_941_p4 = {{p_Val2_s_fu_855_p1[53:52]}};

assign tmp_7_i_fu_2125_p2 = ((exp_V_reg_2629 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_8_i1_fu_1264_p2 = ((new_exp_V_2_fu_1136_p4 < 11'd3) ? 1'b1 : 1'b0);

assign tmp_8_i_fu_995_p2 = ((new_exp_V_fu_867_p4 < 11'd3) ? 1'b1 : 1'b0);

assign tmp_9_fu_802_p2 = ($signed(i_reg_482) + $signed(10'd1023));

assign tmp_9_i19_cast_fu_1274_p1 = p_0274_2_i1_fu_1236_p3;

assign tmp_9_i1_fu_1270_p1 = p_0274_2_i1_fu_1236_p3;

assign tmp_9_i_cast_fu_1005_p1 = p_0274_2_i_fu_967_p3;

assign tmp_9_i_fu_1001_p1 = p_0274_2_i_fu_967_p3;

assign tmp_fu_770_p1 = t_reg_459;

assign tmp_i6_fu_1154_p2 = ((new_exp_V_2_fu_1136_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_i_20_fu_1835_p2 = ((p_i31_cast_cast_fu_1827_p3 > exp_V_fu_1793_p4) ? 1'b1 : 1'b0);

assign tmp_i_fu_885_p2 = ((new_exp_V_fu_867_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_i_i_i_cast_fu_1426_p1 = tmp_i_i_i_fu_1417_p4;

assign tmp_i_i_i_fu_1417_p4 = {{{{1'd1}, {loc_V_1_reg_2544}}}, {1'd0}};

assign tmp_i_i_i_i_cast_fu_1430_p1 = loc_V_reg_2538;

assign tmp_i_i_i_i_fu_2095_p1 = p_Result_4_fu_2087_p3;

assign tmp_s_fu_787_p1 = j_reg_470;

assign xf_V_11_fu_1981_p3 = ((tmp_1_i1_fu_1847_p2[0:0] === 1'b1) ? xf_V_13_fu_1963_p3 : p_Result_3_fu_1971_p4);

assign xf_V_13_fu_1963_p3 = ((tmp_3_i_fu_1867_p2[0:0] === 1'b1) ? r_V_2_i_cast_fu_1953_p1 : r_V_20_fu_1957_p2);

assign xf_V_14_fu_1989_p2 = (57'd2 + xf_V_11_fu_1981_p3);

assign xf_V_3_fu_1252_p3 = ((tmp_1_i7_fu_1160_p2[0:0] === 1'b1) ? xf_V_4_i5_cast_fu_1150_p1 : tmp_2_i1_fu_1244_p3);

assign xf_V_4_i5_cast_fu_1150_p1 = new_mant_V_4_fu_1146_p1;

assign xf_V_4_i_cast_fu_881_p1 = new_mant_V_fu_877_p1;

assign xf_V_6_fu_1807_p1 = mant_V_fu_1803_p1;

assign xf_V_fu_983_p3 = ((tmp_1_i_fu_891_p2[0:0] === 1'b1) ? xf_V_4_i_cast_fu_881_p1 : tmp_2_i_fu_975_p3);

always @ (posedge ap_clk) begin
    tmp_38_cast_reg_2496[63:20] <= 44'b00000000000000000000000000000000000000000000;
    this_assign_14_i_i_reg_2599[5:2] <= 4'b0000;
    tmp35_reg_2604[5:0] <= 6'b000000;
end

endmodule //kernel_fdtd_2d_optimized
