v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
T {PULSE(VL VH TD TR TF PW PER PHASE) } -810 60 0 0 0.4 0.4 {}
N -700 -320 -700 -300 { lab=GND}
N 390 -510 430 -510 { lab=CD11_5V}
N 470 -560 470 -540 { lab=VH}
N 470 -460 470 -440 { lab=V_CFTOP}
N 300 -450 470 -450 { lab=V_CFTOP}
N 300 -450 300 -400 { lab=V_CFTOP}
N 390 -410 430 -410 { lab=CD22_5V}
N 470 -380 470 -340 { lab=VOUT_CORE}
N 390 -310 430 -310 { lab=CD2_5V}
N 470 -310 500 -310 { lab=VOUT_CORE}
N 470 -280 470 -240 { lab=V_CFBOT}
N 300 -270 470 -270 { lab=V_CFBOT}
N 300 -340 300 -270 { lab=V_CFBOT}
N 390 -140 430 -140 { lab=CD1_5V}
N 470 -110 470 -70 { lab=VSS}
N 470 -140 500 -140 { lab=VSS}
N -700 -430 -700 -380 { lab=VDD}
N 470 -480 470 -460 { lab=V_CFTOP}
N -810 -160 -810 -140 { lab=D1}
N -810 -180 -790 -180 { lab=D1}
N -810 -180 -810 -160 { lab=D1}
N -570 -320 -570 -300 { lab=GND}
N -570 -430 -570 -380 { lab=VSS}
N -810 -80 -810 -30 { lab=VSS}
N 470 -360 710 -360 { lab=VOUT_CORE}
N -520 -160 -520 -140 { lab=D2}
N -520 -180 -500 -180 { lab=D2}
N -520 -180 -520 -160 { lab=D2}
N -520 -80 -520 -30 { lab=VSS}
N 770 -360 870 -360 { lab=VOUT}
N 870 -360 870 -340 { lab=VOUT}
N 870 -280 870 -230 { lab=VSS}
N 870 -360 1040 -360 { lab=VOUT}
N 1040 -360 1040 -330 { lab=VOUT}
N 1040 -210 1040 -160 { lab=VSS}
N 80 -50 80 -20 {
lab=D1}
N 80 -20 160 -20 {
lab=D1}
N 160 -40 160 -20 {
lab=D1}
N 510 -60 510 -40 {
lab=#net1}
N 460 -40 510 -40 {
lab=#net1}
N 570 -60 570 -20 {
lab=VDD}
N 460 -20 570 -20 {
lab=VDD}
N -350 -310 -350 -290 { lab=GND}
N -350 -420 -350 -370 { lab=VH}
N 460 0 460 30 {
lab=D1_5V}
N 460 30 560 30 {
lab=D1_5V}
N 560 10 560 30 {
lab=D1_5V}
N 80 90 80 120 {
lab=D1}
N 80 120 160 120 {
lab=D1}
N 160 100 160 120 {
lab=D1}
N 510 80 510 100 {
lab=#net1}
N 460 100 510 100 {
lab=#net1}
N 570 80 570 120 {
lab=VDD}
N 460 120 570 120 {
lab=VDD}
N 460 140 460 170 {
lab=D2_5V}
N 460 170 560 170 {
lab=D2_5V}
N 560 150 560 170 {
lab=D2_5V}
N 470 -510 520 -510 {
lab=VH}
N 520 -550 520 -510 {
lab=VH}
N 470 -550 520 -550 {
lab=VH}
N 470 -410 510 -410 {
lab=V_CFTOP}
N 510 -450 510 -410 {
lab=V_CFTOP}
N 470 -450 510 -450 {
lab=V_CFTOP}
N 250 -510 390 -510 {
lab=CD11_5V}
N 80 220 80 250 {
lab=D1}
N 80 250 160 250 {
lab=D1}
N 160 230 160 250 {
lab=D1}
N 510 210 510 230 {
lab=#net1}
N 460 230 510 230 {
lab=#net1}
N 570 210 570 250 {
lab=VDD}
N 460 250 570 250 {
lab=VDD}
N 460 270 460 300 {
lab=D11_5V}
N 460 300 560 300 {
lab=D11_5V}
N 560 280 560 300 {
lab=D11_5V}
N 290 -540 290 -510 {
lab=CD11_5V}
N 330 -570 380 -570 {
lab=VH}
N 650 320 650 340 { lab=GND}
N 650 210 650 260 { lab=#net1}
N 510 180 510 210 {
lab=#net1}
N 510 180 650 180 {
lab=#net1}
N 100 -400 140 -400 { lab=CD22_5V}
N -40 -400 100 -400 {
lab=CD22_5V}
N 0 -430 0 -400 {
lab=CD22_5V}
N 40 -460 90 -460 {
lab=V_CFTOP}
N 60 370 60 400 {
lab=D2}
N 60 400 140 400 {
lab=D2}
N 140 380 140 400 {
lab=D2}
N 490 360 490 380 {
lab=#net1}
N 440 380 490 380 {
lab=#net1}
N 550 360 550 400 {
lab=VDD}
N 440 400 550 400 {
lab=VDD}
N 440 420 440 450 {
lab=D22_5V}
N 440 450 540 450 {
lab=D22_5V}
N 540 430 540 450 {
lab=D22_5V}
N 490 230 490 360 {
lab=#net1}
N 650 180 650 210 {
lab=#net1}
N 510 50 510 80 {
lab=#net1}
N 650 50 650 180 {
lab=#net1}
N 510 -100 510 -60 {
lab=#net1}
N 510 -100 650 -100 {
lab=#net1}
N 650 -100 650 50 {
lab=#net1}
N 510 50 650 50 {
lab=#net1}
N 500 -350 500 -310 {
lab=VOUT_CORE}
N 500 -360 500 -350 {
lab=VOUT_CORE}
N 150 -180 210 -180 {
lab=V_CFBOT}
N 150 -240 210 -240 {
lab=CD2_5V}
N 470 -240 470 -170 {
lab=V_CFBOT}
N 800 -100 800 -60 {
lab=VSS}
N 800 -60 840 -60 {
lab=VSS}
N 840 -70 840 -60 {
lab=VSS}
N 840 -100 840 -70 {
lab=VSS}
N 840 -130 870 -130 {
lab=VSS}
N 870 -130 870 -100 {
lab=VSS}
N 840 -100 870 -100 {
lab=VSS}
N 500 -140 500 -90 {
lab=VSS}
N 470 -90 500 -90 {
lab=VSS}
N 410 -160 410 -140 {
lab=CD1_5V}
C {devices/capa.sym} 300 -370 0 0 {name=CFLY
m=1
value=6.8n
footprint=1206
device="ceramic capacitor"}
C {devices/lab_wire.sym} 390 -410 0 0 {name=l2 sig_type=std_logic lab=CD22_5V}
C {devices/lab_wire.sym} 390 -310 0 0 {name=l3 sig_type=std_logic lab=CD2_5V}
C {devices/lab_wire.sym} 330 -140 0 0 {name=l4 sig_type=std_logic lab=D1_5V}
C {devices/vsource.sym} -700 -350 0 0 {name=V1 value=\{VIN\}}
C {devices/gnd.sym} -700 -300 0 0 {name=l5 lab=GND}
C {devices/lab_wire.sym} 470 -560 0 0 {name=l7 sig_type=std_logic lab=VH}
C {devices/lab_wire.sym} -700 -430 0 0 {name=l8 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} -810 -110 0 0 {name=V3 value="PULSE(0 \{VIN\} 5n 0.3n 0.3n 10n 20n)"}
C {devices/lab_pin.sym} -790 -180 0 1 {name=l125 sig_type=std_logic lab=D1
}
C {devices/vsource.sym} -570 -350 0 0 {name=V2 value=0}
C {devices/gnd.sym} -570 -300 0 0 {name=l9 lab=GND}
C {devices/lab_wire.sym} -570 -430 0 0 {name=l10 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 470 -70 0 0 {name=l6 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -810 -30 0 0 {name=l11 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 610 -360 0 1 {name=l12 sig_type=std_logic lab=VOUT_CORE}
C {devices/vsource.sym} -520 -110 0 0 {name=V4 value="PULSE(0 \{VIN\} 15n 0.3n 0.3n 10n 20n)"}
C {devices/lab_pin.sym} -500 -180 0 1 {name=l13 sig_type=std_logic lab=D2
}
C {devices/lab_wire.sym} -520 -30 0 0 {name=l14 sig_type=std_logic lab=VSS}
C {devices/code_shown.sym} -790 170 0 1 {name=s1 only_toplevel=false value="
.param VIN = 1.8
.param VH = 10
.param RL = 500
.param Ramort=1k
.option scale=1e-6
*.option temp=70
.ic v(V_CFTOP) = VIN/2
.ic v(vout)=0
.ic v(V_CFBOT) = 0
.probe vd(MP2:G:S)

.param mc_mm_switch=0
*.lib /usr/share/pdk/sky130A/libs.tech/ngspice/sky130.lib.spice tt
*.lib /foss/pdk/sky130A/libs.tech/ngspice/sky130.lib.spice TT
.lib /home/jorge/Documents/Postdoc/share/pdk/sky130A/libs.tech/ngspice/sky130.lib.spice tt
*.include /usr/share/pdk/sky130A/libs.ref/sky130_fd_sc_hvl/spice/sky130_fd_sc_hvl.spice
*.include /home/jorge/Documents/Postdoc/share/pdk/sky130A/libs.ref/sky130_fd_sc_hvl/spice/sky130_fd_sc_hvl.spice
.options savecurrents
.control
save all
tran 1n 2u
write DCDC_v1p3_100MHz_NMOS_PMOS_Z_jm.raw
foreach barrido 1k 2k 3k 4k 5k
alterparam Ramort = $barrido
.endc
"}
C {devices/lab_wire.sym} 300 -450 0 0 {name=l15 sig_type=std_logic lab=V_CFTOP}
C {devices/lab_wire.sym} 300 -270 0 0 {name=l16 sig_type=std_logic lab=V_CFBOT}
C {devices/ind.sym} 740 -360 1 0 {name=L9
m=1
value=5n
footprint=1206
device=inductor}
C {devices/capa.sym} 870 -310 0 0 {name=C22
m=1
value=100n
footprint=1206
device="ceramic capacitor"}
C {devices/lab_wire.sym} 870 -230 0 0 {name=l17 sig_type=std_logic lab=VSS}
C {devices/res.sym} 1040 -240 2 0 {name=R38
value=\{RL\}
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 1040 -160 0 0 {name=l18 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1040 -360 0 1 {name=l19 sig_type=std_logic lab=VOUT}
C {devices/vsource.sym} 1040 -300 0 0 {name=VS_RL value=0}
C {LS.sym} 310 -20 0 0 {name=x1}
C {devices/lab_pin.sym} 80 -50 0 1 {name=l20 sig_type=std_logic lab=D1
}
C {devices/lab_wire.sym} 570 -60 0 0 {name=l22 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} -350 -340 0 0 {name=V5 value=\{VH\}}
C {devices/gnd.sym} -350 -290 0 0 {name=l23 lab=GND}
C {devices/lab_wire.sym} -350 -420 0 0 {name=l24 sig_type=std_logic lab=VH}
C {devices/lab_wire.sym} 560 10 0 0 {name=l25 sig_type=std_logic lab=D1_5V}
C {LS.sym} 310 120 0 0 {name=x2}
C {devices/lab_pin.sym} 80 90 0 1 {name=l26 sig_type=std_logic lab=D1
}
C {devices/lab_wire.sym} 570 80 0 0 {name=l28 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 560 150 0 0 {name=l29 sig_type=std_logic lab=D2_5V}
C {sky130_fd_pr/pfet_g5v0d10v5.sym} 450 -510 0 0 {name=MP2
L=0.5
W=4.38
nf=1
mult=7000
*4506
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_g5v0d10v5
spiceprefix=X
}
C {sky130_fd_pr/pfet_g5v0d10v5.sym} 450 -410 0 0 {name=MP1
L=0.5
W=4.38
nf=1
mult=7000
*4506
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_g5v0d10v5
spiceprefix=X
}
C {devices/capa.sym} 220 -510 1 0 {name=CFLY1
m=1
value=100p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 80 220 0 1 {name=l30 sig_type=std_logic lab=D1
}
C {devices/lab_wire.sym} 570 210 0 0 {name=l32 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 560 280 0 0 {name=l33 sig_type=std_logic lab=D11_5V}
C {sky130_fd_pr/diode.sym} 380 -540 0 0 {name=D1
model=diode_pw2nd_05v5
area=1e12
}
C {devices/lab_wire.sym} 290 -540 0 0 {name=l35 sig_type=std_logic lab=CD11_5V}
C {devices/lab_wire.sym} 190 -510 0 0 {name=l1 sig_type=std_logic lab=D11_5V}
C {LS.sym} 310 250 0 0 {name=x3}
C {devices/lab_wire.sym} 380 -570 0 0 {name=l36 sig_type=std_logic lab=VH}
C {devices/res.sym} 330 -540 2 0 {name=R1
value=Ramort
footprint=1206
device=resistor
m=1}
C {devices/vsource.sym} 650 290 0 0 {name=V6 value=5}
C {devices/gnd.sym} 650 340 0 0 {name=l34 lab=GND}
C {devices/capa.sym} -70 -400 1 0 {name=CFLY2
m=1
value=100p
footprint=1206
device="ceramic capacitor"}
C {sky130_fd_pr/diode.sym} 90 -430 0 0 {name=D2
model=diode_pw2nd_05v5
area=1e12
}
C {devices/res.sym} 40 -430 2 0 {name=R2
value=Ramort
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 40 -460 0 0 {name=l38 sig_type=std_logic lab=V_CFTOP}
C {devices/lab_wire.sym} 0 -420 0 0 {name=l39 sig_type=std_logic lab=CD22_5V}
C {devices/lab_wire.sym} -100 -400 0 0 {name=l31 sig_type=std_logic lab=D22_5V}
C {LS.sym} 290 400 0 0 {name=x4}
C {devices/lab_pin.sym} 60 370 0 1 {name=l37 sig_type=std_logic lab=D2
}
C {devices/lab_wire.sym} 550 360 0 0 {name=l41 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 540 430 0 0 {name=l42 sig_type=std_logic lab=D22_5V}
C {devices/res.sym} 150 -210 2 0 {name=R3
value=Ramort
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 150 -180 0 0 {name=l27 sig_type=std_logic lab=V_CFBOT}
C {devices/lab_wire.sym} 90 -240 0 0 {name=l40 sig_type=std_logic lab=D2_5V}
C {devices/capa.sym} 120 -240 1 0 {name=CFLY3
m=1
value=100p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_wire.sym} 150 -240 2 0 {name=l43 sig_type=std_logic lab=CD2_5V}
C {sky130_fd_pr/pfet_g5v0d10v5.sym} 450 -310 0 0 {name=MP3
L=0.5
W=4.38
nf=1
mult=7000
*4506
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_g5v0d10v5
spiceprefix=X
}
C {sky130_fd_pr/diode.sym} 210 -210 2 0 {name=D3
model=diode_pw2nd_05v5
area=1e12
}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 450 -140 0 0 {name=MN2
L=0.5
W=4.38
nf=1
mult=5000
*2520
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_g5v0d10v5
spiceprefix=X
}
C {devices/lab_wire.sym} 800 -100 0 0 {name=l21 sig_type=std_logic lab=VSS}
C {devices/capa.sym} 360 -140 1 0 {name=CFLY4
m=1
value=100p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_wire.sym} 410 -160 0 0 {name=l44 sig_type=std_logic lab=CD1_5V}
C {devices/res.sym} 410 -110 2 0 {name=R4
value=Ramort
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 410 -80 0 0 {name=l45 sig_type=std_logic lab=VSS}
