Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  1 18:24:37 2019
| Host         : EECS-DIGITAL-57 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           19 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------+-----------------------------------------------------+------------------+----------------+
|        Clock Signal       |  Enable Signal  |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+---------------------------+-----------------+-----------------------------------------------------+------------------+----------------+
|  clkdivider/inst/clk_out1 |                 |                                                     |                7 |              8 |
|  clkdivider/inst/clk_out1 | xvga1/hreset    | xvga1/vcount_out0                                   |                5 |             10 |
|  clkdivider/inst/clk_out1 | xvga1/E[0]      |                                                     |                4 |             10 |
|  clkdivider/inst/clk_out1 | xvga1/vs_reg[0] |                                                     |                4 |             10 |
|  clkdivider/inst/clk_out1 |                 | xvga1/hreset                                        |                5 |             11 |
|  clkdivider/inst/clk_out1 |                 | move_player_1/p1_rest_blob/pixel_out[11]_i_1__0_n_0 |                6 |             12 |
|  clkdivider/inst/clk_out1 |                 | move_player_2/p1_rest_blob/pixel_out[11]_i_1_n_0    |                4 |             12 |
|  clkdivider/inst/clk_out1 |                 | xvga1/sw[1]                                         |                4 |             12 |
+---------------------------+-----------------+-----------------------------------------------------+------------------+----------------+


