======================================================================
                    Starting Verilog Testbench                        
======================================================================
PASS: Zero shift
PASS: Shift by 1
PASS: Shift by 3 with alternating fill
PASS: Maximum valid shift (4)
PASS: Minimum invalid shift (5)
PASS: Invalid shift (6)
PASS: Maximum invalid shift (7)
FAIL: All 1s input, shift by 2 - 'out' data mismatch.
  => Inputs: in=0x3ffffffffffff, shift=2, fill=0x00
  => Expected: out=0x000ffffffffff
  =>   Actual: out=0x000fffffffff7
PASS: All 0s input, shift by 4

--- Starting Randomized Tests ---
PASS: Random test (shift=4)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x0566306b97b0d, shift=2, fill=0x0d
  => Expected: out=0x1ad1598c1ae5e
  =>   Actual: out=0x1ad1598c1ae56
PASS: Random test (shift=0)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x3cd0d3b23f176, shift=1, fill=0x1d
  => Expected: out=0x3be6869d91f8b
  =>   Actual: out=0x3be6869d91f83
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=1)
PASS: Random test (shift=0)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=5)
PASS: Random test (shift=4)
PASS: Random test (shift=7)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x172cf11844923, shift=3, fill=0x0a
  => Expected: out=0x14a52e59e2308
  =>   Actual: out=0x14a52e59e2300
PASS: Random test (shift=3)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x2618a20c4b341, shift=2, fill=0x18
  => Expected: out=0x318986288312c
  =>   Actual: out=0x3189862883124
PASS: Random test (shift=7)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x265b6634bf9c6, shift=1, fill=0x0e
  => Expected: out=0x1d32db31a5fce
  =>   Actual: out=0x1d32db31a5fc6
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x102bc150fdd2a, shift=0, fill=0x0b
  => Expected: out=0x102bc150fdd2a
  =>   Actual: out=0x102bc150fdd22
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x307622635fb4c, shift=3, fill=0x1f
  => Expected: out=0x3fffe0ec44c6b
  =>   Actual: out=0x3fffe0ec44c63
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x1a18f7c6da9f8, shift=3, fill=0x17
  => Expected: out=0x2f7bb431ef8db
  =>   Actual: out=0x2f7bb431ef8d3
PASS: Random test (shift=5)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x23789a4ae3249, shift=2, fill=0x10
  => Expected: out=0x2108de2692b8c
  =>   Actual: out=0x2108de2692b84
PASS: Random test (shift=0)
PASS: Random test (shift=1)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x25a771ef2ed3d, shift=1, fill=0x12
  => Expected: out=0x252d3b8f79769
  =>   Actual: out=0x252d3b8f79761
PASS: Random test (shift=4)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x28f1fe9ebf6d3, shift=2, fill=0x05
  => Expected: out=0x0a5a3c7fa7afd
  =>   Actual: out=0x0a5a3c7fa7af5
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=2)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x199fa937dbc26, shift=2, fill=0x13
  => Expected: out=0x273667ea4df6f
  =>   Actual: out=0x273667ea4df67
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x3b4a39799a82f, shift=0, fill=0x13
  => Expected: out=0x3b4a39799a82f
  =>   Actual: out=0x3b4a39799a827
PASS: Random test (shift=0)
PASS: Random test (shift=1)
PASS: Random test (shift=5)
PASS: Random test (shift=3)
PASS: Random test (shift=0)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x10b2a55f6adab, shift=2, fill=0x0e
  => Expected: out=0x1ce42ca957dab
  =>   Actual: out=0x1ce42ca957da3
PASS: Random test (shift=4)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x102c32b0eed56, shift=3, fill=0x0e
  => Expected: out=0x1ce720586561d
  =>   Actual: out=0x1ce7205865615
PASS: Random test (shift=4)
PASS: Random test (shift=4)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x0bf9449c65d93, shift=3, fill=0x04
  => Expected: out=0x084217f28938c
  =>   Actual: out=0x084217f289384
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x3ca596dcb69db, shift=0, fill=0x0d
  => Expected: out=0x3ca596dcb69db
  =>   Actual: out=0x3ca596dcb69d3

======================================================================
FAILURE:          18 error(s) found.
======================================================================
