<?xml version="1.0" encoding="UTF-8"?>
<Root MajorVersion="0" MinorVersion="33">
  <CompositeFile CompositeFileTopName="top_bd" CanBeSetAsTop="true" CanDisplayChildGraph="true">
    <Description>Composite Fileset</Description>
    <Generation Name="SYNTHESIS" State="STALE" Timestamp="1505787099"/>
    <Generation Name="IMPLEMENTATION" State="STALE" Timestamp="1505787099"/>
    <Generation Name="SIMULATION" State="STALE" Timestamp="1505787099"/>
    <FileCollection Name="SOURCES" Type="SOURCES">
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_pc_0_0/top_bd_my_pc_0_0.xci" Type="IP">
        <Instance HierarchyPath="my_pc_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_control_0_0/top_bd_my_control_0_0.xci" Type="IP">
        <Instance HierarchyPath="my_control_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_expend_0_0/top_bd_my_expend_0_0.xci" Type="IP">
        <Instance HierarchyPath="my_expend_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_instruct_split_0_0/top_bd_instruct_split_0_0.xci" Type="IP">
        <Instance HierarchyPath="instruct_split_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_0_0/top_bd_mux2to1_0_0.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_0_1/top_bd_mux2to1_0_1.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_1"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_2_0/top_bd_mux2to1_2_0.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_2"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_3_0/top_bd_mux2to1_3_0.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_3"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_4_0/top_bd_mux2to1_4_0.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_4"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_5_0/top_bd_mux2to1_5_0.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_5"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_andgate_0_0/top_bd_andgate_0_0.xci" Type="IP">
        <Instance HierarchyPath="andgate_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_andgate_0_1/top_bd_andgate_0_1.xci" Type="IP">
        <Instance HierarchyPath="andgate_1"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_notgate_0_0/top_bd_notgate_0_0.xci" Type="IP">
        <Instance HierarchyPath="notgate_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_orgate_0_0/top_bd_orgate_0_0.xci" Type="IP">
        <Instance HierarchyPath="orgate_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_expand32_0_0/top_bd_my_expand32_0_0.xci" Type="IP">
        <Instance HierarchyPath="my_expand32_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_shift2_0_1/top_bd_my_shift2_0_1.xci" Type="IP">
        <Instance HierarchyPath="my_shift2_1"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_simple_add_0_0/top_bd_my_simple_add_0_0.xci" Type="IP">
        <Instance HierarchyPath="my_simple_add_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_5_1/top_bd_mux2to1_5_1.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_6"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_6_0/top_bd_mux2to1_6_0.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_7"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/hdl/top_bd.v" Type="Verilog">
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_8_0/top_bd_mux2to1_8_0.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_8"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_expand32_0_1/top_bd_my_expand32_0_1.xci" Type="IP">
        <Instance HierarchyPath="my_expand32_1"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_input16_0_0/top_bd_input16_0_0.xci" Type="IP">
        <Instance HierarchyPath="input16_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_mux2to1_9_0/top_bd_mux2to1_9_0.xci" Type="IP">
        <Instance HierarchyPath="mux2to1_9"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_xorgate_0_0/top_bd_xorgate_0_0.xci" Type="IP">
        <Instance HierarchyPath="xorgate_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_right_shift2_0_0/top_bd_my_right_shift2_0_0.xci" Type="IP">
        <Instance HierarchyPath="my_right_shift2_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_input31_0_0/top_bd_input31_0_0.xci" Type="IP">
        <Instance HierarchyPath="input31_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_shift2_0_0/top_bd_my_shift2_0_0.xci" Type="IP">
        <Instance HierarchyPath="my_shift2_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_my_reg_0_0/top_bd_my_reg_0_0.xci" Type="IP">
        <Instance HierarchyPath="my_reg_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/ip/top_bd_alu_bd_1_1/top_bd_alu_bd_1_1.xci" Type="IP">
        <Instance HierarchyPath="alu_bd_1"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/top_bd_ooc.xdc" Type="XDC">
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="OUT_OF_CONTEXT"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh" Type="HwHandoff">
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl">
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
      </File>
      <File Name="../../../../../../SOC/CPU/Oh-My-Project/Oh-My-Project.srcs/sources_1/bd/top_bd/hdl/top_bd.hwdef">
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
      </File>
      <File Name="ip/top_bd_dist_mem_gen_2_0/top_bd_dist_mem_gen_2_0.xci" Type="IP">
        <Instance HierarchyPath="dist_mem_gen_2"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="ip/top_bd_dist_mem_gen_0_1/top_bd_dist_mem_gen_0_1.xci" Type="IP">
        <Instance HierarchyPath="dist_mem_gen_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
    </FileCollection>
  </CompositeFile>
</Root>
