{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "300030014"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "top_level_i/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "F623B14A782558F6B386EE2D8B31C7DE",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "top_level_i/clk_wiz_clk_out1",
                                        "isBus": false,
                                        "parentNetId": 0
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "top_level_i/util_vector_logic_0_Res",
                                        "isBus": false,
                                        "parentNetId": 1
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "top_level_i/reset_rtl_1",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 0,
                        "name": "top_level_i/clk_wiz/inst/clk_out1",
                        "state_reg": [
                            {
                                "name": "top_level_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]",
                                "states": [
                                    {
                                        "name": "sm_read",
                                        "val": "1000"
                                    },
                                    {
                                        "name": "sm_write",
                                        "val": "0100"
                                    },
                                    {
                                        "name": "sm_resp",
                                        "val": "0001"
                                    },
                                    {
                                        "name": "sm_idle",
                                        "val": "0010"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "id": 1,
                        "name": "top_level_i/util_vector_logic_0/Res[0]",
                        "state_reg": [
                            {
                                "name": "top_level_i/RFSoC_Controller_0/inst/fc/FSM_sequential_state_reg[0]",
                                "states": [
                                    {
                                        "name": "state_fire",
                                        "val": "01"
                                    },
                                    {
                                        "name": "state_cleanup",
                                        "val": "10"
                                    },
                                    {
                                        "name": "state_wait_fire",
                                        "val": "00"
                                    },
                                    {
                                        "name": "iSTATE",
                                        "val": "11"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}