DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_dff"
duLibraryName "Board"
duName "DFF"
elements [
]
mwi 0
uid 1071,0
)
(Instance
name "I_inv2"
duLibraryName "Board"
duName "inverterIn"
elements [
]
mwi 0
uid 1806,0
)
(Instance
name "I_inv1"
duLibraryName "Board"
duName "inverterIn"
elements [
]
mwi 0
uid 1817,0
)
(Instance
name "I0"
duLibraryName "Poetic"
duName "SimplePoeticDcMotor"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 2562,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit"
)
(vvPair
variable "date"
value "07.07.2021"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "poetic_circuit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "jeann"
)
(vvPair
variable "graphical_source_date"
value "07.07.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "graphical_source_time"
value "10:26:01"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Board"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/../Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/../Board/svassistant"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "poetic_circuit"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "10:26:01"
)
(vvPair
variable "unit"
value "poetic_circuit"
)
(vvPair
variable "user"
value "jeann"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 83,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "15000,29625,16500,30375"
)
(Line
uid 12,0
sl 0
ro 270
xt "16500,30000,17000,30000"
pts [
"16500,30000"
"17000,30000"
]
)
]
)
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "10500,29300,14000,30800"
st "clock"
ju 2
blo "14000,30500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
)
xt "-1000,10400,11800,11600"
st "clock       : std_ulogic"
)
)
*3 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "15000,41625,16500,42375"
)
(Line
uid 40,0
sl 0
ro 270
xt "16500,42000,17000,42000"
pts [
"16500,42000"
"17000,42000"
]
)
]
)
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "8900,41300,14000,42800"
st "reset_N"
ju 2
blo "14000,42500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 49,0
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 2,0
)
declText (MLText
uid 50,0
va (VaSet
)
xt "-1000,26800,16200,28000"
st "SIGNAL reset       : std_ulogic"
)
)
*5 (Grouping
uid 51,0
optionalChildren [
*6 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,65000,76000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 55,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,65500,59200,65500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 56,0
shape (Rectangle
uid 57,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,61000,80000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 58,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,61500,76200,61500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 59,0
shape (Rectangle
uid 60,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,63000,76000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 61,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,63500,59200,63500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 62,0
shape (Rectangle
uid 63,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,63000,59000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 64,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,63500,55200,63500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 65,0
shape (Rectangle
uid 66,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,62000,96000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 67,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,62200,90300,63400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*11 (CommentText
uid 68,0
shape (Rectangle
uid 69,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,61000,96000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 70,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "80200,61500,80200,61500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 71,0
shape (Rectangle
uid 72,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,61000,76000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 73,0
va (VaSet
fg "32768,0,0"
)
xt "60350,61400,70650,62600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 74,0
shape (Rectangle
uid 75,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,64000,59000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 76,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,64500,55200,64500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*14 (CommentText
uid 77,0
shape (Rectangle
uid 78,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,65000,59000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 79,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,65500,55200,65500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 80,0
shape (Rectangle
uid 81,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,64000,76000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 82,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,64500,59200,64500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 52,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "55000,61000,96000,66000"
)
oxt "14000,66000,55000,71000"
)
*16 (Net
uid 253,0
decl (Decl
n "reset_N"
t "std_ulogic"
o 2
suid 3,0
)
declText (MLText
uid 254,0
va (VaSet
)
xt "-1000,11600,12500,12800"
st "reset_N     : std_ulogic"
)
)
*17 (HdlText
uid 818,0
optionalChildren [
*18 (EmbeddedText
uid 823,0
commentText (CommentText
uid 824,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 825,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "22000,33000,28000,35000"
)
oxt "0,0,18000,5000"
text (MLText
uid 826,0
va (VaSet
)
xt "22200,33200,27700,34400"
st "
logic1 <= '1';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 819,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "21000,32000,29000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 820,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 821,0
va (VaSet
)
xt "21400,36000,23000,37000"
st "eb4"
blo "21400,36800"
tm "HdlTextNameMgr"
)
*20 (Text
uid 822,0
va (VaSet
)
xt "21400,37000,22200,38000"
st "4"
blo "21400,37800"
tm "HdlTextNumberMgr"
)
]
)
)
*21 (Net
uid 893,0
decl (Decl
n "resetSnch_N"
t "std_ulogic"
o 8
suid 10,0
)
declText (MLText
uid 894,0
va (VaSet
)
xt "-1000,28000,18300,29200"
st "SIGNAL resetSnch_N : std_ulogic"
)
)
*22 (Net
uid 895,0
decl (Decl
n "logic1"
t "std_uLogic"
o 6
suid 11,0
)
declText (MLText
uid 896,0
va (VaSet
)
xt "-1000,25600,16700,26800"
st "SIGNAL logic1      : std_uLogic"
)
)
*23 (Net
uid 897,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 9
suid 12,0
)
declText (MLText
uid 898,0
va (VaSet
)
xt "-1000,29200,17800,30400"
st "SIGNAL resetSynch  : std_ulogic"
)
)
*24 (SaComponent
uid 1071,0
optionalChildren [
*25 (CptPort
uid 1054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1055,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33250,33625,34000,34375"
)
tg (CPTG
uid 1056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1057,0
va (VaSet
font "Arial,12,0"
)
xt "35000,33300,36600,34800"
st "D"
blo "35000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*26 (CptPort
uid 1058,0
optionalChildren [
*27 (FFT
pts [
"34750,38000"
"34000,38375"
"34000,37625"
]
uid 1062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,37625,34750,38375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1059,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33250,37625,34000,38375"
)
tg (CPTG
uid 1060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1061,0
va (VaSet
font "Arial,12,0"
)
xt "35000,37400,38100,38900"
st "CLK"
blo "35000,38600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*28 (CptPort
uid 1063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1064,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36625,40000,37375,40750"
)
tg (CPTG
uid 1065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
font "Arial,12,0"
)
xt "36000,38600,39200,40100"
st "CLR"
blo "36000,39800"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*29 (CptPort
uid 1067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1068,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "40000,33625,40750,34375"
)
tg (CPTG
uid 1069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1070,0
va (VaSet
font "Arial,12,0"
)
xt "37400,33300,39000,34800"
st "Q"
ju 2
blo "39000,34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 1072,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,32000,40000,40000"
)
showPorts 0
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1073,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 1074,0
va (VaSet
)
xt "38600,39700,41000,40700"
st "Board"
blo "38600,40500"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 1075,0
va (VaSet
)
xt "38600,40700,40600,41700"
st "DFF"
blo "38600,41500"
tm "CptNameMgr"
)
*32 (Text
uid 1076,0
va (VaSet
)
xt "38600,41700,40400,42700"
st "I_dff"
blo "38600,42500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1077,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1078,0
text (MLText
uid 1079,0
va (VaSet
)
xt "11000,29000,11000,29000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*33 (SaComponent
uid 1806,0
optionalChildren [
*34 (CptPort
uid 1797,0
optionalChildren [
*35 (Circle
uid 1801,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44092,33546,45000,34454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1798,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "43342,33625,44092,34375"
)
tg (CPTG
uid 1799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1800,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "45000,33500,47400,35000"
st "in1"
blo "45000,34700"
)
s (Text
uid 1815,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "45000,34900,45000,34900"
blo "45000,34900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*36 (CptPort
uid 1802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1803,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50000,33625,50750,34375"
)
tg (CPTG
uid 1804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1805,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "46650,33500,49750,35000"
st "out1"
ju 2
blo "49750,34700"
)
s (Text
uid 1816,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "49750,34900,49750,34900"
ju 2
blo "49750,34900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 1807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,31000,50000,37000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 1808,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 1809,0
va (VaSet
)
xt "46460,36700,48860,37700"
st "Board"
blo "46460,37500"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 1810,0
va (VaSet
)
xt "46460,37700,50360,38700"
st "inverterIn"
blo "46460,38500"
tm "CptNameMgr"
)
*39 (Text
uid 1811,0
va (VaSet
)
xt "46460,38700,48760,39700"
st "I_inv2"
blo "46460,39500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1812,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1813,0
text (MLText
uid 1814,0
va (VaSet
)
xt "45000,37400,45000,37400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 1817,0
optionalChildren [
*41 (CptPort
uid 1826,0
optionalChildren [
*42 (Circle
uid 1831,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22092,41546,23000,42454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1827,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "21342,41625,22092,42375"
)
tg (CPTG
uid 1828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1829,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "23000,41500,25400,43000"
st "in1"
blo "23000,42700"
)
s (Text
uid 1830,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "23000,42900,23000,42900"
blo "23000,42900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*43 (CptPort
uid 1832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1833,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "28000,41625,28750,42375"
)
tg (CPTG
uid 1834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1835,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "24650,41500,27750,43000"
st "out1"
ju 2
blo "27750,42700"
)
s (Text
uid 1836,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "27750,42900,27750,42900"
ju 2
blo "27750,42900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,39000,28000,45000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 1819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 1820,0
va (VaSet
)
xt "24460,44700,26860,45700"
st "Board"
blo "24460,45500"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 1821,0
va (VaSet
)
xt "24460,45700,28360,46700"
st "inverterIn"
blo "24460,46500"
tm "CptNameMgr"
)
*46 (Text
uid 1822,0
va (VaSet
)
xt "24460,46700,26760,47700"
st "I_inv1"
blo "24460,47500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1824,0
text (MLText
uid 1825,0
va (VaSet
)
xt "23000,45400,23000,45400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*47 (SaComponent
uid 2562,0
optionalChildren [
*48 (CptPort
uid 2510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2511,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,5625,60000,6375"
)
tg (CPTG
uid 2512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2513,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,5300,66900,6700"
st "ADC_CS"
blo "61000,6500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CS"
t "std_ulogic"
o 9
suid 1,0
)
)
)
*49 (CptPort
uid 2514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2515,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,1625,60000,2375"
)
tg (CPTG
uid 2516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2517,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,1300,68400,2700"
st "ADC_SCLK"
blo "61000,2500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 10
suid 2,0
)
)
)
*50 (CptPort
uid 2518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,3625,60000,4375"
)
tg (CPTG
uid 2520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2521,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,3300,67900,4700"
st "ADC_SDO"
blo "61000,4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_SDO"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*51 (CptPort
uid 2522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,-1375,84750,-625"
)
tg (CPTG
uid 2524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2525,0
va (VaSet
font "Verdana,12,0"
)
xt "75900,-1700,83000,-300"
st "BP_PWMA"
ju 2
blo "83000,-500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMA"
t "std_ulogic"
o 11
suid 4,0
)
)
)
*52 (CptPort
uid 2526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,1625,84750,2375"
)
tg (CPTG
uid 2528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2529,0
va (VaSet
font "Verdana,12,0"
)
xt "75900,1300,83000,2700"
st "BP_PWMB"
ju 2
blo "83000,2500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMB"
t "std_ulogic"
o 12
suid 5,0
)
)
)
*53 (CptPort
uid 2530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,29625,60000,30375"
)
tg (CPTG
uid 2532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2533,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,29300,64800,30700"
st "clock"
blo "61000,30500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*54 (CptPort
uid 2534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,31625,60000,32375"
)
tg (CPTG
uid 2536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2537,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,31300,65100,32700"
st "reset"
blo "61000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 7,0
)
)
)
*55 (CptPort
uid 2538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2539,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,13625,60000,14375"
)
tg (CPTG
uid 2540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2541,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,13300,66700,14700"
st "USB_RX"
blo "61000,14500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 13
suid 8,0
)
)
)
*56 (CptPort
uid 2542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,11625,60000,12375"
)
tg (CPTG
uid 2544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2545,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,11300,66600,12700"
st "USB_TX"
blo "61000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 5
suid 9,0
)
)
)
*57 (CptPort
uid 2546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,19625,60000,20375"
)
tg (CPTG
uid 2548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2549,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,19300,62600,20700"
st "P"
blo "61000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 4
suid 10,0
)
)
)
*58 (CptPort
uid 2550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,20625,60000,21375"
)
tg (CPTG
uid 2552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2553,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,20300,62300,21700"
st "I"
blo "61000,21500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 3
suid 11,0
)
)
)
*59 (CptPort
uid 2554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,21625,60000,22375"
)
tg (CPTG
uid 2556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2557,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,21300,62700,22700"
st "D"
blo "61000,22500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 12,0
)
)
)
*60 (CptPort
uid 2558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,22625,60000,23375"
)
tg (CPTG
uid 2560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2561,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,22300,66100,23700"
st "enable"
blo "61000,23500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 7
suid 13,0
)
)
)
]
shape (Rectangle
uid 2563,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,-5000,84000,37000"
)
oxt "15000,6000,39000,48000"
ttg (MlTextGroup
uid 2564,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 2565,0
va (VaSet
font "Verdana,9,1"
)
xt "66100,13800,69900,15000"
st "Poetic"
blo "66100,14800"
tm "BdLibraryNameMgr"
)
*62 (Text
uid 2566,0
va (VaSet
font "Verdana,9,1"
)
xt "66100,15000,77900,16200"
st "SimplePoeticDcMotor"
blo "66100,16000"
tm "CptNameMgr"
)
*63 (Text
uid 2567,0
va (VaSet
font "Verdana,9,1"
)
xt "66100,16200,67800,17400"
st "I0"
blo "66100,17200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2568,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2569,0
text (MLText
uid 2570,0
va (VaSet
font "Courier New,8,0"
)
xt "38000,11000,55500,12600"
st "dataBitNb = 8     ( positive )  
pidBitNb  = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*64 (Net
uid 2601,0
lang 11
decl (Decl
n "BP_PWMA"
t "std_ulogic"
o 7
suid 20,0
)
declText (MLText
uid 2602,0
va (VaSet
)
xt "-1000,15200,13800,16400"
st "BP_PWMA     : std_ulogic"
)
)
*65 (PortIoOut
uid 2607,0
shape (CompositeShape
uid 2608,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2609,0
sl 0
ro 270
xt "95500,-1375,97000,-625"
)
(Line
uid 2610,0
sl 0
ro 270
xt "95000,-1000,95500,-1000"
pts [
"95000,-1000"
"95500,-1000"
]
)
]
)
tg (WTG
uid 2611,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2612,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "98000,-1750,104500,-250"
st "BP_PWMA"
blo "98000,-550"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 2613,0
lang 11
decl (Decl
n "BP_PWMB"
t "std_ulogic"
o 8
suid 21,0
)
declText (MLText
uid 2614,0
va (VaSet
)
xt "-1000,16400,13700,17600"
st "BP_PWMB     : std_ulogic"
)
)
*67 (PortIoOut
uid 2619,0
shape (CompositeShape
uid 2620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2621,0
sl 0
ro 270
xt "96500,1625,98000,2375"
)
(Line
uid 2622,0
sl 0
ro 270
xt "96000,2000,96500,2000"
pts [
"96000,2000"
"96500,2000"
]
)
]
)
tg (WTG
uid 2623,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2624,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "99000,1250,105600,2750"
st "BP_PWMB"
blo "99000,2450"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 2625,0
lang 11
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 9
suid 22,0
)
declText (MLText
uid 2626,0
va (VaSet
)
xt "-1000,14000,14000,15200"
st "ADC_SCLK    : std_ulogic"
)
)
*69 (PortIoOut
uid 2631,0
shape (CompositeShape
uid 2632,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2633,0
sl 0
ro 90
xt "49000,1625,50500,2375"
)
(Line
uid 2634,0
sl 0
ro 90
xt "50500,2000,51000,2000"
pts [
"51000,2000"
"50500,2000"
]
)
]
)
tg (WTG
uid 2635,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2636,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "40900,1250,48000,2750"
st "ADC_SCLK"
ju 2
blo "48000,2450"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 2637,0
lang 11
decl (Decl
n "ADC_SDO"
t "std_ulogic"
o 10
suid 23,0
)
declText (MLText
uid 2638,0
va (VaSet
)
xt "-1000,8000,13900,9200"
st "ADC_SDO     : std_ulogic"
)
)
*71 (PortIoIn
uid 2643,0
shape (CompositeShape
uid 2644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2645,0
sl 0
ro 270
xt "48000,3625,49500,4375"
)
(Line
uid 2646,0
sl 0
ro 270
xt "49500,4000,50000,4000"
pts [
"49500,4000"
"50000,4000"
]
)
]
)
tg (WTG
uid 2647,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2648,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "40500,3250,47000,4750"
st "ADC_SDO"
ju 2
blo "47000,4450"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 2649,0
lang 11
decl (Decl
n "ADC_CS"
t "std_ulogic"
o 11
suid 24,0
)
declText (MLText
uid 2650,0
va (VaSet
)
xt "-1000,12800,13300,14000"
st "ADC_CS      : std_ulogic"
)
)
*73 (PortIoOut
uid 2655,0
shape (CompositeShape
uid 2656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2657,0
sl 0
ro 90
xt "47000,5625,48500,6375"
)
(Line
uid 2658,0
sl 0
ro 90
xt "48500,6000,49000,6000"
pts [
"49000,6000"
"48500,6000"
]
)
]
)
tg (WTG
uid 2659,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2660,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "40400,5250,46000,6750"
st "ADC_CS"
ju 2
blo "46000,6450"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 2661,0
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 12
suid 25,0
)
declText (MLText
uid 2662,0
va (VaSet
)
xt "-1000,9200,13000,10400"
st "USB_TX      : std_ulogic"
)
)
*75 (PortIoIn
uid 2667,0
shape (CompositeShape
uid 2668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2669,0
sl 0
ro 270
xt "54000,11625,55500,12375"
)
(Line
uid 2670,0
sl 0
ro 270
xt "55500,12000,56000,12000"
pts [
"55500,12000"
"56000,12000"
]
)
]
)
tg (WTG
uid 2671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2672,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "47700,11250,53000,12750"
st "USB_TX"
ju 2
blo "53000,12450"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 2673,0
lang 11
decl (Decl
n "USB_RX"
t "std_ulogic"
o 13
suid 26,0
)
declText (MLText
uid 2674,0
va (VaSet
)
xt "-1000,17600,13000,18800"
st "USB_RX      : std_ulogic"
)
)
*77 (PortIoOut
uid 2679,0
shape (CompositeShape
uid 2680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2681,0
sl 0
ro 90
xt "54000,13625,55500,14375"
)
(Line
uid 2682,0
sl 0
ro 90
xt "55500,14000,56000,14000"
pts [
"56000,14000"
"55500,14000"
]
)
]
)
tg (WTG
uid 2683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2684,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "47500,13250,53000,14750"
st "USB_RX"
ju 2
blo "53000,14450"
tm "WireNameMgr"
)
)
)
*78 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "17000,30000,59250,30000"
pts [
"17000,30000"
"59250,30000"
]
)
start &1
end &53
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Arial,12,0"
)
xt "17000,28600,20500,30100"
st "clock"
blo "17000,29800"
tm "WireNameMgr"
)
)
on &2
)
*79 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "17000,42000,22092,42000"
pts [
"17000,42000"
"22092,42000"
]
)
start &3
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "Arial,12,0"
)
xt "16000,40600,21100,42100"
st "reset_N"
blo "16000,41800"
tm "WireNameMgr"
)
)
on &16
)
*80 (Wire
uid 245,0
shape (OrthoPolyLine
uid 246,0
va (VaSet
vasetType 3
)
xt "50000,32000,59250,34000"
pts [
"50000,34000"
"53000,34000"
"53000,32000"
"59250,32000"
]
)
start &36
end &54
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "Arial,12,0"
)
xt "53000,30600,60500,32100"
st "resetSynch"
blo "53000,31800"
tm "WireNameMgr"
)
)
on &23
)
*81 (Wire
uid 873,0
shape (OrthoPolyLine
uid 874,0
va (VaSet
vasetType 3
)
xt "32000,38000,34000,38000"
pts [
"32000,38000"
"34000,38000"
]
)
end &26
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
va (VaSet
font "Arial,12,0"
)
xt "30000,36600,33500,38100"
st "clock"
blo "30000,37800"
tm "WireNameMgr"
)
)
on &2
)
*82 (Wire
uid 879,0
shape (OrthoPolyLine
uid 880,0
va (VaSet
vasetType 3
)
xt "28000,40000,37000,42000"
pts [
"28000,42000"
"37000,42000"
"37000,40000"
]
)
start &43
end &28
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
font "Arial,12,0"
)
xt "29000,40600,32500,42100"
st "reset"
blo "29000,41800"
tm "WireNameMgr"
)
)
on &4
)
*83 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "40000,34000,44092,34000"
pts [
"40000,34000"
"44092,34000"
]
)
start &29
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
font "Arial,12,0"
)
xt "39000,32600,47600,34100"
st "resetSnch_N"
blo "39000,33800"
tm "WireNameMgr"
)
)
on &21
)
*84 (Wire
uid 887,0
optionalChildren [
*85 (BdJunction
uid 2575,0
ps "OnConnectorStrategy"
shape (Circle
uid 2576,0
va (VaSet
vasetType 1
)
xt "31600,33600,32400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
)
xt "29000,34000,34000,34000"
pts [
"34000,34000"
"29000,34000"
]
)
start &25
end &17
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
font "Arial,12,0"
)
xt "30000,32600,34000,34100"
st "logic1"
blo "30000,33800"
tm "WireNameMgr"
)
)
on &22
)
*86 (Wire
uid 2571,0
optionalChildren [
*87 (BdJunction
uid 2581,0
ps "OnConnectorStrategy"
shape (Circle
uid 2582,0
va (VaSet
vasetType 1
)
xt "54600,19600,55400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2572,0
va (VaSet
vasetType 3
)
xt "32000,20000,59250,34000"
pts [
"32000,34000"
"32000,20000"
"59250,20000"
]
)
start &85
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2574,0
va (VaSet
font "Arial,12,0"
)
xt "54250,18500,58250,20000"
st "logic1"
blo "54250,19700"
tm "WireNameMgr"
)
)
on &22
)
*88 (Wire
uid 2577,0
optionalChildren [
*89 (BdJunction
uid 2587,0
ps "OnConnectorStrategy"
shape (Circle
uid 2588,0
va (VaSet
vasetType 1
)
xt "54600,20600,55400,21400"
radius 400
)
)
*90 (BdJunction
uid 2593,0
ps "OnConnectorStrategy"
shape (Circle
uid 2594,0
va (VaSet
vasetType 1
)
xt "54600,21600,55400,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2578,0
va (VaSet
vasetType 3
)
xt "55000,20000,59250,22000"
pts [
"59250,22000"
"55000,22000"
"55000,20000"
]
)
start &59
end &87
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2580,0
va (VaSet
font "Arial,12,0"
)
xt "54250,20500,58250,22000"
st "logic1"
blo "54250,21700"
tm "WireNameMgr"
)
)
on &22
)
*91 (Wire
uid 2583,0
shape (OrthoPolyLine
uid 2584,0
va (VaSet
vasetType 3
)
xt "55000,21000,59250,21000"
pts [
"59250,21000"
"55000,21000"
]
)
start &58
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2586,0
va (VaSet
font "Arial,12,0"
)
xt "54250,19500,58250,21000"
st "logic1"
blo "54250,20700"
tm "WireNameMgr"
)
)
on &22
)
*92 (Wire
uid 2589,0
shape (OrthoPolyLine
uid 2590,0
va (VaSet
vasetType 3
)
xt "55000,22000,59250,23000"
pts [
"59250,23000"
"55000,23000"
"55000,22000"
]
)
start &60
end &90
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2592,0
va (VaSet
font "Arial,12,0"
)
xt "54250,21500,58250,23000"
st "logic1"
blo "54250,22700"
tm "WireNameMgr"
)
)
on &22
)
*93 (Wire
uid 2603,0
shape (OrthoPolyLine
uid 2604,0
va (VaSet
vasetType 3
)
xt "84750,-1000,95000,-1000"
pts [
"84750,-1000"
"95000,-1000"
]
)
start &51
end &65
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2606,0
va (VaSet
font "Arial,12,0"
)
xt "86750,-2500,93250,-1000"
st "BP_PWMA"
blo "86750,-1300"
tm "WireNameMgr"
)
)
on &64
)
*94 (Wire
uid 2615,0
shape (OrthoPolyLine
uid 2616,0
va (VaSet
vasetType 3
)
xt "84750,2000,96000,2000"
pts [
"84750,2000"
"96000,2000"
]
)
start &52
end &67
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2618,0
va (VaSet
font "Arial,12,0"
)
xt "86750,500,93350,2000"
st "BP_PWMB"
blo "86750,1700"
tm "WireNameMgr"
)
)
on &66
)
*95 (Wire
uid 2627,0
shape (OrthoPolyLine
uid 2628,0
va (VaSet
vasetType 3
)
xt "51000,2000,59250,2000"
pts [
"59250,2000"
"51000,2000"
]
)
start &49
end &69
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2630,0
va (VaSet
font "Arial,12,0"
)
xt "51250,500,58350,2000"
st "ADC_SCLK"
blo "51250,1700"
tm "WireNameMgr"
)
)
on &68
)
*96 (Wire
uid 2639,0
shape (OrthoPolyLine
uid 2640,0
va (VaSet
vasetType 3
)
xt "50000,4000,59250,4000"
pts [
"59250,4000"
"50000,4000"
]
)
start &50
end &71
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2642,0
va (VaSet
font "Arial,12,0"
)
xt "51250,2500,57750,4000"
st "ADC_SDO"
blo "51250,3700"
tm "WireNameMgr"
)
)
on &70
)
*97 (Wire
uid 2651,0
shape (OrthoPolyLine
uid 2652,0
va (VaSet
vasetType 3
)
xt "49000,6000,59250,6000"
pts [
"59250,6000"
"49000,6000"
]
)
start &48
end &73
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2654,0
va (VaSet
font "Arial,12,0"
)
xt "52250,4500,57850,6000"
st "ADC_CS"
blo "52250,5700"
tm "WireNameMgr"
)
)
on &72
)
*98 (Wire
uid 2663,0
shape (OrthoPolyLine
uid 2664,0
va (VaSet
vasetType 3
)
xt "56000,12000,59250,12000"
pts [
"59250,12000"
"56000,12000"
]
)
start &56
end &75
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2666,0
va (VaSet
font "Arial,12,0"
)
xt "53250,10500,58550,12000"
st "USB_TX"
blo "53250,11700"
tm "WireNameMgr"
)
)
on &74
)
*99 (Wire
uid 2675,0
shape (OrthoPolyLine
uid 2676,0
va (VaSet
vasetType 3
)
xt "56000,14000,59250,14000"
pts [
"59250,14000"
"56000,14000"
]
)
start &55
end &77
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2678,0
va (VaSet
font "Arial,12,0"
)
xt "53000,12500,58500,14000"
st "USB_RX"
blo "53000,13700"
tm "WireNameMgr"
)
)
on &76
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *100 (PackageList
uid 84,0
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 85,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,0,2400,1000"
st "Package List"
blo "-3000,800"
)
*102 (MLText
uid 86,0
va (VaSet
)
xt "-3000,1000,14500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 87,0
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 88,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*104 (Text
uid 89,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*105 (MLText
uid 90,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*106 (Text
uid 91,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*107 (MLText
uid 92,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*108 (Text
uid 93,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*109 (MLText
uid 94,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-25556,-36719,181539,75801"
cachedDiagramExtent "-3000,-5000,105600,66000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 2698,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "450,2150,1450,3350"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*111 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*112 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*114 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*115 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*117 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*118 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*120 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*121 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*123 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*124 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*126 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Arial,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Arial,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*128 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*130 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,6000,2400,7000"
st "Declarations"
blo "-3000,6800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,7000,-300,8000"
st "Ports:"
blo "-3000,7800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,18800,800,19800"
st "Pre User:"
blo "-3000,19600"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-1000,19800,19800,24600"
st "constant signalBitNb: positive := 16;
constant phaseBitNb: positive := 17;
constant stepX: positive := 2;
constant stepY: positive := 3;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,24600,4100,25600"
st "Diagram Signals:"
blo "-3000,25400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-3000,6000,1700,7000"
st "Post User:"
blo "-3000,6800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-3000,6000,-3000,6000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 26,0
usingSuid 1
emptyRow *131 (LEmptyRow
)
uid 1406,0
optionalChildren [
*132 (RefLabelRowHdr
)
*133 (TitleRowHdr
)
*134 (FilterRowHdr
)
*135 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*136 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*137 (GroupColHdr
tm "GroupColHdrMgr"
)
*138 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*139 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*140 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*141 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*142 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*143 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*144 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1377,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 2,0
)
)
uid 1379,0
)
*146 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_N"
t "std_ulogic"
o 2
suid 3,0
)
)
uid 1381,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSnch_N"
t "std_ulogic"
o 8
suid 10,0
)
)
uid 1395,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic1"
t "std_uLogic"
o 6
suid 11,0
)
)
uid 1397,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 9
suid 12,0
)
)
uid 1399,0
)
*150 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMA"
t "std_ulogic"
o 7
suid 20,0
)
)
uid 2685,0
)
*151 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMB"
t "std_ulogic"
o 8
suid 21,0
)
)
uid 2687,0
)
*152 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 9
suid 22,0
)
)
uid 2689,0
)
*153 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_SDO"
t "std_ulogic"
o 10
suid 23,0
)
)
uid 2691,0
)
*154 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CS"
t "std_ulogic"
o 11
suid 24,0
)
)
uid 2693,0
)
*155 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 12
suid 25,0
)
)
uid 2695,0
)
*156 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 13
suid 26,0
)
)
uid 2697,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1419,0
optionalChildren [
*157 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *158 (MRCItem
litem &131
pos 13
dimension 20
)
uid 1421,0
optionalChildren [
*159 (MRCItem
litem &132
pos 0
dimension 20
uid 1422,0
)
*160 (MRCItem
litem &133
pos 1
dimension 23
uid 1423,0
)
*161 (MRCItem
litem &134
pos 2
hidden 1
dimension 20
uid 1424,0
)
*162 (MRCItem
litem &144
pos 0
dimension 20
uid 1378,0
)
*163 (MRCItem
litem &145
pos 2
dimension 20
uid 1380,0
)
*164 (MRCItem
litem &146
pos 1
dimension 20
uid 1382,0
)
*165 (MRCItem
litem &147
pos 3
dimension 20
uid 1396,0
)
*166 (MRCItem
litem &148
pos 4
dimension 20
uid 1398,0
)
*167 (MRCItem
litem &149
pos 5
dimension 20
uid 1400,0
)
*168 (MRCItem
litem &150
pos 6
dimension 20
uid 2686,0
)
*169 (MRCItem
litem &151
pos 7
dimension 20
uid 2688,0
)
*170 (MRCItem
litem &152
pos 8
dimension 20
uid 2690,0
)
*171 (MRCItem
litem &153
pos 9
dimension 20
uid 2692,0
)
*172 (MRCItem
litem &154
pos 10
dimension 20
uid 2694,0
)
*173 (MRCItem
litem &155
pos 11
dimension 20
uid 2696,0
)
*174 (MRCItem
litem &156
pos 12
dimension 20
uid 2698,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1425,0
optionalChildren [
*175 (MRCItem
litem &135
pos 0
dimension 20
uid 1426,0
)
*176 (MRCItem
litem &137
pos 1
dimension 50
uid 1427,0
)
*177 (MRCItem
litem &138
pos 2
dimension 100
uid 1428,0
)
*178 (MRCItem
litem &139
pos 3
dimension 50
uid 1429,0
)
*179 (MRCItem
litem &140
pos 4
dimension 100
uid 1430,0
)
*180 (MRCItem
litem &141
pos 5
dimension 100
uid 1431,0
)
*181 (MRCItem
litem &142
pos 6
dimension 50
uid 1432,0
)
*182 (MRCItem
litem &143
pos 7
dimension 80
uid 1433,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1420,0
vaOverrides [
]
)
]
)
uid 1405,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *183 (LEmptyRow
)
uid 1435,0
optionalChildren [
*184 (RefLabelRowHdr
)
*185 (TitleRowHdr
)
*186 (FilterRowHdr
)
*187 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*188 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*189 (GroupColHdr
tm "GroupColHdrMgr"
)
*190 (NameColHdr
tm "GenericNameColHdrMgr"
)
*191 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*192 (InitColHdr
tm "GenericValueColHdrMgr"
)
*193 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*194 (EolColHdr
tm "GenericEolColHdrMgr"
)
*195 (LogGeneric
generic (GiElement
name "bitNb"
type "positive"
value "16"
)
uid 1488,0
)
]
)
pdm (PhysicalDM
uid 1447,0
optionalChildren [
*196 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *197 (MRCItem
litem &183
pos 1
dimension 20
)
uid 1449,0
optionalChildren [
*198 (MRCItem
litem &184
pos 0
dimension 20
uid 1450,0
)
*199 (MRCItem
litem &185
pos 1
dimension 23
uid 1451,0
)
*200 (MRCItem
litem &186
pos 2
hidden 1
dimension 20
uid 1452,0
)
*201 (MRCItem
litem &195
pos 0
dimension 20
uid 1487,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1453,0
optionalChildren [
*202 (MRCItem
litem &187
pos 0
dimension 20
uid 1454,0
)
*203 (MRCItem
litem &189
pos 1
dimension 50
uid 1455,0
)
*204 (MRCItem
litem &190
pos 2
dimension 100
uid 1456,0
)
*205 (MRCItem
litem &191
pos 3
dimension 100
uid 1457,0
)
*206 (MRCItem
litem &192
pos 4
dimension 50
uid 1458,0
)
*207 (MRCItem
litem &193
pos 5
dimension 50
uid 1459,0
)
*208 (MRCItem
litem &194
pos 6
dimension 80
uid 1460,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1448,0
vaOverrides [
]
)
]
)
uid 1434,0
type 1
)
activeModelName "BlockDiag"
)
