/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(_00_ | celloutsig_1_9z[3]);
  assign celloutsig_0_8z = ~((celloutsig_0_2z | celloutsig_0_3z[1]) & in_data[43]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_1_4z = ~((in_data[128] | _01_) & celloutsig_1_3z);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_4z[7:3];
  reg [9:0] _09_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 10'h000;
    else _09_ <= { celloutsig_0_10z[8:0], celloutsig_0_12z };
  assign out_data[41:32] = _09_;
  reg [4:0] _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 5'h00;
    else _10_ <= celloutsig_1_0z[15:11];
  assign { _03_[4], _00_, _03_[2], _01_, _03_[0] } = _10_;
  assign celloutsig_1_7z = celloutsig_1_0z[15:12] / { 1'h1, celloutsig_1_0z[8:6] };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z } == { in_data[122:110], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_0_9z = { in_data[29:27], celloutsig_0_2z } == { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[54:46], celloutsig_0_0z } > in_data[23:14];
  assign celloutsig_0_6z = { celloutsig_0_3z[5:4], _02_ } <= { celloutsig_0_1z, _02_, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_14z & ~(celloutsig_1_4z);
  assign celloutsig_1_9z = { celloutsig_1_5z[6:0], celloutsig_1_7z, celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[10:3], _03_[4], _00_, _03_[2], _01_, _03_[0], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_3z = { in_data[77:71], celloutsig_0_2z } % { 1'h1, in_data[36:30] };
  assign celloutsig_0_10z = { in_data[59:53], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z } % { 1'h1, in_data[81:77], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[125:110] % { 1'h1, in_data[151:137] };
  assign celloutsig_1_5z = in_data[183:176] * { _03_[2], _01_, _03_[0], _03_[4], _00_, _03_[2], _01_, _03_[0] };
  assign celloutsig_0_0z = in_data[18:13] != in_data[53:48];
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_3z } != { in_data[147:143], celloutsig_1_7z };
  assign celloutsig_1_13z = { _00_, _03_[2], _01_, _03_[0] } != { celloutsig_1_10z[3:1], celloutsig_1_4z };
  assign celloutsig_1_3z = in_data[176:167] != in_data[123:114];
  assign celloutsig_1_6z = ~ { celloutsig_1_5z[6:1], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_1z = & in_data[175:161];
  assign celloutsig_1_16z = | { celloutsig_1_0z[10:2], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_7z = | { celloutsig_0_4z[6:3], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_11z = | { celloutsig_1_7z, in_data[149:141] };
  assign celloutsig_0_12z = | { celloutsig_0_7z, celloutsig_0_1z, in_data[24:14] };
  assign celloutsig_0_25z = | celloutsig_0_10z[10:5];
  assign celloutsig_1_10z = celloutsig_1_5z[5:2] >>> { celloutsig_1_6z[7:5], celloutsig_1_8z };
  assign celloutsig_0_4z = in_data[12:5] >>> { in_data[19:16], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _03_[3], _03_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z };
endmodule
